Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 20 15:06:00 2022
| Host         : DESKTOP-G7Q1GGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_proyecto_timing_summary_routed.rpt -pb Top_proyecto_timing_summary_routed.pb -rpx Top_proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.895        0.000                      0                  644        0.200        0.000                      0                  644        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.895        0.000                      0                  644        0.200        0.000                      0                  644        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 1.460ns (19.842%)  route 5.898ns (80.158%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 r  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         0.655     8.318    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.442 r  Gestor_juego/s_cuenta[3]_i_3__0/O
                         net (fo=6, routed)           0.434     8.876    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.000 f  driverVGA/conth/sprites_i_8/O
                         net (fo=1, routed)           0.585     9.585    driverVGA/conth/sprites_i_8_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.709 f  driverVGA/conth/sprites_i_2/O
                         net (fo=13, routed)          2.075    11.784    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y10          LUT3 (Prop_lut3_I2_O)        0.150    11.934 r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.499    12.433    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.482    14.823    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.328    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 driverVGA/conth/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.454ns (19.794%)  route 5.892ns (80.206%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    driverVGA/conth/CLK
    SLICE_X40Y18         FDRE                                         r  driverVGA/conth/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  driverVGA/conth/count_reg[5]/Q
                         net (fo=25, routed)          1.085     6.617    driverVGA/conth/count_reg[9]_0[0]
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.152     6.769 r  driverVGA/conth/sprites_i_20/O
                         net (fo=11, routed)          1.087     7.856    driverVGA/conth/count_reg[5]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.326     8.182 r  driverVGA/conth/sprites_i_44/O
                         net (fo=1, routed)           0.440     8.623    driverVGA/conth/sprites_i_44_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  driverVGA/conth/sprites_i_31/O
                         net (fo=1, routed)           0.464     9.211    driverVGA/conth/sprites_i_31_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.335 r  driverVGA/conth/sprites_i_13/O
                         net (fo=1, routed)           0.309     9.644    driverVGA/conth/sprites_i_13_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.768 r  driverVGA/conth/sprites_i_3/O
                         net (fo=13, routed)          1.690    11.458    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.148    11.606 r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.816    12.422    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.476    14.817    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.322    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 1.186ns (16.378%)  route 6.055ns (83.622%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 f  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         1.258     8.921    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.045 r  Gestor_juego/sprites_i_21/O
                         net (fo=1, routed)           0.659     9.704    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.828 r  driverVGA/conth/sprites_i_5/O
                         net (fo=12, routed)          2.489    12.317    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.470    14.811    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.434ns (19.579%)  route 5.890ns (80.421%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 r  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         0.655     8.318    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.442 r  Gestor_juego/s_cuenta[3]_i_3__0/O
                         net (fo=6, routed)           0.434     8.876    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.000 f  driverVGA/conth/sprites_i_8/O
                         net (fo=1, routed)           0.585     9.585    driverVGA/conth/sprites_i_8_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.709 f  driverVGA/conth/sprites_i_2/O
                         net (fo=13, routed)          2.075    11.784    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y10          LUT4 (Prop_lut4_I0_O)        0.124    11.908 r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.491    12.399    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y3          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.485    14.826    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.535    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 1.434ns (20.338%)  route 5.617ns (79.662%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 r  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         0.655     8.318    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.442 r  Gestor_juego/s_cuenta[3]_i_3__0/O
                         net (fo=6, routed)           0.434     8.876    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.000 f  driverVGA/conth/sprites_i_8/O
                         net (fo=1, routed)           0.585     9.585    driverVGA/conth/sprites_i_8_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.709 f  driverVGA/conth/sprites_i_2/O
                         net (fo=13, routed)          1.960    11.669    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.124    11.793 r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.333    12.126    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.485    14.826    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.535    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.186ns (17.137%)  route 5.735ns (82.863%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 f  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         1.258     8.921    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.045 r  Gestor_juego/sprites_i_21/O
                         net (fo=1, routed)           0.659     9.704    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.828 r  driverVGA/conth/sprites_i_5/O
                         net (fo=12, routed)          2.168    11.996    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.487    14.828    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.414    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.186ns (17.180%)  route 5.717ns (82.820%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 f  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         1.258     8.921    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.045 r  Gestor_juego/sprites_i_21/O
                         net (fo=1, routed)           0.659     9.704    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.828 r  driverVGA/conth/sprites_i_5/O
                         net (fo=12, routed)          2.151    11.979    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.476    14.817    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.403    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.310ns (19.227%)  route 5.503ns (80.773%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.554     5.075    contador_tiempos/ins_cont_digito_uds_min/CLK
    SLICE_X40Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  contador_tiempos/ins_cont_digito_uds_min/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           1.024     6.555    contador_tiempos/ins_cont_digito_uds_min/Q[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.150     6.705 f  contador_tiempos/ins_cont_digito_uds_min/s_cuenta[3]_i_4/O
                         net (fo=4, routed)           0.626     7.331    contador_tiempos/ins_cont_digito_dec_min/addr_copia_reg[5]_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.332     7.663 f  contador_tiempos/ins_cont_digito_dec_min/addr_copia[5]_i_1/O
                         net (fo=109, routed)         0.655     8.318    Gestor_juego/reset3_out
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.442 f  Gestor_juego/s_cuenta[3]_i_3__0/O
                         net (fo=6, routed)           0.434     8.876    driverVGA/conth/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X45Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.000 r  driverVGA/conth/sprites_i_8/O
                         net (fo=1, routed)           0.585     9.585    driverVGA/conth/sprites_i_8_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.709 r  driverVGA/conth/sprites_i_2/O
                         net (fo=13, routed)          2.179    11.889    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.487    14.828    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.414    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 driverVGA/conth/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.430ns (20.880%)  route 5.419ns (79.120%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    driverVGA/conth/CLK
    SLICE_X40Y18         FDRE                                         r  driverVGA/conth/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  driverVGA/conth/count_reg[5]/Q
                         net (fo=25, routed)          1.085     6.617    driverVGA/conth/count_reg[9]_0[0]
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.152     6.769 r  driverVGA/conth/sprites_i_20/O
                         net (fo=11, routed)          1.087     7.856    driverVGA/conth/count_reg[5]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.326     8.182 r  driverVGA/conth/sprites_i_44/O
                         net (fo=1, routed)           0.440     8.623    driverVGA/conth/sprites_i_44_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  driverVGA/conth/sprites_i_31/O
                         net (fo=1, routed)           0.464     9.211    driverVGA/conth/sprites_i_31_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.335 r  driverVGA/conth/sprites_i_13/O
                         net (fo=1, routed)           0.309     9.644    driverVGA/conth/sprites_i_13_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.768 r  driverVGA/conth/sprites_i_3/O
                         net (fo=13, routed)          1.690    11.458    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124    11.582 r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.343    11.925    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.470    14.811    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.520    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 driverVGA/conth/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.306ns (19.377%)  route 5.434ns (80.623%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.555     5.076    driverVGA/conth/CLK
    SLICE_X40Y18         FDRE                                         r  driverVGA/conth/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  driverVGA/conth/count_reg[5]/Q
                         net (fo=25, routed)          1.085     6.617    driverVGA/conth/count_reg[9]_0[0]
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.152     6.769 r  driverVGA/conth/sprites_i_20/O
                         net (fo=11, routed)          1.087     7.856    driverVGA/conth/count_reg[5]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I1_O)        0.326     8.182 r  driverVGA/conth/sprites_i_44/O
                         net (fo=1, routed)           0.440     8.623    driverVGA/conth/sprites_i_44_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  driverVGA/conth/sprites_i_31/O
                         net (fo=1, routed)           0.464     9.211    driverVGA/conth/sprites_i_31_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.335 r  driverVGA/conth/sprites_i_13/O
                         net (fo=1, routed)           0.309     9.644    driverVGA/conth/sprites_i_13_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.768 r  driverVGA/conth/sprites_i_3/O
                         net (fo=13, routed)          2.048    11.816    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.487    14.828    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.414    sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  2.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 driverVGA/conth/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driverVGA/conth/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.898%)  route 0.147ns (44.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    driverVGA/conth/CLK
    SLICE_X39Y18         FDRE                                         r  driverVGA/conth/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  driverVGA/conth/count_reg[6]/Q
                         net (fo=28, routed)          0.147     1.727    driverVGA/conth/count_reg[9]_0[1]
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  driverVGA/conth/count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.772    driverVGA/conth/plusOp[9]
    SLICE_X38Y18         FDRE                                         r  driverVGA/conth/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.823     1.950    driverVGA/conth/CLK
    SLICE_X38Y18         FDRE                                         r  driverVGA/conth/count_reg[9]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.120     1.572    driverVGA/conth/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 driverVGA/div_frec_pixel/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driverVGA/div_frec_pixel/clk_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    driverVGA/div_frec_pixel/CLK
    SLICE_X41Y14         FDRE                                         r  driverVGA/div_frec_pixel/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  driverVGA/div_frec_pixel/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.119     1.702    driverVGA/div_frec_pixel/cuenta[0]
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  driverVGA/div_frec_pixel/clk_pixel_i_1/O
                         net (fo=1, routed)           0.000     1.747    driverVGA/div_frec_pixel/clk_pixel_i_1_n_0
    SLICE_X40Y14         FDRE                                         r  driverVGA/div_frec_pixel/clk_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.828     1.955    driverVGA/div_frec_pixel/CLK
    SLICE_X40Y14         FDRE                                         r  driverVGA/div_frec_pixel/clk_pixel_reg/C
                         clock pessimism             -0.500     1.455    
    SLICE_X40Y14         FDRE (Hold_fdre_C_D)         0.091     1.546    driverVGA/div_frec_pixel/clk_pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Gestor_juego/FSM_onehot_estado_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestor_juego/FSM_onehot_estado_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.483%)  route 0.144ns (50.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    Gestor_juego/CLK
    SLICE_X51Y21         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Gestor_juego/FSM_onehot_estado_reg[16]/Q
                         net (fo=9, routed)           0.144     1.724    Gestor_juego/FSM_onehot_estado_reg_n_0_[16]
    SLICE_X50Y21         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.825     1.952    Gestor_juego/CLK
    SLICE_X50Y21         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[17]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.059     1.511    Gestor_juego/FSM_onehot_estado_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Gestor_juego/cont_mov_sol_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestor_juego/cont_mov_sol_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.564     1.447    Gestor_juego/CLK
    SLICE_X48Y11         FDRE                                         r  Gestor_juego/cont_mov_sol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gestor_juego/cont_mov_sol_reg[4]/Q
                         net (fo=3, routed)           0.136     1.724    Gestor_juego/cont_mov_sol[4]
    SLICE_X48Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  Gestor_juego/cont_mov_sol[5]_i_2/O
                         net (fo=1, routed)           0.000     1.769    Gestor_juego/p_cont_mov_sol[5]
    SLICE_X48Y10         FDRE                                         r  Gestor_juego/cont_mov_sol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.834     1.961    Gestor_juego/CLK
    SLICE_X48Y10         FDRE                                         r  Gestor_juego/cont_mov_sol_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.091     1.554    Gestor_juego/cont_mov_sol_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Gestor_juego/FSM_onehot_estado_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestor_juego/FSM_onehot_estado_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.085%)  route 0.164ns (46.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.556     1.439    Gestor_juego/CLK
    SLICE_X51Y21         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Gestor_juego/FSM_onehot_estado_reg[13]/Q
                         net (fo=11, routed)          0.164     1.745    Gestor_juego/FSM_onehot_estado_reg_n_0_[13]
    SLICE_X50Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  Gestor_juego/FSM_onehot_estado[14]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Gestor_juego/FSM_onehot_estado[14]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.826     1.953    Gestor_juego/CLK
    SLICE_X50Y20         FDRE                                         r  Gestor_juego/FSM_onehot_estado_reg[14]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.120     1.574    Gestor_juego/FSM_onehot_estado_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.382%)  route 0.156ns (45.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.554     1.437    contador_tiempos/ins_cont_digito_dec_seg/CLK
    SLICE_X39Y20         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[3]/Q
                         net (fo=7, routed)           0.156     1.734    contador_tiempos/ins_cont_digito_dec_seg/Q[3]
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  contador_tiempos/ins_cont_digito_dec_seg/s_cuenta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    contador_tiempos/ins_cont_digito_dec_seg/p_cuenta[1]
    SLICE_X41Y20         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.822     1.949    contador_tiempos/ins_cont_digito_dec_seg/CLK
    SLICE_X41Y20         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.092     1.563    contador_tiempos/ins_cont_digito_dec_seg/s_cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Gestor_juego/pos_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestor_juego/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    Gestor_juego/CLK
    SLICE_X52Y18         FDRE                                         r  Gestor_juego/pos_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Gestor_juego/pos_y_reg[1]/Q
                         net (fo=9, routed)           0.138     1.744    Gestor_juego/in15[4]
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  Gestor_juego/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    Gestor_juego/pos_y[1]_i_1_n_0
    SLICE_X52Y18         FDRE                                         r  Gestor_juego/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.828     1.955    Gestor_juego/CLK
    SLICE_X52Y18         FDRE                                         r  Gestor_juego/pos_y_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.121     1.563    Gestor_juego/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.555     1.438    contador_tiempos/ins_cont_digito_uds_seg/CLK
    SLICE_X41Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/Q
                         net (fo=6, routed)           0.134     1.713    contador_tiempos/ins_cont_digito_uds_seg/Q[1]
    SLICE_X41Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  contador_tiempos/ins_cont_digito_uds_seg/s_cuenta[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.758    contador_tiempos/ins_cont_digito_uds_seg/p_0_in[1]
    SLICE_X41Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.823     1.950    contador_tiempos/ins_cont_digito_uds_seg/CLK
    SLICE_X41Y19         FDRE                                         r  contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.092     1.530    contador_tiempos/ins_cont_digito_uds_seg/s_cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Gestor_juego/addr_copia_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gestor_juego/addr_copia_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.999%)  route 0.179ns (49.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    Gestor_juego/CLK
    SLICE_X51Y20         FDRE                                         r  Gestor_juego/addr_copia_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Gestor_juego/addr_copia_reg[0]/Q
                         net (fo=11, routed)          0.179     1.760    Gestor_juego/addr_copia_reg_n_0_[0]
    SLICE_X52Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  Gestor_juego/addr_copia[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Gestor_juego/p_addr_s[4]
    SLICE_X52Y20         FDRE                                         r  Gestor_juego/addr_copia_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.826     1.953    Gestor_juego/CLK
    SLICE_X52Y20         FDRE                                         r  Gestor_juego/addr_copia_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.120     1.574    Gestor_juego/addr_copia_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.262%)  route 0.170ns (47.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.553     1.436    contador_tiempos/ins_cont_digito_dec_min/CLK
    SLICE_X40Y21         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[0]/Q
                         net (fo=7, routed)           0.170     1.747    contador_tiempos/ins_cont_digito_dec_min/Q[0]
    SLICE_X39Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  contador_tiempos/ins_cont_digito_dec_min/s_cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    contador_tiempos/ins_cont_digito_dec_min/s_cuenta[1]_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.820     1.947    contador_tiempos/ins_cont_digito_dec_min/CLK
    SLICE_X39Y21         FDRE                                         r  contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[1]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.092     1.561    contador_tiempos/ins_cont_digito_dec_min/s_cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   mensajes/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   mensajes/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   tablero/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   tablero/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   numeros/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4   numeros/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   sprites/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10  Gestor_juego/cont_mov_sol_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y11  Gestor_juego/cont_mov_sol_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y11  Gestor_juego/cont_mov_sol_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y10  Gestor_juego/cont_mov_sol_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y11  Gestor_juego/cont_mov_sol_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y13  Gestor_juego/solution_mode_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y17  Gestor_juego/FSM_onehot_estado_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y17  Gestor_juego/FSM_onehot_estado_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y21  Gestor_juego/FSM_onehot_estado_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y21  Gestor_juego/FSM_onehot_estado_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y20  Gestor_juego/FSM_onehot_estado_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  Gestor_juego/FSM_onehot_estado_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y21  Gestor_juego/FSM_onehot_estado_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y21  Gestor_juego/FSM_onehot_estado_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y21  Gestor_juego/FSM_onehot_estado_reg[18]/C



