Quartus Prime Archive log --	J:/lab7/lab7_tmp_archive.qarlog

Archive:	J:/lab7/lab7_tmp_archive.qar
Date:		Fri Mar 08 10:43:30 2019
Quartus Prime		18.0.0 Build 614 04/24/2018 SJ Lite Edition

	=========== Files Selected: ===========
J:/lab7/lab7.qpf
J:/lab7/lab7.qsf
J:/lab7/lab7.sdc
J:/lab7/lab7.sv
J:/lab7/lab7_soc.qsys
J:/lab7/lab7_soc.sopcinfo
J:/lab7/lab7_soc/lab7_soc.cmp
J:/lab7/lab7_soc/synthesis/lab7_soc.debuginfo
J:/lab7/lab7_soc/synthesis/lab7_soc.qip
J:/lab7/lab7_soc/synthesis/lab7_soc.regmap
J:/lab7/lab7_soc/synthesis/lab7_soc.v
J:/lab7/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
J:/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
J:/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
J:/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
J:/lab7/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv
J:/lab7/lab7_soc/synthesis/submodules/altera_reset_controller.sdc
J:/lab7/lab7_soc/synthesis/submodules/altera_reset_controller.v
J:/lab7/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
J:/lab7/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_SW.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_key2.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_led.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_006.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_008.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_006.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_a.mif
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_rf_ram_b.mif
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.hex
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
J:/lab7/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 61 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Fri Mar 08 10:43:56 2019
Source archive file:	J:/lab7/lab7_tmp_archive.qar
Archive was extracted into	K:/2019_spring/Lab_7/ABH/yifanc3_ziyangx2/
		 - successfully.
