
new_one.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003de  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 e6 01 	call	0x3cc	; 0x3cc <main>
  64:	0c 94 ed 01 	jmp	0x3da	; 0x3da <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_Set_pin_direction>:
  6c:	84 30       	cpi	r24, 0x04	; 4
  6e:	08 f0       	brcs	.+2      	; 0x72 <DIO_Set_pin_direction+0x6>
  70:	73 c0       	rjmp	.+230    	; 0x158 <DIO_Set_pin_direction+0xec>
  72:	68 30       	cpi	r22, 0x08	; 8
  74:	08 f0       	brcs	.+2      	; 0x78 <DIO_Set_pin_direction+0xc>
  76:	70 c0       	rjmp	.+224    	; 0x158 <DIO_Set_pin_direction+0xec>
  78:	41 30       	cpi	r20, 0x01	; 1
  7a:	b1 f5       	brne	.+108    	; 0xe8 <DIO_Set_pin_direction+0x7c>
  7c:	81 30       	cpi	r24, 0x01	; 1
  7e:	99 f0       	breq	.+38     	; 0xa6 <DIO_Set_pin_direction+0x3a>
  80:	81 30       	cpi	r24, 0x01	; 1
  82:	30 f0       	brcs	.+12     	; 0x90 <DIO_Set_pin_direction+0x24>
  84:	82 30       	cpi	r24, 0x02	; 2
  86:	d1 f0       	breq	.+52     	; 0xbc <DIO_Set_pin_direction+0x50>
  88:	83 30       	cpi	r24, 0x03	; 3
  8a:	09 f0       	breq	.+2      	; 0x8e <DIO_Set_pin_direction+0x22>
  8c:	65 c0       	rjmp	.+202    	; 0x158 <DIO_Set_pin_direction+0xec>
  8e:	21 c0       	rjmp	.+66     	; 0xd2 <DIO_Set_pin_direction+0x66>
  90:	2a b3       	in	r18, 0x1a	; 26
  92:	81 e0       	ldi	r24, 0x01	; 1
  94:	90 e0       	ldi	r25, 0x00	; 0
  96:	02 c0       	rjmp	.+4      	; 0x9c <DIO_Set_pin_direction+0x30>
  98:	88 0f       	add	r24, r24
  9a:	99 1f       	adc	r25, r25
  9c:	6a 95       	dec	r22
  9e:	e2 f7       	brpl	.-8      	; 0x98 <DIO_Set_pin_direction+0x2c>
  a0:	28 2b       	or	r18, r24
  a2:	2a bb       	out	0x1a, r18	; 26
  a4:	08 95       	ret
  a6:	27 b3       	in	r18, 0x17	; 23
  a8:	81 e0       	ldi	r24, 0x01	; 1
  aa:	90 e0       	ldi	r25, 0x00	; 0
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <DIO_Set_pin_direction+0x46>
  ae:	88 0f       	add	r24, r24
  b0:	99 1f       	adc	r25, r25
  b2:	6a 95       	dec	r22
  b4:	e2 f7       	brpl	.-8      	; 0xae <DIO_Set_pin_direction+0x42>
  b6:	28 2b       	or	r18, r24
  b8:	27 bb       	out	0x17, r18	; 23
  ba:	08 95       	ret
  bc:	24 b3       	in	r18, 0x14	; 20
  be:	81 e0       	ldi	r24, 0x01	; 1
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <DIO_Set_pin_direction+0x5c>
  c4:	88 0f       	add	r24, r24
  c6:	99 1f       	adc	r25, r25
  c8:	6a 95       	dec	r22
  ca:	e2 f7       	brpl	.-8      	; 0xc4 <DIO_Set_pin_direction+0x58>
  cc:	28 2b       	or	r18, r24
  ce:	24 bb       	out	0x14, r18	; 20
  d0:	08 95       	ret
  d2:	21 b3       	in	r18, 0x11	; 17
  d4:	81 e0       	ldi	r24, 0x01	; 1
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	02 c0       	rjmp	.+4      	; 0xde <DIO_Set_pin_direction+0x72>
  da:	88 0f       	add	r24, r24
  dc:	99 1f       	adc	r25, r25
  de:	6a 95       	dec	r22
  e0:	e2 f7       	brpl	.-8      	; 0xda <DIO_Set_pin_direction+0x6e>
  e2:	28 2b       	or	r18, r24
  e4:	21 bb       	out	0x11, r18	; 17
  e6:	08 95       	ret
  e8:	81 30       	cpi	r24, 0x01	; 1
  ea:	99 f0       	breq	.+38     	; 0x112 <DIO_Set_pin_direction+0xa6>
  ec:	81 30       	cpi	r24, 0x01	; 1
  ee:	28 f0       	brcs	.+10     	; 0xfa <DIO_Set_pin_direction+0x8e>
  f0:	82 30       	cpi	r24, 0x02	; 2
  f2:	d9 f0       	breq	.+54     	; 0x12a <DIO_Set_pin_direction+0xbe>
  f4:	83 30       	cpi	r24, 0x03	; 3
  f6:	81 f5       	brne	.+96     	; 0x158 <DIO_Set_pin_direction+0xec>
  f8:	24 c0       	rjmp	.+72     	; 0x142 <DIO_Set_pin_direction+0xd6>
  fa:	2a b3       	in	r18, 0x1a	; 26
  fc:	81 e0       	ldi	r24, 0x01	; 1
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	02 c0       	rjmp	.+4      	; 0x106 <DIO_Set_pin_direction+0x9a>
 102:	88 0f       	add	r24, r24
 104:	99 1f       	adc	r25, r25
 106:	6a 95       	dec	r22
 108:	e2 f7       	brpl	.-8      	; 0x102 <DIO_Set_pin_direction+0x96>
 10a:	80 95       	com	r24
 10c:	82 23       	and	r24, r18
 10e:	8a bb       	out	0x1a, r24	; 26
 110:	08 95       	ret
 112:	27 b3       	in	r18, 0x17	; 23
 114:	81 e0       	ldi	r24, 0x01	; 1
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	02 c0       	rjmp	.+4      	; 0x11e <DIO_Set_pin_direction+0xb2>
 11a:	88 0f       	add	r24, r24
 11c:	99 1f       	adc	r25, r25
 11e:	6a 95       	dec	r22
 120:	e2 f7       	brpl	.-8      	; 0x11a <DIO_Set_pin_direction+0xae>
 122:	80 95       	com	r24
 124:	82 23       	and	r24, r18
 126:	87 bb       	out	0x17, r24	; 23
 128:	08 95       	ret
 12a:	24 b3       	in	r18, 0x14	; 20
 12c:	81 e0       	ldi	r24, 0x01	; 1
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	02 c0       	rjmp	.+4      	; 0x136 <DIO_Set_pin_direction+0xca>
 132:	88 0f       	add	r24, r24
 134:	99 1f       	adc	r25, r25
 136:	6a 95       	dec	r22
 138:	e2 f7       	brpl	.-8      	; 0x132 <DIO_Set_pin_direction+0xc6>
 13a:	80 95       	com	r24
 13c:	82 23       	and	r24, r18
 13e:	84 bb       	out	0x14, r24	; 20
 140:	08 95       	ret
 142:	21 b3       	in	r18, 0x11	; 17
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	02 c0       	rjmp	.+4      	; 0x14e <DIO_Set_pin_direction+0xe2>
 14a:	88 0f       	add	r24, r24
 14c:	99 1f       	adc	r25, r25
 14e:	6a 95       	dec	r22
 150:	e2 f7       	brpl	.-8      	; 0x14a <DIO_Set_pin_direction+0xde>
 152:	80 95       	com	r24
 154:	82 23       	and	r24, r18
 156:	81 bb       	out	0x11, r24	; 17
 158:	08 95       	ret

0000015a <DIO_Set_pin_value>:
 15a:	84 30       	cpi	r24, 0x04	; 4
 15c:	08 f0       	brcs	.+2      	; 0x160 <DIO_Set_pin_value+0x6>
 15e:	67 c0       	rjmp	.+206    	; 0x22e <DIO_Set_pin_value+0xd4>
 160:	68 30       	cpi	r22, 0x08	; 8
 162:	08 f0       	brcs	.+2      	; 0x166 <DIO_Set_pin_value+0xc>
 164:	64 c0       	rjmp	.+200    	; 0x22e <DIO_Set_pin_value+0xd4>
 166:	41 30       	cpi	r20, 0x01	; 1
 168:	59 f5       	brne	.+86     	; 0x1c0 <DIO_Set_pin_value+0x66>
 16a:	81 30       	cpi	r24, 0x01	; 1
 16c:	41 f0       	breq	.+16     	; 0x17e <DIO_Set_pin_value+0x24>
 16e:	81 30       	cpi	r24, 0x01	; 1
 170:	80 f1       	brcs	.+96     	; 0x1d2 <DIO_Set_pin_value+0x78>
 172:	82 30       	cpi	r24, 0x02	; 2
 174:	79 f0       	breq	.+30     	; 0x194 <DIO_Set_pin_value+0x3a>
 176:	83 30       	cpi	r24, 0x03	; 3
 178:	09 f0       	breq	.+2      	; 0x17c <DIO_Set_pin_value+0x22>
 17a:	59 c0       	rjmp	.+178    	; 0x22e <DIO_Set_pin_value+0xd4>
 17c:	16 c0       	rjmp	.+44     	; 0x1aa <DIO_Set_pin_value+0x50>
 17e:	28 b3       	in	r18, 0x18	; 24
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	02 c0       	rjmp	.+4      	; 0x18a <DIO_Set_pin_value+0x30>
 186:	88 0f       	add	r24, r24
 188:	99 1f       	adc	r25, r25
 18a:	6a 95       	dec	r22
 18c:	e2 f7       	brpl	.-8      	; 0x186 <DIO_Set_pin_value+0x2c>
 18e:	28 2b       	or	r18, r24
 190:	28 bb       	out	0x18, r18	; 24
 192:	08 95       	ret
 194:	25 b3       	in	r18, 0x15	; 21
 196:	81 e0       	ldi	r24, 0x01	; 1
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	02 c0       	rjmp	.+4      	; 0x1a0 <DIO_Set_pin_value+0x46>
 19c:	88 0f       	add	r24, r24
 19e:	99 1f       	adc	r25, r25
 1a0:	6a 95       	dec	r22
 1a2:	e2 f7       	brpl	.-8      	; 0x19c <DIO_Set_pin_value+0x42>
 1a4:	28 2b       	or	r18, r24
 1a6:	25 bb       	out	0x15, r18	; 21
 1a8:	08 95       	ret
 1aa:	22 b3       	in	r18, 0x12	; 18
 1ac:	81 e0       	ldi	r24, 0x01	; 1
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <DIO_Set_pin_value+0x5c>
 1b2:	88 0f       	add	r24, r24
 1b4:	99 1f       	adc	r25, r25
 1b6:	6a 95       	dec	r22
 1b8:	e2 f7       	brpl	.-8      	; 0x1b2 <DIO_Set_pin_value+0x58>
 1ba:	28 2b       	or	r18, r24
 1bc:	22 bb       	out	0x12, r18	; 18
 1be:	08 95       	ret
 1c0:	81 30       	cpi	r24, 0x01	; 1
 1c2:	91 f0       	breq	.+36     	; 0x1e8 <DIO_Set_pin_value+0x8e>
 1c4:	81 30       	cpi	r24, 0x01	; 1
 1c6:	28 f0       	brcs	.+10     	; 0x1d2 <DIO_Set_pin_value+0x78>
 1c8:	82 30       	cpi	r24, 0x02	; 2
 1ca:	d1 f0       	breq	.+52     	; 0x200 <DIO_Set_pin_value+0xa6>
 1cc:	83 30       	cpi	r24, 0x03	; 3
 1ce:	79 f5       	brne	.+94     	; 0x22e <DIO_Set_pin_value+0xd4>
 1d0:	23 c0       	rjmp	.+70     	; 0x218 <DIO_Set_pin_value+0xbe>
 1d2:	2b b3       	in	r18, 0x1b	; 27
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <DIO_Set_pin_value+0x84>
 1da:	88 0f       	add	r24, r24
 1dc:	99 1f       	adc	r25, r25
 1de:	6a 95       	dec	r22
 1e0:	e2 f7       	brpl	.-8      	; 0x1da <DIO_Set_pin_value+0x80>
 1e2:	28 2b       	or	r18, r24
 1e4:	2b bb       	out	0x1b, r18	; 27
 1e6:	08 95       	ret
 1e8:	28 b3       	in	r18, 0x18	; 24
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <DIO_Set_pin_value+0x9a>
 1f0:	88 0f       	add	r24, r24
 1f2:	99 1f       	adc	r25, r25
 1f4:	6a 95       	dec	r22
 1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <DIO_Set_pin_value+0x96>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	88 bb       	out	0x18, r24	; 24
 1fe:	08 95       	ret
 200:	25 b3       	in	r18, 0x15	; 21
 202:	81 e0       	ldi	r24, 0x01	; 1
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	02 c0       	rjmp	.+4      	; 0x20c <DIO_Set_pin_value+0xb2>
 208:	88 0f       	add	r24, r24
 20a:	99 1f       	adc	r25, r25
 20c:	6a 95       	dec	r22
 20e:	e2 f7       	brpl	.-8      	; 0x208 <DIO_Set_pin_value+0xae>
 210:	80 95       	com	r24
 212:	82 23       	and	r24, r18
 214:	85 bb       	out	0x15, r24	; 21
 216:	08 95       	ret
 218:	22 b3       	in	r18, 0x12	; 18
 21a:	81 e0       	ldi	r24, 0x01	; 1
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	02 c0       	rjmp	.+4      	; 0x224 <DIO_Set_pin_value+0xca>
 220:	88 0f       	add	r24, r24
 222:	99 1f       	adc	r25, r25
 224:	6a 95       	dec	r22
 226:	e2 f7       	brpl	.-8      	; 0x220 <DIO_Set_pin_value+0xc6>
 228:	80 95       	com	r24
 22a:	82 23       	and	r24, r18
 22c:	82 bb       	out	0x12, r24	; 18
 22e:	08 95       	ret

00000230 <DIO_Get_pin_value>:
 230:	84 30       	cpi	r24, 0x04	; 4
 232:	d0 f4       	brcc	.+52     	; 0x268 <DIO_Get_pin_value+0x38>
 234:	68 30       	cpi	r22, 0x08	; 8
 236:	c0 f4       	brcc	.+48     	; 0x268 <DIO_Get_pin_value+0x38>
 238:	81 30       	cpi	r24, 0x01	; 1
 23a:	49 f0       	breq	.+18     	; 0x24e <DIO_Get_pin_value+0x1e>
 23c:	81 30       	cpi	r24, 0x01	; 1
 23e:	28 f0       	brcs	.+10     	; 0x24a <DIO_Get_pin_value+0x1a>
 240:	82 30       	cpi	r24, 0x02	; 2
 242:	39 f0       	breq	.+14     	; 0x252 <DIO_Get_pin_value+0x22>
 244:	83 30       	cpi	r24, 0x03	; 3
 246:	81 f4       	brne	.+32     	; 0x268 <DIO_Get_pin_value+0x38>
 248:	06 c0       	rjmp	.+12     	; 0x256 <DIO_Get_pin_value+0x26>
 24a:	89 b3       	in	r24, 0x19	; 25
 24c:	05 c0       	rjmp	.+10     	; 0x258 <DIO_Get_pin_value+0x28>
 24e:	86 b3       	in	r24, 0x16	; 22
 250:	03 c0       	rjmp	.+6      	; 0x258 <DIO_Get_pin_value+0x28>
 252:	83 b3       	in	r24, 0x13	; 19
 254:	01 c0       	rjmp	.+2      	; 0x258 <DIO_Get_pin_value+0x28>
 256:	80 b3       	in	r24, 0x10	; 16
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	02 c0       	rjmp	.+4      	; 0x260 <DIO_Get_pin_value+0x30>
 25c:	95 95       	asr	r25
 25e:	87 95       	ror	r24
 260:	6a 95       	dec	r22
 262:	e2 f7       	brpl	.-8      	; 0x25c <DIO_Get_pin_value+0x2c>
 264:	81 70       	andi	r24, 0x01	; 1
 266:	08 95       	ret
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	08 95       	ret

0000026c <DIO_Set_Port_value>:
 26c:	81 30       	cpi	r24, 0x01	; 1
 26e:	49 f0       	breq	.+18     	; 0x282 <DIO_Set_Port_value+0x16>
 270:	81 30       	cpi	r24, 0x01	; 1
 272:	28 f0       	brcs	.+10     	; 0x27e <DIO_Set_Port_value+0x12>
 274:	82 30       	cpi	r24, 0x02	; 2
 276:	39 f0       	breq	.+14     	; 0x286 <DIO_Set_Port_value+0x1a>
 278:	83 30       	cpi	r24, 0x03	; 3
 27a:	41 f4       	brne	.+16     	; 0x28c <DIO_Set_Port_value+0x20>
 27c:	06 c0       	rjmp	.+12     	; 0x28a <DIO_Set_Port_value+0x1e>
 27e:	6b bb       	out	0x1b, r22	; 27
 280:	08 95       	ret
 282:	68 bb       	out	0x18, r22	; 24
 284:	08 95       	ret
 286:	65 bb       	out	0x15, r22	; 21
 288:	08 95       	ret
 28a:	62 bb       	out	0x12, r22	; 18
 28c:	08 95       	ret

0000028e <DIO_Set_Port_Dirction>:
 28e:	61 30       	cpi	r22, 0x01	; 1
 290:	a9 f4       	brne	.+42     	; 0x2bc <DIO_Set_Port_Dirction+0x2e>
 292:	81 30       	cpi	r24, 0x01	; 1
 294:	51 f0       	breq	.+20     	; 0x2aa <DIO_Set_Port_Dirction+0x1c>
 296:	81 30       	cpi	r24, 0x01	; 1
 298:	28 f0       	brcs	.+10     	; 0x2a4 <DIO_Set_Port_Dirction+0x16>
 29a:	82 30       	cpi	r24, 0x02	; 2
 29c:	49 f0       	breq	.+18     	; 0x2b0 <DIO_Set_Port_Dirction+0x22>
 29e:	83 30       	cpi	r24, 0x03	; 3
 2a0:	f9 f4       	brne	.+62     	; 0x2e0 <DIO_Set_Port_Dirction+0x52>
 2a2:	09 c0       	rjmp	.+18     	; 0x2b6 <DIO_Set_Port_Dirction+0x28>
 2a4:	8f ef       	ldi	r24, 0xFF	; 255
 2a6:	8a bb       	out	0x1a, r24	; 26
 2a8:	08 95       	ret
 2aa:	8f ef       	ldi	r24, 0xFF	; 255
 2ac:	87 bb       	out	0x17, r24	; 23
 2ae:	08 95       	ret
 2b0:	8f ef       	ldi	r24, 0xFF	; 255
 2b2:	84 bb       	out	0x14, r24	; 20
 2b4:	08 95       	ret
 2b6:	8f ef       	ldi	r24, 0xFF	; 255
 2b8:	81 bb       	out	0x11, r24	; 17
 2ba:	08 95       	ret
 2bc:	81 30       	cpi	r24, 0x01	; 1
 2be:	51 f0       	breq	.+20     	; 0x2d4 <DIO_Set_Port_Dirction+0x46>
 2c0:	81 30       	cpi	r24, 0x01	; 1
 2c2:	28 f0       	brcs	.+10     	; 0x2ce <DIO_Set_Port_Dirction+0x40>
 2c4:	82 30       	cpi	r24, 0x02	; 2
 2c6:	41 f0       	breq	.+16     	; 0x2d8 <DIO_Set_Port_Dirction+0x4a>
 2c8:	83 30       	cpi	r24, 0x03	; 3
 2ca:	51 f4       	brne	.+20     	; 0x2e0 <DIO_Set_Port_Dirction+0x52>
 2cc:	07 c0       	rjmp	.+14     	; 0x2dc <DIO_Set_Port_Dirction+0x4e>
 2ce:	8f ef       	ldi	r24, 0xFF	; 255
 2d0:	8b bb       	out	0x1b, r24	; 27
 2d2:	08 95       	ret
 2d4:	17 ba       	out	0x17, r1	; 23
 2d6:	08 95       	ret
 2d8:	14 ba       	out	0x14, r1	; 20
 2da:	08 95       	ret
 2dc:	8f ef       	ldi	r24, 0xFF	; 255
 2de:	81 bb       	out	0x11, r24	; 17
 2e0:	08 95       	ret

000002e2 <mo>:
 2e2:	ff 92       	push	r15
 2e4:	0f 93       	push	r16
 2e6:	1f 93       	push	r17
 2e8:	18 2f       	mov	r17, r24
 2ea:	06 2f       	mov	r16, r22
 2ec:	f2 2e       	mov	r15, r18
 2ee:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_Set_pin_direction>
 2f2:	81 2f       	mov	r24, r17
 2f4:	60 2f       	mov	r22, r16
 2f6:	4f 2d       	mov	r20, r15
 2f8:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 2fc:	1f 91       	pop	r17
 2fe:	0f 91       	pop	r16
 300:	ff 90       	pop	r15
 302:	08 95       	ret

00000304 <delay_function>:
 304:	80 e5       	ldi	r24, 0x50	; 80
 306:	93 ec       	ldi	r25, 0xC3	; 195
 308:	29 e1       	ldi	r18, 0x19	; 25
 30a:	30 e0       	ldi	r19, 0x00	; 0
 30c:	f9 01       	movw	r30, r18
 30e:	31 97       	sbiw	r30, 0x01	; 1
 310:	f1 f7       	brne	.-4      	; 0x30e <delay_function+0xa>
 312:	01 97       	sbiw	r24, 0x01	; 1
 314:	d9 f7       	brne	.-10     	; 0x30c <delay_function+0x8>
 316:	08 95       	ret

00000318 <blink_leds>:
 318:	81 e0       	ldi	r24, 0x01	; 1
 31a:	61 e0       	ldi	r22, 0x01	; 1
 31c:	0e 94 47 01 	call	0x28e	; 0x28e <DIO_Set_Port_Dirction>
 320:	83 e0       	ldi	r24, 0x03	; 3
 322:	60 e0       	ldi	r22, 0x00	; 0
 324:	41 e0       	ldi	r20, 0x01	; 1
 326:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_Set_pin_direction>
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	6f ef       	ldi	r22, 0xFF	; 255
 32e:	0e 94 36 01 	call	0x26c	; 0x26c <DIO_Set_Port_value>
 332:	81 e0       	ldi	r24, 0x01	; 1
 334:	60 e0       	ldi	r22, 0x00	; 0
 336:	0e 94 36 01 	call	0x26c	; 0x26c <DIO_Set_Port_value>
 33a:	83 e0       	ldi	r24, 0x03	; 3
 33c:	60 e0       	ldi	r22, 0x00	; 0
 33e:	41 e0       	ldi	r20, 0x01	; 1
 340:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 344:	83 e0       	ldi	r24, 0x03	; 3
 346:	60 e0       	ldi	r22, 0x00	; 0
 348:	40 e0       	ldi	r20, 0x00	; 0
 34a:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 34e:	08 95       	ret

00000350 <puch_buttom>:
 350:	82 e0       	ldi	r24, 0x02	; 2
 352:	65 e0       	ldi	r22, 0x05	; 5
 354:	40 e0       	ldi	r20, 0x00	; 0
 356:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_Set_pin_direction>
 35a:	82 e0       	ldi	r24, 0x02	; 2
 35c:	66 e0       	ldi	r22, 0x06	; 6
 35e:	41 e0       	ldi	r20, 0x01	; 1
 360:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_Set_pin_direction>
 364:	82 e0       	ldi	r24, 0x02	; 2
 366:	65 e0       	ldi	r22, 0x05	; 5
 368:	0e 94 18 01 	call	0x230	; 0x230 <DIO_Get_pin_value>
 36c:	81 30       	cpi	r24, 0x01	; 1
 36e:	21 f4       	brne	.+8      	; 0x378 <puch_buttom+0x28>
 370:	82 e0       	ldi	r24, 0x02	; 2
 372:	66 e0       	ldi	r22, 0x06	; 6
 374:	41 e0       	ldi	r20, 0x01	; 1
 376:	03 c0       	rjmp	.+6      	; 0x37e <puch_buttom+0x2e>
 378:	82 e0       	ldi	r24, 0x02	; 2
 37a:	66 e0       	ldi	r22, 0x06	; 6
 37c:	40 e0       	ldi	r20, 0x00	; 0
 37e:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 382:	81 e0       	ldi	r24, 0x01	; 1
 384:	6f ef       	ldi	r22, 0xFF	; 255
 386:	0e 94 36 01 	call	0x26c	; 0x26c <DIO_Set_Port_value>
 38a:	80 e1       	ldi	r24, 0x10	; 16
 38c:	97 e2       	ldi	r25, 0x27	; 39
 38e:	29 e1       	ldi	r18, 0x19	; 25
 390:	30 e0       	ldi	r19, 0x00	; 0
 392:	f9 01       	movw	r30, r18
 394:	31 97       	sbiw	r30, 0x01	; 1
 396:	f1 f7       	brne	.-4      	; 0x394 <puch_buttom+0x44>
 398:	01 97       	sbiw	r24, 0x01	; 1
 39a:	d9 f7       	brne	.-10     	; 0x392 <puch_buttom+0x42>
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	60 e0       	ldi	r22, 0x00	; 0
 3a0:	0e 94 36 01 	call	0x26c	; 0x26c <DIO_Set_Port_value>
 3a4:	83 e0       	ldi	r24, 0x03	; 3
 3a6:	60 e0       	ldi	r22, 0x00	; 0
 3a8:	41 e0       	ldi	r20, 0x01	; 1
 3aa:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 3ae:	80 e1       	ldi	r24, 0x10	; 16
 3b0:	97 e2       	ldi	r25, 0x27	; 39
 3b2:	29 e1       	ldi	r18, 0x19	; 25
 3b4:	30 e0       	ldi	r19, 0x00	; 0
 3b6:	f9 01       	movw	r30, r18
 3b8:	31 97       	sbiw	r30, 0x01	; 1
 3ba:	f1 f7       	brne	.-4      	; 0x3b8 <puch_buttom+0x68>
 3bc:	01 97       	sbiw	r24, 0x01	; 1
 3be:	d9 f7       	brne	.-10     	; 0x3b6 <puch_buttom+0x66>
 3c0:	83 e0       	ldi	r24, 0x03	; 3
 3c2:	60 e0       	ldi	r22, 0x00	; 0
 3c4:	40 e0       	ldi	r20, 0x00	; 0
 3c6:	0e 94 ad 00 	call	0x15a	; 0x15a <DIO_Set_pin_value>
 3ca:	08 95       	ret

000003cc <main>:
 3cc:	0e 94 8c 01 	call	0x318	; 0x318 <blink_leds>
 3d0:	0e 94 82 01 	call	0x304	; 0x304 <delay_function>
 3d4:	0e 94 a8 01 	call	0x350	; 0x350 <puch_buttom>
 3d8:	f9 cf       	rjmp	.-14     	; 0x3cc <main>

000003da <_exit>:
 3da:	f8 94       	cli

000003dc <__stop_program>:
 3dc:	ff cf       	rjmp	.-2      	; 0x3dc <__stop_program>
