// Seed: 3895037993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  tri0 id_8 = 1;
  wire id_9 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri id_2
);
  logic [7:0] id_4, id_5, id_6;
  assign id_6 = id_6;
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  assign id_5[1'd0] = (id_6[1'b0]);
  wire id_8;
endmodule
