Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 16:17:02 2019
| Host         : ECE-PHO115-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file whack_a_mole_top_control_sets_placed.rpt
| Design       : whack_a_mole_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              67 |           20 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+--------------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+--------------------------+------------------+----------------+
|  c_dMTokHz/outClk      |                       | d_c/ANLine[0]_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG         |                       |                          |                2 |              2 |
|  c_dMToHz/outClk_reg_0 |                       |                          |                1 |              3 |
|  c_dMTokHz/outClk      |                       |                          |                1 |              3 |
|  c_dMTokHz/outClk      |                       | d_c/c1/outCount_reg[0]_2 |                1 |              4 |
|  clk_IBUF_BUFG         | s0/display[3]_i_1_n_0 |                          |                1 |              4 |
|  c_dMToHz/outClk_reg_0 |                       | s0/done_0                |                1 |              5 |
|  clk_IBUF_BUFG         | s0/E[0]               |                          |                1 |              6 |
|  c_dMTokHz/outClk      |                       | reset_IBUF               |                3 |              7 |
|  enable[1]             |                       | reset_IBUF               |                2 |              8 |
|  c_dMToHz/outClk_reg_0 |                       | reset_IBUF               |                3 |              9 |
|  clk_IBUF_BUFG         |                       | reset_IBUF               |               15 |             54 |
+------------------------+-----------------------+--------------------------+------------------+----------------+


