#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002bf701d9f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002bf70442280_0 .net "PC", 31 0, L_000002bf704c8f70;  1 drivers
v000002bf70442640_0 .net "cycles_consumed", 31 0, v000002bf70442f00_0;  1 drivers
v000002bf70442a00_0 .var "input_clk", 0 0;
v000002bf70442b40_0 .var "rst", 0 0;
S_000002bf701e96a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002bf701d9f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002bf70381300 .functor NOR 1, v000002bf70442a00_0, v000002bf7042f050_0, C4<0>, C4<0>;
L_000002bf703816f0 .functor AND 1, v000002bf70414130_0, v000002bf70414270_0, C4<1>, C4<1>;
L_000002bf70381a00 .functor AND 1, L_000002bf703816f0, L_000002bf70442be0, C4<1>, C4<1>;
L_000002bf70380e30 .functor AND 1, v000002bf70402e90_0, v000002bf70403250_0, C4<1>, C4<1>;
L_000002bf70380960 .functor AND 1, L_000002bf70380e30, L_000002bf70442c80, C4<1>, C4<1>;
L_000002bf703821e0 .functor AND 1, v000002bf7042d9d0_0, v000002bf7042ded0_0, C4<1>, C4<1>;
L_000002bf703809d0 .functor AND 1, L_000002bf703821e0, L_000002bf70443400, C4<1>, C4<1>;
L_000002bf70381b50 .functor AND 1, v000002bf70414130_0, v000002bf70414270_0, C4<1>, C4<1>;
L_000002bf70381ae0 .functor AND 1, L_000002bf70381b50, L_000002bf70442dc0, C4<1>, C4<1>;
L_000002bf70381370 .functor AND 1, v000002bf70402e90_0, v000002bf70403250_0, C4<1>, C4<1>;
L_000002bf70380ce0 .functor AND 1, L_000002bf70381370, L_000002bf704432c0, C4<1>, C4<1>;
L_000002bf70380f10 .functor AND 1, v000002bf7042d9d0_0, v000002bf7042ded0_0, C4<1>, C4<1>;
L_000002bf70381bc0 .functor AND 1, L_000002bf70380f10, L_000002bf70443360, C4<1>, C4<1>;
L_000002bf70446280 .functor NOT 1, L_000002bf70381300, C4<0>, C4<0>, C4<0>;
L_000002bf70446210 .functor NOT 1, L_000002bf70381300, C4<0>, C4<0>, C4<0>;
L_000002bf7045c000 .functor NOT 1, L_000002bf70381300, C4<0>, C4<0>, C4<0>;
L_000002bf7045d490 .functor NOT 1, L_000002bf70381300, C4<0>, C4<0>, C4<0>;
L_000002bf7045d500 .functor NOT 1, L_000002bf70381300, C4<0>, C4<0>, C4<0>;
L_000002bf704c8f70 .functor BUFZ 32, v000002bf7042c350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf7042f190_0 .net "EX1_ALU_OPER1", 31 0, L_000002bf70447320;  1 drivers
v000002bf7042df70_0 .net "EX1_ALU_OPER2", 31 0, L_000002bf7045c310;  1 drivers
v000002bf7042e010_0 .net "EX1_PC", 31 0, v000002bf70413f50_0;  1 drivers
v000002bf7042e150_0 .net "EX1_PFC", 31 0, v000002bf704130f0_0;  1 drivers
v000002bf7042e6f0_0 .net "EX1_PFC_to_IF", 31 0, L_000002bf7043f940;  1 drivers
v000002bf7042d430_0 .net "EX1_forward_to_B", 31 0, v000002bf70413410_0;  1 drivers
v000002bf7042e1f0_0 .net "EX1_is_beq", 0 0, v000002bf704134b0_0;  1 drivers
v000002bf7042d570_0 .net "EX1_is_bne", 0 0, v000002bf70412290_0;  1 drivers
v000002bf7042fe10_0 .net "EX1_is_jal", 0 0, v000002bf70413b90_0;  1 drivers
v000002bf70430e50_0 .net "EX1_is_jr", 0 0, v000002bf70412ab0_0;  1 drivers
v000002bf7042fcd0_0 .net "EX1_is_oper2_immed", 0 0, v000002bf70413d70_0;  1 drivers
v000002bf70430bd0_0 .net "EX1_memread", 0 0, v000002bf70412830_0;  1 drivers
v000002bf704313f0_0 .net "EX1_memwrite", 0 0, v000002bf704119d0_0;  1 drivers
v000002bf7042fd70_0 .net "EX1_opcode", 11 0, v000002bf70413ff0_0;  1 drivers
v000002bf70430db0_0 .net "EX1_predicted", 0 0, v000002bf70412d30_0;  1 drivers
v000002bf70430ef0_0 .net "EX1_rd_ind", 4 0, v000002bf70413c30_0;  1 drivers
v000002bf70431a30_0 .net "EX1_rd_indzero", 0 0, v000002bf704139b0_0;  1 drivers
v000002bf70431350_0 .net "EX1_regwrite", 0 0, v000002bf70412010_0;  1 drivers
v000002bf70431cb0_0 .net "EX1_rs1", 31 0, v000002bf70413550_0;  1 drivers
v000002bf70430950_0 .net "EX1_rs1_ind", 4 0, v000002bf704121f0_0;  1 drivers
v000002bf70430d10_0 .net "EX1_rs2", 31 0, v000002bf704135f0_0;  1 drivers
v000002bf70431490_0 .net "EX1_rs2_ind", 4 0, v000002bf704137d0_0;  1 drivers
v000002bf70430f90_0 .net "EX1_rs2_out", 31 0, L_000002bf7045cbd0;  1 drivers
v000002bf70431850_0 .net "EX2_ALU_OPER1", 31 0, v000002bf704144f0_0;  1 drivers
v000002bf70430130_0 .net "EX2_ALU_OPER2", 31 0, v000002bf70414ef0_0;  1 drivers
v000002bf70431030_0 .net "EX2_ALU_OUT", 31 0, L_000002bf70440020;  1 drivers
v000002bf704308b0_0 .net "EX2_PC", 31 0, v000002bf70415030_0;  1 drivers
v000002bf704309f0_0 .net "EX2_PFC_to_IF", 31 0, v000002bf70415710_0;  1 drivers
v000002bf704318f0_0 .net "EX2_forward_to_B", 31 0, v000002bf704143b0_0;  1 drivers
v000002bf704321b0_0 .net "EX2_is_beq", 0 0, v000002bf704150d0_0;  1 drivers
v000002bf704304f0_0 .net "EX2_is_bne", 0 0, v000002bf70415530_0;  1 drivers
v000002bf704310d0_0 .net "EX2_is_jal", 0 0, v000002bf70415170_0;  1 drivers
v000002bf70431170_0 .net "EX2_is_jr", 0 0, v000002bf70415490_0;  1 drivers
v000002bf704315d0_0 .net "EX2_is_oper2_immed", 0 0, v000002bf70414a90_0;  1 drivers
v000002bf70431990_0 .net "EX2_memread", 0 0, v000002bf704152b0_0;  1 drivers
v000002bf70431210_0 .net "EX2_memwrite", 0 0, v000002bf70415210_0;  1 drivers
v000002bf70431e90_0 .net "EX2_opcode", 11 0, v000002bf70414810_0;  1 drivers
v000002bf70431530_0 .net "EX2_predicted", 0 0, v000002bf70415350_0;  1 drivers
v000002bf70430b30_0 .net "EX2_rd_ind", 4 0, v000002bf70414590_0;  1 drivers
v000002bf70430810_0 .net "EX2_rd_indzero", 0 0, v000002bf70414270_0;  1 drivers
v000002bf70431ad0_0 .net "EX2_regwrite", 0 0, v000002bf70414130_0;  1 drivers
v000002bf70430270_0 .net "EX2_rs1", 31 0, v000002bf704141d0_0;  1 drivers
v000002bf70431b70_0 .net "EX2_rs1_ind", 4 0, v000002bf70414450_0;  1 drivers
v000002bf70431f30_0 .net "EX2_rs2_ind", 4 0, v000002bf704148b0_0;  1 drivers
v000002bf70431d50_0 .net "EX2_rs2_out", 31 0, v000002bf70414950_0;  1 drivers
v000002bf70431670_0 .net "ID_INST", 31 0, v000002bf7041e0a0_0;  1 drivers
v000002bf70430a90_0 .net "ID_PC", 31 0, v000002bf7041e140_0;  1 drivers
v000002bf70430c70_0 .net "ID_PFC_to_EX", 31 0, L_000002bf7043d5a0;  1 drivers
v000002bf70431710_0 .net "ID_PFC_to_IF", 31 0, L_000002bf7043ef40;  1 drivers
v000002bf7042feb0_0 .net "ID_forward_to_B", 31 0, L_000002bf7043ed60;  1 drivers
v000002bf70431c10_0 .net "ID_is_beq", 0 0, L_000002bf7043f300;  1 drivers
v000002bf704312b0_0 .net "ID_is_bne", 0 0, L_000002bf7043df00;  1 drivers
v000002bf704317b0_0 .net "ID_is_j", 0 0, L_000002bf7043f620;  1 drivers
v000002bf70431df0_0 .net "ID_is_jal", 0 0, L_000002bf7043e0e0;  1 drivers
v000002bf704306d0_0 .net "ID_is_jr", 0 0, L_000002bf7043f440;  1 drivers
v000002bf70431fd0_0 .net "ID_is_oper2_immed", 0 0, L_000002bf70445cd0;  1 drivers
v000002bf7042faf0_0 .net "ID_memread", 0 0, L_000002bf7043e400;  1 drivers
v000002bf70432070_0 .net "ID_memwrite", 0 0, L_000002bf7043dfa0;  1 drivers
v000002bf70430770_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  1 drivers
v000002bf70432110_0 .net "ID_predicted", 0 0, v000002bf704169e0_0;  1 drivers
v000002bf7042fa50_0 .net "ID_rd_ind", 4 0, v000002bf70432430_0;  1 drivers
v000002bf7042fb90_0 .net "ID_regwrite", 0 0, L_000002bf7043db40;  1 drivers
v000002bf7042fc30_0 .net "ID_rs1", 31 0, v000002bf7041b8a0_0;  1 drivers
v000002bf7042ff50_0 .net "ID_rs1_ind", 4 0, v000002bf70432570_0;  1 drivers
v000002bf7042fff0_0 .net "ID_rs2", 31 0, v000002bf7041c700_0;  1 drivers
v000002bf704301d0_0 .net "ID_rs2_ind", 4 0, v000002bf704327f0_0;  1 drivers
v000002bf70430450_0 .net "IF_INST", 31 0, L_000002bf70446600;  1 drivers
v000002bf70430090_0 .net "IF_pc", 31 0, v000002bf7042c350_0;  1 drivers
v000002bf704303b0_0 .net "MEM_ALU_OUT", 31 0, v000002bf70402ad0_0;  1 drivers
v000002bf70430310_0 .net "MEM_Data_mem_out", 31 0, v000002bf7042e970_0;  1 drivers
v000002bf70430590_0 .net "MEM_memread", 0 0, v000002bf70403750_0;  1 drivers
v000002bf70430630_0 .net "MEM_memwrite", 0 0, v000002bf70403610_0;  1 drivers
v000002bf70443ae0_0 .net "MEM_opcode", 11 0, v000002bf70403110_0;  1 drivers
v000002bf704428c0_0 .net "MEM_rd_ind", 4 0, v000002bf704041f0_0;  1 drivers
v000002bf704446c0_0 .net "MEM_rd_indzero", 0 0, v000002bf70403250_0;  1 drivers
v000002bf70444120_0 .net "MEM_regwrite", 0 0, v000002bf70402e90_0;  1 drivers
v000002bf70443720_0 .net "MEM_rs2", 31 0, v000002bf70402030_0;  1 drivers
v000002bf70444080_0 .net "PC", 31 0, L_000002bf704c8f70;  alias, 1 drivers
v000002bf704435e0_0 .net "STALL_ID1_FLUSH", 0 0, v000002bf70417fc0_0;  1 drivers
v000002bf70442fa0_0 .net "STALL_ID2_FLUSH", 0 0, v000002bf704182e0_0;  1 drivers
v000002bf70443ea0_0 .net "STALL_IF_FLUSH", 0 0, v000002bf7041ac20_0;  1 drivers
v000002bf704426e0_0 .net "WB_ALU_OUT", 31 0, v000002bf7042eab0_0;  1 drivers
v000002bf70443540_0 .net "WB_Data_mem_out", 31 0, v000002bf7042de30_0;  1 drivers
v000002bf704434a0_0 .net "WB_memread", 0 0, v000002bf7042ec90_0;  1 drivers
v000002bf70443900_0 .net "WB_rd_ind", 4 0, v000002bf7042e790_0;  1 drivers
v000002bf704439a0_0 .net "WB_rd_indzero", 0 0, v000002bf7042ded0_0;  1 drivers
v000002bf704437c0_0 .net "WB_regwrite", 0 0, v000002bf7042d9d0_0;  1 drivers
v000002bf70443860_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  1 drivers
v000002bf70443a40_0 .net *"_ivl_1", 0 0, L_000002bf703816f0;  1 drivers
v000002bf70443680_0 .net *"_ivl_13", 0 0, L_000002bf703821e0;  1 drivers
v000002bf704430e0_0 .net *"_ivl_14", 0 0, L_000002bf70443400;  1 drivers
v000002bf70442500_0 .net *"_ivl_19", 0 0, L_000002bf70381b50;  1 drivers
v000002bf70444760_0 .net *"_ivl_2", 0 0, L_000002bf70442be0;  1 drivers
v000002bf70443220_0 .net *"_ivl_20", 0 0, L_000002bf70442dc0;  1 drivers
v000002bf70442e60_0 .net *"_ivl_25", 0 0, L_000002bf70381370;  1 drivers
v000002bf70442000_0 .net *"_ivl_26", 0 0, L_000002bf704432c0;  1 drivers
v000002bf704441c0_0 .net *"_ivl_31", 0 0, L_000002bf70380f10;  1 drivers
v000002bf70443cc0_0 .net *"_ivl_32", 0 0, L_000002bf70443360;  1 drivers
v000002bf70444620_0 .net *"_ivl_40", 31 0, L_000002bf7043e220;  1 drivers
L_000002bf70460c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf704420a0_0 .net *"_ivl_43", 26 0, L_000002bf70460c58;  1 drivers
L_000002bf70460ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf70444260_0 .net/2u *"_ivl_44", 31 0, L_000002bf70460ca0;  1 drivers
v000002bf70444300_0 .net *"_ivl_52", 31 0, L_000002bf704b49f0;  1 drivers
L_000002bf70460d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf70443b80_0 .net *"_ivl_55", 26 0, L_000002bf70460d30;  1 drivers
L_000002bf70460d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf70442780_0 .net/2u *"_ivl_56", 31 0, L_000002bf70460d78;  1 drivers
v000002bf70442320_0 .net *"_ivl_7", 0 0, L_000002bf70380e30;  1 drivers
v000002bf70443c20_0 .net *"_ivl_8", 0 0, L_000002bf70442c80;  1 drivers
v000002bf704423c0_0 .net "alu_selA", 1 0, L_000002bf70442d20;  1 drivers
v000002bf70443d60_0 .net "alu_selB", 1 0, L_000002bf704448a0;  1 drivers
v000002bf70443040_0 .net "clk", 0 0, L_000002bf70381300;  1 drivers
v000002bf70442f00_0 .var "cycles_consumed", 31 0;
v000002bf70443e00_0 .net "exhaz", 0 0, L_000002bf70380960;  1 drivers
v000002bf70442140_0 .net "exhaz2", 0 0, L_000002bf70380ce0;  1 drivers
v000002bf70442460_0 .net "hlt", 0 0, v000002bf7042f050_0;  1 drivers
v000002bf70443f40_0 .net "idhaz", 0 0, L_000002bf70381a00;  1 drivers
v000002bf704443a0_0 .net "idhaz2", 0 0, L_000002bf70381ae0;  1 drivers
v000002bf70443fe0_0 .net "if_id_write", 0 0, v000002bf70419f00_0;  1 drivers
v000002bf70444440_0 .net "input_clk", 0 0, v000002bf70442a00_0;  1 drivers
v000002bf70442820_0 .net "is_branch_and_taken", 0 0, L_000002bf70446590;  1 drivers
v000002bf70442aa0_0 .net "memhaz", 0 0, L_000002bf703809d0;  1 drivers
v000002bf70443180_0 .net "memhaz2", 0 0, L_000002bf70381bc0;  1 drivers
v000002bf704444e0_0 .net "pc_src", 2 0, L_000002bf7043d780;  1 drivers
v000002bf704421e0_0 .net "pc_write", 0 0, v000002bf7041a040_0;  1 drivers
v000002bf704425a0_0 .net "rst", 0 0, v000002bf70442b40_0;  1 drivers
v000002bf70444580_0 .net "store_rs2_forward", 1 0, L_000002bf70444c60;  1 drivers
v000002bf70442960_0 .net "wdata_to_reg_file", 31 0, L_000002bf704c97c0;  1 drivers
E_000002bf7038a740/0 .event negedge, v000002bf70416580_0;
E_000002bf7038a740/1 .event posedge, v000002bf70404650_0;
E_000002bf7038a740 .event/or E_000002bf7038a740/0, E_000002bf7038a740/1;
L_000002bf70442be0 .cmp/eq 5, v000002bf70414590_0, v000002bf704121f0_0;
L_000002bf70442c80 .cmp/eq 5, v000002bf704041f0_0, v000002bf704121f0_0;
L_000002bf70443400 .cmp/eq 5, v000002bf7042e790_0, v000002bf704121f0_0;
L_000002bf70442dc0 .cmp/eq 5, v000002bf70414590_0, v000002bf704137d0_0;
L_000002bf704432c0 .cmp/eq 5, v000002bf704041f0_0, v000002bf704137d0_0;
L_000002bf70443360 .cmp/eq 5, v000002bf7042e790_0, v000002bf704137d0_0;
L_000002bf7043e220 .concat [ 5 27 0 0], v000002bf70432430_0, L_000002bf70460c58;
L_000002bf7043e2c0 .cmp/ne 32, L_000002bf7043e220, L_000002bf70460ca0;
L_000002bf704b49f0 .concat [ 5 27 0 0], v000002bf70414590_0, L_000002bf70460d30;
L_000002bf704b4d10 .cmp/ne 32, L_000002bf704b49f0, L_000002bf70460d78;
S_000002bf700ed800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002bf70380ab0 .functor NOT 1, L_000002bf70380960, C4<0>, C4<0>, C4<0>;
L_000002bf703817d0 .functor AND 1, L_000002bf703809d0, L_000002bf70380ab0, C4<1>, C4<1>;
L_000002bf70380b20 .functor OR 1, L_000002bf70381a00, L_000002bf703817d0, C4<0>, C4<0>;
L_000002bf70380c70 .functor OR 1, L_000002bf70381a00, L_000002bf70380960, C4<0>, C4<0>;
v000002bf703a79e0_0 .net *"_ivl_12", 0 0, L_000002bf70380c70;  1 drivers
v000002bf703a7d00_0 .net *"_ivl_2", 0 0, L_000002bf70380ab0;  1 drivers
v000002bf703a82a0_0 .net *"_ivl_5", 0 0, L_000002bf703817d0;  1 drivers
v000002bf703a6f40_0 .net *"_ivl_7", 0 0, L_000002bf70380b20;  1 drivers
v000002bf703a7c60_0 .net "alu_selA", 1 0, L_000002bf70442d20;  alias, 1 drivers
v000002bf703a7580_0 .net "exhaz", 0 0, L_000002bf70380960;  alias, 1 drivers
v000002bf703a8340_0 .net "idhaz", 0 0, L_000002bf70381a00;  alias, 1 drivers
v000002bf703a6ae0_0 .net "memhaz", 0 0, L_000002bf703809d0;  alias, 1 drivers
L_000002bf70442d20 .concat8 [ 1 1 0 0], L_000002bf70380b20, L_000002bf70380c70;
S_000002bf700ed990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002bf70381840 .functor NOT 1, L_000002bf70380ce0, C4<0>, C4<0>, C4<0>;
L_000002bf70381c30 .functor AND 1, L_000002bf70381bc0, L_000002bf70381840, C4<1>, C4<1>;
L_000002bf70381ca0 .functor OR 1, L_000002bf70381ae0, L_000002bf70381c30, C4<0>, C4<0>;
L_000002bf70381df0 .functor NOT 1, v000002bf70413d70_0, C4<0>, C4<0>, C4<0>;
L_000002bf70381fb0 .functor AND 1, L_000002bf70381ca0, L_000002bf70381df0, C4<1>, C4<1>;
L_000002bf70382020 .functor OR 1, L_000002bf70381ae0, L_000002bf70380ce0, C4<0>, C4<0>;
L_000002bf70382090 .functor NOT 1, v000002bf70413d70_0, C4<0>, C4<0>, C4<0>;
L_000002bf703824f0 .functor AND 1, L_000002bf70382020, L_000002bf70382090, C4<1>, C4<1>;
v000002bf703a8520_0 .net "EX1_is_oper2_immed", 0 0, v000002bf70413d70_0;  alias, 1 drivers
v000002bf703a7da0_0 .net *"_ivl_11", 0 0, L_000002bf70381fb0;  1 drivers
v000002bf703a80c0_0 .net *"_ivl_16", 0 0, L_000002bf70382020;  1 drivers
v000002bf703a7760_0 .net *"_ivl_17", 0 0, L_000002bf70382090;  1 drivers
v000002bf703a7620_0 .net *"_ivl_2", 0 0, L_000002bf70381840;  1 drivers
v000002bf703a6e00_0 .net *"_ivl_20", 0 0, L_000002bf703824f0;  1 drivers
v000002bf703a6cc0_0 .net *"_ivl_5", 0 0, L_000002bf70381c30;  1 drivers
v000002bf703a6d60_0 .net *"_ivl_7", 0 0, L_000002bf70381ca0;  1 drivers
v000002bf703a7e40_0 .net *"_ivl_8", 0 0, L_000002bf70381df0;  1 drivers
v000002bf703a7ee0_0 .net "alu_selB", 1 0, L_000002bf704448a0;  alias, 1 drivers
v000002bf703a7800_0 .net "exhaz", 0 0, L_000002bf70380ce0;  alias, 1 drivers
v000002bf703a8480_0 .net "idhaz", 0 0, L_000002bf70381ae0;  alias, 1 drivers
v000002bf703a7a80_0 .net "memhaz", 0 0, L_000002bf70381bc0;  alias, 1 drivers
L_000002bf704448a0 .concat8 [ 1 1 0 0], L_000002bf70381fb0, L_000002bf703824f0;
S_000002bf700e69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002bf70382560 .functor NOT 1, L_000002bf70380ce0, C4<0>, C4<0>, C4<0>;
L_000002bf703825d0 .functor AND 1, L_000002bf70381bc0, L_000002bf70382560, C4<1>, C4<1>;
L_000002bf70382640 .functor OR 1, L_000002bf70381ae0, L_000002bf703825d0, C4<0>, C4<0>;
L_000002bf703826b0 .functor OR 1, L_000002bf70381ae0, L_000002bf70380ce0, C4<0>, C4<0>;
v000002bf703a7bc0_0 .net *"_ivl_12", 0 0, L_000002bf703826b0;  1 drivers
v000002bf703a8020_0 .net *"_ivl_2", 0 0, L_000002bf70382560;  1 drivers
v000002bf703a85c0_0 .net *"_ivl_5", 0 0, L_000002bf703825d0;  1 drivers
v000002bf703a8160_0 .net *"_ivl_7", 0 0, L_000002bf70382640;  1 drivers
v000002bf703a6fe0_0 .net "exhaz", 0 0, L_000002bf70380ce0;  alias, 1 drivers
v000002bf703a8660_0 .net "idhaz", 0 0, L_000002bf70381ae0;  alias, 1 drivers
v000002bf703271c0_0 .net "memhaz", 0 0, L_000002bf70381bc0;  alias, 1 drivers
v000002bf703260e0_0 .net "store_rs2_forward", 1 0, L_000002bf70444c60;  alias, 1 drivers
L_000002bf70444c60 .concat8 [ 1 1 0 0], L_000002bf70382640, L_000002bf703826b0;
S_000002bf700e6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002bf70327440_0 .net "EX_ALU_OUT", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf70326680_0 .net "EX_memread", 0 0, v000002bf704152b0_0;  alias, 1 drivers
v000002bf7030e870_0 .net "EX_memwrite", 0 0, v000002bf70415210_0;  alias, 1 drivers
v000002bf7030ecd0_0 .net "EX_opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
v000002bf70403ed0_0 .net "EX_rd_ind", 4 0, v000002bf70414590_0;  alias, 1 drivers
v000002bf70403570_0 .net "EX_rd_indzero", 0 0, L_000002bf704b4d10;  1 drivers
v000002bf70403930_0 .net "EX_regwrite", 0 0, v000002bf70414130_0;  alias, 1 drivers
v000002bf70402850_0 .net "EX_rs2_out", 31 0, v000002bf70414950_0;  alias, 1 drivers
v000002bf70402ad0_0 .var "MEM_ALU_OUT", 31 0;
v000002bf70403750_0 .var "MEM_memread", 0 0;
v000002bf70403610_0 .var "MEM_memwrite", 0 0;
v000002bf70403110_0 .var "MEM_opcode", 11 0;
v000002bf704041f0_0 .var "MEM_rd_ind", 4 0;
v000002bf70403250_0 .var "MEM_rd_indzero", 0 0;
v000002bf70402e90_0 .var "MEM_regwrite", 0 0;
v000002bf70402030_0 .var "MEM_rs2", 31 0;
v000002bf704032f0_0 .net "clk", 0 0, L_000002bf7045d490;  1 drivers
v000002bf70404650_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038a040 .event posedge, v000002bf70404650_0, v000002bf704032f0_0;
S_000002bf701c9ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002bf701b1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf701b14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf701b14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf701b1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf701b1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf701b1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf701b15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf701b15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf701b1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf701b1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf701b16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf701b16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf701b1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf701b1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf701b1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf701b17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf701b17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf701b1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf701b1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf701b1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf701b18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf701b1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf701b1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf701b1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf701b19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bf7045ce00 .functor XOR 1, L_000002bf7045c070, v000002bf70415350_0, C4<0>, C4<0>;
L_000002bf7045d340 .functor NOT 1, L_000002bf7045ce00, C4<0>, C4<0>, C4<0>;
L_000002bf7045d3b0 .functor OR 1, v000002bf70442b40_0, L_000002bf7045d340, C4<0>, C4<0>;
L_000002bf7045d420 .functor NOT 1, L_000002bf7045d3b0, C4<0>, C4<0>, C4<0>;
v000002bf704083e0_0 .net "ALU_OP", 3 0, v000002bf70407da0_0;  1 drivers
v000002bf70409100_0 .net "BranchDecision", 0 0, L_000002bf7045c070;  1 drivers
v000002bf70408ac0_0 .net "CF", 0 0, v000002bf70407800_0;  1 drivers
v000002bf704091a0_0 .net "EX_opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
v000002bf70408b60_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  alias, 1 drivers
v000002bf70409420_0 .net "ZF", 0 0, L_000002bf7045c700;  1 drivers
L_000002bf70460ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002bf70409240_0 .net/2u *"_ivl_0", 31 0, L_000002bf70460ce8;  1 drivers
v000002bf704088e0_0 .net *"_ivl_11", 0 0, L_000002bf7045d3b0;  1 drivers
v000002bf70408fc0_0 .net *"_ivl_2", 31 0, L_000002bf704417e0;  1 drivers
v000002bf70409e20_0 .net *"_ivl_6", 0 0, L_000002bf7045ce00;  1 drivers
v000002bf70409600_0 .net *"_ivl_8", 0 0, L_000002bf7045d340;  1 drivers
v000002bf704092e0_0 .net "alu_out", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf70409380_0 .net "alu_outw", 31 0, v000002bf70407bc0_0;  1 drivers
v000002bf70408c00_0 .net "is_beq", 0 0, v000002bf704150d0_0;  alias, 1 drivers
v000002bf70409ec0_0 .net "is_bne", 0 0, v000002bf70415530_0;  alias, 1 drivers
v000002bf70408a20_0 .net "is_jal", 0 0, v000002bf70415170_0;  alias, 1 drivers
v000002bf70408840_0 .net "oper1", 31 0, v000002bf704144f0_0;  alias, 1 drivers
v000002bf704094c0_0 .net "oper2", 31 0, v000002bf70414ef0_0;  alias, 1 drivers
v000002bf704097e0_0 .net "pc", 31 0, v000002bf70415030_0;  alias, 1 drivers
v000002bf70408980_0 .net "predicted", 0 0, v000002bf70415350_0;  alias, 1 drivers
v000002bf70408d40_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
L_000002bf704417e0 .arith/sum 32, v000002bf70415030_0, L_000002bf70460ce8;
L_000002bf70440020 .functor MUXZ 32, v000002bf70407bc0_0, L_000002bf704417e0, v000002bf70415170_0, C4<>;
S_000002bf701c9c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002bf701c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002bf7045bf20 .functor AND 1, v000002bf704150d0_0, L_000002bf7045be40, C4<1>, C4<1>;
L_000002bf7045bf90 .functor NOT 1, L_000002bf7045be40, C4<0>, C4<0>, C4<0>;
L_000002bf7045cd90 .functor AND 1, v000002bf70415530_0, L_000002bf7045bf90, C4<1>, C4<1>;
L_000002bf7045c070 .functor OR 1, L_000002bf7045bf20, L_000002bf7045cd90, C4<0>, C4<0>;
v000002bf70406d60_0 .net "BranchDecision", 0 0, L_000002bf7045c070;  alias, 1 drivers
v000002bf70406b80_0 .net *"_ivl_2", 0 0, L_000002bf7045bf90;  1 drivers
v000002bf70407300_0 .net "is_beq", 0 0, v000002bf704150d0_0;  alias, 1 drivers
v000002bf704073a0_0 .net "is_beq_taken", 0 0, L_000002bf7045bf20;  1 drivers
v000002bf70406720_0 .net "is_bne", 0 0, v000002bf70415530_0;  alias, 1 drivers
v000002bf70406360_0 .net "is_bne_taken", 0 0, L_000002bf7045cd90;  1 drivers
v000002bf70406400_0 .net "is_eq", 0 0, L_000002bf7045be40;  1 drivers
v000002bf70406fe0_0 .net "oper1", 31 0, v000002bf704144f0_0;  alias, 1 drivers
v000002bf704074e0_0 .net "oper2", 31 0, v000002bf70414ef0_0;  alias, 1 drivers
S_000002bf70213170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002bf701c9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002bf7045b820 .functor XOR 1, L_000002bf704408e0, L_000002bf70441e20, C4<0>, C4<0>;
L_000002bf7045c540 .functor XOR 1, L_000002bf70440de0, L_000002bf70440f20, C4<0>, C4<0>;
L_000002bf7045c1c0 .functor XOR 1, L_000002bf70441920, L_000002bf7043f9e0, C4<0>, C4<0>;
L_000002bf7045c5b0 .functor XOR 1, L_000002bf7043fee0, L_000002bf7043fd00, C4<0>, C4<0>;
L_000002bf7045bd60 .functor XOR 1, L_000002bf70440480, L_000002bf70440ac0, C4<0>, C4<0>;
L_000002bf7045cf50 .functor XOR 1, L_000002bf70440c00, L_000002bf70440fc0, C4<0>, C4<0>;
L_000002bf7045c230 .functor XOR 1, L_000002bf704b1750, L_000002bf704b20b0, C4<0>, C4<0>;
L_000002bf7045c620 .functor XOR 1, L_000002bf704b1610, L_000002bf704b26f0, C4<0>, C4<0>;
L_000002bf7045c690 .functor XOR 1, L_000002bf704b0990, L_000002bf704b1c50, C4<0>, C4<0>;
L_000002bf7045d1f0 .functor XOR 1, L_000002bf704b07b0, L_000002bf704b0710, C4<0>, C4<0>;
L_000002bf7045ba50 .functor XOR 1, L_000002bf704b1930, L_000002bf704b0350, C4<0>, C4<0>;
L_000002bf7045c770 .functor XOR 1, L_000002bf704b16b0, L_000002bf704b2650, C4<0>, C4<0>;
L_000002bf7045b970 .functor XOR 1, L_000002bf704b1110, L_000002bf704aff90, C4<0>, C4<0>;
L_000002bf7045ca10 .functor XOR 1, L_000002bf704b1890, L_000002bf704b21f0, C4<0>, C4<0>;
L_000002bf7045c7e0 .functor XOR 1, L_000002bf704b19d0, L_000002bf704b0210, C4<0>, C4<0>;
L_000002bf7045bb30 .functor XOR 1, L_000002bf704b17f0, L_000002bf704b1d90, C4<0>, C4<0>;
L_000002bf7045c0e0 .functor XOR 1, L_000002bf704b0a30, L_000002bf704b0cb0, C4<0>, C4<0>;
L_000002bf7045ca80 .functor XOR 1, L_000002bf704b1b10, L_000002bf704b0530, C4<0>, C4<0>;
L_000002bf7045cd20 .functor XOR 1, L_000002bf704b1a70, L_000002bf704b0030, C4<0>, C4<0>;
L_000002bf7045ccb0 .functor XOR 1, L_000002bf704b2290, L_000002bf704b0490, C4<0>, C4<0>;
L_000002bf7045d0a0 .functor XOR 1, L_000002bf704b1bb0, L_000002bf704b03f0, C4<0>, C4<0>;
L_000002bf7045bba0 .functor XOR 1, L_000002bf704b0f30, L_000002bf704b02b0, C4<0>, C4<0>;
L_000002bf7045cfc0 .functor XOR 1, L_000002bf704b00d0, L_000002bf704b0ad0, C4<0>, C4<0>;
L_000002bf7045d110 .functor XOR 1, L_000002bf704b0fd0, L_000002bf704b0670, C4<0>, C4<0>;
L_000002bf7045bdd0 .functor XOR 1, L_000002bf704b0170, L_000002bf704b05d0, C4<0>, C4<0>;
L_000002bf7045bc80 .functor XOR 1, L_000002bf704b1070, L_000002bf704b2330, C4<0>, C4<0>;
L_000002bf7045b6d0 .functor XOR 1, L_000002bf704b0850, L_000002bf704b1cf0, C4<0>, C4<0>;
L_000002bf7045bcf0 .functor XOR 1, L_000002bf704b1e30, L_000002bf704b08f0, C4<0>, C4<0>;
L_000002bf7045c150 .functor XOR 1, L_000002bf704b14d0, L_000002bf704b1ed0, C4<0>, C4<0>;
L_000002bf7045cc40 .functor XOR 1, L_000002bf704b11b0, L_000002bf704b1f70, C4<0>, C4<0>;
L_000002bf7045cb60 .functor XOR 1, L_000002bf704b2010, L_000002bf704b25b0, C4<0>, C4<0>;
L_000002bf7045b740 .functor XOR 1, L_000002bf704b0c10, L_000002bf704b0d50, C4<0>, C4<0>;
L_000002bf7045be40/0/0 .functor OR 1, L_000002bf704b0df0, L_000002bf704b1250, L_000002bf704b23d0, L_000002bf704b12f0;
L_000002bf7045be40/0/4 .functor OR 1, L_000002bf704b2150, L_000002bf704b0e90, L_000002bf704b2470, L_000002bf704b1390;
L_000002bf7045be40/0/8 .functor OR 1, L_000002bf704b1430, L_000002bf704b2510, L_000002bf704b1570, L_000002bf704b3c30;
L_000002bf7045be40/0/12 .functor OR 1, L_000002bf704b48b0, L_000002bf704b3230, L_000002bf704b2dd0, L_000002bf704b3cd0;
L_000002bf7045be40/0/16 .functor OR 1, L_000002bf704b41d0, L_000002bf704b4630, L_000002bf704b4ef0, L_000002bf704b2790;
L_000002bf7045be40/0/20 .functor OR 1, L_000002bf704b39b0, L_000002bf704b35f0, L_000002bf704b3190, L_000002bf704b3a50;
L_000002bf7045be40/0/24 .functor OR 1, L_000002bf704b2fb0, L_000002bf704b4e50, L_000002bf704b2830, L_000002bf704b46d0;
L_000002bf7045be40/0/28 .functor OR 1, L_000002bf704b3050, L_000002bf704b4950, L_000002bf704b3af0, L_000002bf704b32d0;
L_000002bf7045be40/1/0 .functor OR 1, L_000002bf7045be40/0/0, L_000002bf7045be40/0/4, L_000002bf7045be40/0/8, L_000002bf7045be40/0/12;
L_000002bf7045be40/1/4 .functor OR 1, L_000002bf7045be40/0/16, L_000002bf7045be40/0/20, L_000002bf7045be40/0/24, L_000002bf7045be40/0/28;
L_000002bf7045be40 .functor NOR 1, L_000002bf7045be40/1/0, L_000002bf7045be40/1/4, C4<0>, C4<0>;
v000002bf70403390_0 .net *"_ivl_0", 0 0, L_000002bf7045b820;  1 drivers
v000002bf704027b0_0 .net *"_ivl_101", 0 0, L_000002bf704b0cb0;  1 drivers
v000002bf70402b70_0 .net *"_ivl_102", 0 0, L_000002bf7045ca80;  1 drivers
v000002bf70402490_0 .net *"_ivl_105", 0 0, L_000002bf704b1b10;  1 drivers
v000002bf704031b0_0 .net *"_ivl_107", 0 0, L_000002bf704b0530;  1 drivers
v000002bf704036b0_0 .net *"_ivl_108", 0 0, L_000002bf7045cd20;  1 drivers
v000002bf70403890_0 .net *"_ivl_11", 0 0, L_000002bf70440f20;  1 drivers
v000002bf704039d0_0 .net *"_ivl_111", 0 0, L_000002bf704b1a70;  1 drivers
v000002bf70403f70_0 .net *"_ivl_113", 0 0, L_000002bf704b0030;  1 drivers
v000002bf70403430_0 .net *"_ivl_114", 0 0, L_000002bf7045ccb0;  1 drivers
v000002bf70402a30_0 .net *"_ivl_117", 0 0, L_000002bf704b2290;  1 drivers
v000002bf70404290_0 .net *"_ivl_119", 0 0, L_000002bf704b0490;  1 drivers
v000002bf704046f0_0 .net *"_ivl_12", 0 0, L_000002bf7045c1c0;  1 drivers
v000002bf704037f0_0 .net *"_ivl_120", 0 0, L_000002bf7045d0a0;  1 drivers
v000002bf70402c10_0 .net *"_ivl_123", 0 0, L_000002bf704b1bb0;  1 drivers
v000002bf704028f0_0 .net *"_ivl_125", 0 0, L_000002bf704b03f0;  1 drivers
v000002bf70403a70_0 .net *"_ivl_126", 0 0, L_000002bf7045bba0;  1 drivers
v000002bf70404150_0 .net *"_ivl_129", 0 0, L_000002bf704b0f30;  1 drivers
v000002bf70403b10_0 .net *"_ivl_131", 0 0, L_000002bf704b02b0;  1 drivers
v000002bf70402cb0_0 .net *"_ivl_132", 0 0, L_000002bf7045cfc0;  1 drivers
v000002bf70403bb0_0 .net *"_ivl_135", 0 0, L_000002bf704b00d0;  1 drivers
v000002bf70403c50_0 .net *"_ivl_137", 0 0, L_000002bf704b0ad0;  1 drivers
v000002bf70402530_0 .net *"_ivl_138", 0 0, L_000002bf7045d110;  1 drivers
v000002bf704034d0_0 .net *"_ivl_141", 0 0, L_000002bf704b0fd0;  1 drivers
v000002bf70403cf0_0 .net *"_ivl_143", 0 0, L_000002bf704b0670;  1 drivers
v000002bf70403d90_0 .net *"_ivl_144", 0 0, L_000002bf7045bdd0;  1 drivers
v000002bf70403e30_0 .net *"_ivl_147", 0 0, L_000002bf704b0170;  1 drivers
v000002bf70402990_0 .net *"_ivl_149", 0 0, L_000002bf704b05d0;  1 drivers
v000002bf70404010_0 .net *"_ivl_15", 0 0, L_000002bf70441920;  1 drivers
v000002bf704040b0_0 .net *"_ivl_150", 0 0, L_000002bf7045bc80;  1 drivers
v000002bf70402d50_0 .net *"_ivl_153", 0 0, L_000002bf704b1070;  1 drivers
v000002bf70404330_0 .net *"_ivl_155", 0 0, L_000002bf704b2330;  1 drivers
v000002bf704043d0_0 .net *"_ivl_156", 0 0, L_000002bf7045b6d0;  1 drivers
v000002bf70404470_0 .net *"_ivl_159", 0 0, L_000002bf704b0850;  1 drivers
v000002bf704020d0_0 .net *"_ivl_161", 0 0, L_000002bf704b1cf0;  1 drivers
v000002bf70404510_0 .net *"_ivl_162", 0 0, L_000002bf7045bcf0;  1 drivers
v000002bf704023f0_0 .net *"_ivl_165", 0 0, L_000002bf704b1e30;  1 drivers
v000002bf704045b0_0 .net *"_ivl_167", 0 0, L_000002bf704b08f0;  1 drivers
v000002bf70402df0_0 .net *"_ivl_168", 0 0, L_000002bf7045c150;  1 drivers
v000002bf70402f30_0 .net *"_ivl_17", 0 0, L_000002bf7043f9e0;  1 drivers
v000002bf70402350_0 .net *"_ivl_171", 0 0, L_000002bf704b14d0;  1 drivers
v000002bf70404790_0 .net *"_ivl_173", 0 0, L_000002bf704b1ed0;  1 drivers
v000002bf70402170_0 .net *"_ivl_174", 0 0, L_000002bf7045cc40;  1 drivers
v000002bf70402210_0 .net *"_ivl_177", 0 0, L_000002bf704b11b0;  1 drivers
v000002bf70402710_0 .net *"_ivl_179", 0 0, L_000002bf704b1f70;  1 drivers
v000002bf704025d0_0 .net *"_ivl_18", 0 0, L_000002bf7045c5b0;  1 drivers
v000002bf70402670_0 .net *"_ivl_180", 0 0, L_000002bf7045cb60;  1 drivers
v000002bf70402fd0_0 .net *"_ivl_183", 0 0, L_000002bf704b2010;  1 drivers
v000002bf70403070_0 .net *"_ivl_185", 0 0, L_000002bf704b25b0;  1 drivers
v000002bf70405410_0 .net *"_ivl_186", 0 0, L_000002bf7045b740;  1 drivers
v000002bf704054b0_0 .net *"_ivl_190", 0 0, L_000002bf704b0c10;  1 drivers
v000002bf704050f0_0 .net *"_ivl_192", 0 0, L_000002bf704b0d50;  1 drivers
v000002bf704048d0_0 .net *"_ivl_194", 0 0, L_000002bf704b0df0;  1 drivers
v000002bf704055f0_0 .net *"_ivl_196", 0 0, L_000002bf704b1250;  1 drivers
v000002bf70405e10_0 .net *"_ivl_198", 0 0, L_000002bf704b23d0;  1 drivers
v000002bf70405690_0 .net *"_ivl_200", 0 0, L_000002bf704b12f0;  1 drivers
v000002bf704052d0_0 .net *"_ivl_202", 0 0, L_000002bf704b2150;  1 drivers
v000002bf70405190_0 .net *"_ivl_204", 0 0, L_000002bf704b0e90;  1 drivers
v000002bf70404b50_0 .net *"_ivl_206", 0 0, L_000002bf704b2470;  1 drivers
v000002bf70404830_0 .net *"_ivl_208", 0 0, L_000002bf704b1390;  1 drivers
v000002bf70404970_0 .net *"_ivl_21", 0 0, L_000002bf7043fee0;  1 drivers
v000002bf70405550_0 .net *"_ivl_210", 0 0, L_000002bf704b1430;  1 drivers
v000002bf70405730_0 .net *"_ivl_212", 0 0, L_000002bf704b2510;  1 drivers
v000002bf70405870_0 .net *"_ivl_214", 0 0, L_000002bf704b1570;  1 drivers
v000002bf70405910_0 .net *"_ivl_216", 0 0, L_000002bf704b3c30;  1 drivers
v000002bf70405cd0_0 .net *"_ivl_218", 0 0, L_000002bf704b48b0;  1 drivers
v000002bf70405230_0 .net *"_ivl_220", 0 0, L_000002bf704b3230;  1 drivers
v000002bf70405af0_0 .net *"_ivl_222", 0 0, L_000002bf704b2dd0;  1 drivers
v000002bf70405b90_0 .net *"_ivl_224", 0 0, L_000002bf704b3cd0;  1 drivers
v000002bf704057d0_0 .net *"_ivl_226", 0 0, L_000002bf704b41d0;  1 drivers
v000002bf704059b0_0 .net *"_ivl_228", 0 0, L_000002bf704b4630;  1 drivers
v000002bf70404a10_0 .net *"_ivl_23", 0 0, L_000002bf7043fd00;  1 drivers
v000002bf70404ab0_0 .net *"_ivl_230", 0 0, L_000002bf704b4ef0;  1 drivers
v000002bf70405a50_0 .net *"_ivl_232", 0 0, L_000002bf704b2790;  1 drivers
v000002bf70404bf0_0 .net *"_ivl_234", 0 0, L_000002bf704b39b0;  1 drivers
v000002bf70404f10_0 .net *"_ivl_236", 0 0, L_000002bf704b35f0;  1 drivers
v000002bf70405c30_0 .net *"_ivl_238", 0 0, L_000002bf704b3190;  1 drivers
v000002bf70405d70_0 .net *"_ivl_24", 0 0, L_000002bf7045bd60;  1 drivers
v000002bf70405370_0 .net *"_ivl_240", 0 0, L_000002bf704b3a50;  1 drivers
v000002bf70405eb0_0 .net *"_ivl_242", 0 0, L_000002bf704b2fb0;  1 drivers
v000002bf70404e70_0 .net *"_ivl_244", 0 0, L_000002bf704b4e50;  1 drivers
v000002bf70404fb0_0 .net *"_ivl_246", 0 0, L_000002bf704b2830;  1 drivers
v000002bf70404c90_0 .net *"_ivl_248", 0 0, L_000002bf704b46d0;  1 drivers
v000002bf70404d30_0 .net *"_ivl_250", 0 0, L_000002bf704b3050;  1 drivers
v000002bf70404dd0_0 .net *"_ivl_252", 0 0, L_000002bf704b4950;  1 drivers
v000002bf70405050_0 .net *"_ivl_254", 0 0, L_000002bf704b3af0;  1 drivers
v000002bf70327da0_0 .net *"_ivl_256", 0 0, L_000002bf704b32d0;  1 drivers
v000002bf70408200_0 .net *"_ivl_27", 0 0, L_000002bf70440480;  1 drivers
v000002bf70407120_0 .net *"_ivl_29", 0 0, L_000002bf70440ac0;  1 drivers
v000002bf70406a40_0 .net *"_ivl_3", 0 0, L_000002bf704408e0;  1 drivers
v000002bf704082a0_0 .net *"_ivl_30", 0 0, L_000002bf7045cf50;  1 drivers
v000002bf70408700_0 .net *"_ivl_33", 0 0, L_000002bf70440c00;  1 drivers
v000002bf704076c0_0 .net *"_ivl_35", 0 0, L_000002bf70440fc0;  1 drivers
v000002bf70406c20_0 .net *"_ivl_36", 0 0, L_000002bf7045c230;  1 drivers
v000002bf70406860_0 .net *"_ivl_39", 0 0, L_000002bf704b1750;  1 drivers
v000002bf704078a0_0 .net *"_ivl_41", 0 0, L_000002bf704b20b0;  1 drivers
v000002bf704085c0_0 .net *"_ivl_42", 0 0, L_000002bf7045c620;  1 drivers
v000002bf704067c0_0 .net *"_ivl_45", 0 0, L_000002bf704b1610;  1 drivers
v000002bf704060e0_0 .net *"_ivl_47", 0 0, L_000002bf704b26f0;  1 drivers
v000002bf704071c0_0 .net *"_ivl_48", 0 0, L_000002bf7045c690;  1 drivers
v000002bf70407760_0 .net *"_ivl_5", 0 0, L_000002bf70441e20;  1 drivers
v000002bf70407d00_0 .net *"_ivl_51", 0 0, L_000002bf704b0990;  1 drivers
v000002bf704065e0_0 .net *"_ivl_53", 0 0, L_000002bf704b1c50;  1 drivers
v000002bf704064a0_0 .net *"_ivl_54", 0 0, L_000002bf7045d1f0;  1 drivers
v000002bf70407940_0 .net *"_ivl_57", 0 0, L_000002bf704b07b0;  1 drivers
v000002bf70408480_0 .net *"_ivl_59", 0 0, L_000002bf704b0710;  1 drivers
v000002bf704087a0_0 .net *"_ivl_6", 0 0, L_000002bf7045c540;  1 drivers
v000002bf70406180_0 .net *"_ivl_60", 0 0, L_000002bf7045ba50;  1 drivers
v000002bf704062c0_0 .net *"_ivl_63", 0 0, L_000002bf704b1930;  1 drivers
v000002bf70407e40_0 .net *"_ivl_65", 0 0, L_000002bf704b0350;  1 drivers
v000002bf70406540_0 .net *"_ivl_66", 0 0, L_000002bf7045c770;  1 drivers
v000002bf70406ea0_0 .net *"_ivl_69", 0 0, L_000002bf704b16b0;  1 drivers
v000002bf70406f40_0 .net *"_ivl_71", 0 0, L_000002bf704b2650;  1 drivers
v000002bf70408660_0 .net *"_ivl_72", 0 0, L_000002bf7045b970;  1 drivers
v000002bf70406ae0_0 .net *"_ivl_75", 0 0, L_000002bf704b1110;  1 drivers
v000002bf70408520_0 .net *"_ivl_77", 0 0, L_000002bf704aff90;  1 drivers
v000002bf70406040_0 .net *"_ivl_78", 0 0, L_000002bf7045ca10;  1 drivers
v000002bf70407f80_0 .net *"_ivl_81", 0 0, L_000002bf704b1890;  1 drivers
v000002bf70407440_0 .net *"_ivl_83", 0 0, L_000002bf704b21f0;  1 drivers
v000002bf704079e0_0 .net *"_ivl_84", 0 0, L_000002bf7045c7e0;  1 drivers
v000002bf70406e00_0 .net *"_ivl_87", 0 0, L_000002bf704b19d0;  1 drivers
v000002bf70406900_0 .net *"_ivl_89", 0 0, L_000002bf704b0210;  1 drivers
v000002bf70408020_0 .net *"_ivl_9", 0 0, L_000002bf70440de0;  1 drivers
v000002bf70406220_0 .net *"_ivl_90", 0 0, L_000002bf7045bb30;  1 drivers
v000002bf70408340_0 .net *"_ivl_93", 0 0, L_000002bf704b17f0;  1 drivers
v000002bf70407c60_0 .net *"_ivl_95", 0 0, L_000002bf704b1d90;  1 drivers
v000002bf70407080_0 .net *"_ivl_96", 0 0, L_000002bf7045c0e0;  1 drivers
v000002bf704069a0_0 .net *"_ivl_99", 0 0, L_000002bf704b0a30;  1 drivers
v000002bf70406680_0 .net "a", 31 0, v000002bf704144f0_0;  alias, 1 drivers
v000002bf704080c0_0 .net "b", 31 0, v000002bf70414ef0_0;  alias, 1 drivers
v000002bf70407260_0 .net "out", 0 0, L_000002bf7045be40;  alias, 1 drivers
v000002bf70406cc0_0 .net "temp", 31 0, L_000002bf704b0b70;  1 drivers
L_000002bf704408e0 .part v000002bf704144f0_0, 0, 1;
L_000002bf70441e20 .part v000002bf70414ef0_0, 0, 1;
L_000002bf70440de0 .part v000002bf704144f0_0, 1, 1;
L_000002bf70440f20 .part v000002bf70414ef0_0, 1, 1;
L_000002bf70441920 .part v000002bf704144f0_0, 2, 1;
L_000002bf7043f9e0 .part v000002bf70414ef0_0, 2, 1;
L_000002bf7043fee0 .part v000002bf704144f0_0, 3, 1;
L_000002bf7043fd00 .part v000002bf70414ef0_0, 3, 1;
L_000002bf70440480 .part v000002bf704144f0_0, 4, 1;
L_000002bf70440ac0 .part v000002bf70414ef0_0, 4, 1;
L_000002bf70440c00 .part v000002bf704144f0_0, 5, 1;
L_000002bf70440fc0 .part v000002bf70414ef0_0, 5, 1;
L_000002bf704b1750 .part v000002bf704144f0_0, 6, 1;
L_000002bf704b20b0 .part v000002bf70414ef0_0, 6, 1;
L_000002bf704b1610 .part v000002bf704144f0_0, 7, 1;
L_000002bf704b26f0 .part v000002bf70414ef0_0, 7, 1;
L_000002bf704b0990 .part v000002bf704144f0_0, 8, 1;
L_000002bf704b1c50 .part v000002bf70414ef0_0, 8, 1;
L_000002bf704b07b0 .part v000002bf704144f0_0, 9, 1;
L_000002bf704b0710 .part v000002bf70414ef0_0, 9, 1;
L_000002bf704b1930 .part v000002bf704144f0_0, 10, 1;
L_000002bf704b0350 .part v000002bf70414ef0_0, 10, 1;
L_000002bf704b16b0 .part v000002bf704144f0_0, 11, 1;
L_000002bf704b2650 .part v000002bf70414ef0_0, 11, 1;
L_000002bf704b1110 .part v000002bf704144f0_0, 12, 1;
L_000002bf704aff90 .part v000002bf70414ef0_0, 12, 1;
L_000002bf704b1890 .part v000002bf704144f0_0, 13, 1;
L_000002bf704b21f0 .part v000002bf70414ef0_0, 13, 1;
L_000002bf704b19d0 .part v000002bf704144f0_0, 14, 1;
L_000002bf704b0210 .part v000002bf70414ef0_0, 14, 1;
L_000002bf704b17f0 .part v000002bf704144f0_0, 15, 1;
L_000002bf704b1d90 .part v000002bf70414ef0_0, 15, 1;
L_000002bf704b0a30 .part v000002bf704144f0_0, 16, 1;
L_000002bf704b0cb0 .part v000002bf70414ef0_0, 16, 1;
L_000002bf704b1b10 .part v000002bf704144f0_0, 17, 1;
L_000002bf704b0530 .part v000002bf70414ef0_0, 17, 1;
L_000002bf704b1a70 .part v000002bf704144f0_0, 18, 1;
L_000002bf704b0030 .part v000002bf70414ef0_0, 18, 1;
L_000002bf704b2290 .part v000002bf704144f0_0, 19, 1;
L_000002bf704b0490 .part v000002bf70414ef0_0, 19, 1;
L_000002bf704b1bb0 .part v000002bf704144f0_0, 20, 1;
L_000002bf704b03f0 .part v000002bf70414ef0_0, 20, 1;
L_000002bf704b0f30 .part v000002bf704144f0_0, 21, 1;
L_000002bf704b02b0 .part v000002bf70414ef0_0, 21, 1;
L_000002bf704b00d0 .part v000002bf704144f0_0, 22, 1;
L_000002bf704b0ad0 .part v000002bf70414ef0_0, 22, 1;
L_000002bf704b0fd0 .part v000002bf704144f0_0, 23, 1;
L_000002bf704b0670 .part v000002bf70414ef0_0, 23, 1;
L_000002bf704b0170 .part v000002bf704144f0_0, 24, 1;
L_000002bf704b05d0 .part v000002bf70414ef0_0, 24, 1;
L_000002bf704b1070 .part v000002bf704144f0_0, 25, 1;
L_000002bf704b2330 .part v000002bf70414ef0_0, 25, 1;
L_000002bf704b0850 .part v000002bf704144f0_0, 26, 1;
L_000002bf704b1cf0 .part v000002bf70414ef0_0, 26, 1;
L_000002bf704b1e30 .part v000002bf704144f0_0, 27, 1;
L_000002bf704b08f0 .part v000002bf70414ef0_0, 27, 1;
L_000002bf704b14d0 .part v000002bf704144f0_0, 28, 1;
L_000002bf704b1ed0 .part v000002bf70414ef0_0, 28, 1;
L_000002bf704b11b0 .part v000002bf704144f0_0, 29, 1;
L_000002bf704b1f70 .part v000002bf70414ef0_0, 29, 1;
L_000002bf704b2010 .part v000002bf704144f0_0, 30, 1;
L_000002bf704b25b0 .part v000002bf70414ef0_0, 30, 1;
LS_000002bf704b0b70_0_0 .concat8 [ 1 1 1 1], L_000002bf7045b820, L_000002bf7045c540, L_000002bf7045c1c0, L_000002bf7045c5b0;
LS_000002bf704b0b70_0_4 .concat8 [ 1 1 1 1], L_000002bf7045bd60, L_000002bf7045cf50, L_000002bf7045c230, L_000002bf7045c620;
LS_000002bf704b0b70_0_8 .concat8 [ 1 1 1 1], L_000002bf7045c690, L_000002bf7045d1f0, L_000002bf7045ba50, L_000002bf7045c770;
LS_000002bf704b0b70_0_12 .concat8 [ 1 1 1 1], L_000002bf7045b970, L_000002bf7045ca10, L_000002bf7045c7e0, L_000002bf7045bb30;
LS_000002bf704b0b70_0_16 .concat8 [ 1 1 1 1], L_000002bf7045c0e0, L_000002bf7045ca80, L_000002bf7045cd20, L_000002bf7045ccb0;
LS_000002bf704b0b70_0_20 .concat8 [ 1 1 1 1], L_000002bf7045d0a0, L_000002bf7045bba0, L_000002bf7045cfc0, L_000002bf7045d110;
LS_000002bf704b0b70_0_24 .concat8 [ 1 1 1 1], L_000002bf7045bdd0, L_000002bf7045bc80, L_000002bf7045b6d0, L_000002bf7045bcf0;
LS_000002bf704b0b70_0_28 .concat8 [ 1 1 1 1], L_000002bf7045c150, L_000002bf7045cc40, L_000002bf7045cb60, L_000002bf7045b740;
LS_000002bf704b0b70_1_0 .concat8 [ 4 4 4 4], LS_000002bf704b0b70_0_0, LS_000002bf704b0b70_0_4, LS_000002bf704b0b70_0_8, LS_000002bf704b0b70_0_12;
LS_000002bf704b0b70_1_4 .concat8 [ 4 4 4 4], LS_000002bf704b0b70_0_16, LS_000002bf704b0b70_0_20, LS_000002bf704b0b70_0_24, LS_000002bf704b0b70_0_28;
L_000002bf704b0b70 .concat8 [ 16 16 0 0], LS_000002bf704b0b70_1_0, LS_000002bf704b0b70_1_4;
L_000002bf704b0c10 .part v000002bf704144f0_0, 31, 1;
L_000002bf704b0d50 .part v000002bf70414ef0_0, 31, 1;
L_000002bf704b0df0 .part L_000002bf704b0b70, 0, 1;
L_000002bf704b1250 .part L_000002bf704b0b70, 1, 1;
L_000002bf704b23d0 .part L_000002bf704b0b70, 2, 1;
L_000002bf704b12f0 .part L_000002bf704b0b70, 3, 1;
L_000002bf704b2150 .part L_000002bf704b0b70, 4, 1;
L_000002bf704b0e90 .part L_000002bf704b0b70, 5, 1;
L_000002bf704b2470 .part L_000002bf704b0b70, 6, 1;
L_000002bf704b1390 .part L_000002bf704b0b70, 7, 1;
L_000002bf704b1430 .part L_000002bf704b0b70, 8, 1;
L_000002bf704b2510 .part L_000002bf704b0b70, 9, 1;
L_000002bf704b1570 .part L_000002bf704b0b70, 10, 1;
L_000002bf704b3c30 .part L_000002bf704b0b70, 11, 1;
L_000002bf704b48b0 .part L_000002bf704b0b70, 12, 1;
L_000002bf704b3230 .part L_000002bf704b0b70, 13, 1;
L_000002bf704b2dd0 .part L_000002bf704b0b70, 14, 1;
L_000002bf704b3cd0 .part L_000002bf704b0b70, 15, 1;
L_000002bf704b41d0 .part L_000002bf704b0b70, 16, 1;
L_000002bf704b4630 .part L_000002bf704b0b70, 17, 1;
L_000002bf704b4ef0 .part L_000002bf704b0b70, 18, 1;
L_000002bf704b2790 .part L_000002bf704b0b70, 19, 1;
L_000002bf704b39b0 .part L_000002bf704b0b70, 20, 1;
L_000002bf704b35f0 .part L_000002bf704b0b70, 21, 1;
L_000002bf704b3190 .part L_000002bf704b0b70, 22, 1;
L_000002bf704b3a50 .part L_000002bf704b0b70, 23, 1;
L_000002bf704b2fb0 .part L_000002bf704b0b70, 24, 1;
L_000002bf704b4e50 .part L_000002bf704b0b70, 25, 1;
L_000002bf704b2830 .part L_000002bf704b0b70, 26, 1;
L_000002bf704b46d0 .part L_000002bf704b0b70, 27, 1;
L_000002bf704b3050 .part L_000002bf704b0b70, 28, 1;
L_000002bf704b4950 .part L_000002bf704b0b70, 29, 1;
L_000002bf704b3af0 .part L_000002bf704b0b70, 30, 1;
L_000002bf704b32d0 .part L_000002bf704b0b70, 31, 1;
S_000002bf70213300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002bf701c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002bf7038a7c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002bf7045c700 .functor NOT 1, L_000002bf704405c0, C4<0>, C4<0>, C4<0>;
v000002bf70407ee0_0 .net "A", 31 0, v000002bf704144f0_0;  alias, 1 drivers
v000002bf70407580_0 .net "ALUOP", 3 0, v000002bf70407da0_0;  alias, 1 drivers
v000002bf70407620_0 .net "B", 31 0, v000002bf70414ef0_0;  alias, 1 drivers
v000002bf70407800_0 .var "CF", 0 0;
v000002bf70407a80_0 .net "ZF", 0 0, L_000002bf7045c700;  alias, 1 drivers
v000002bf70407b20_0 .net *"_ivl_1", 0 0, L_000002bf704405c0;  1 drivers
v000002bf70407bc0_0 .var "res", 31 0;
E_000002bf7038a580 .event anyedge, v000002bf70407580_0, v000002bf70406680_0, v000002bf704080c0_0, v000002bf70407800_0;
L_000002bf704405c0 .reduce/or v000002bf70407bc0_0;
S_000002bf7020c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002bf701c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002bf703bce30 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf703bce68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf703bcea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf703bced8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf703bcf10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf703bcf48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf703bcf80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf703bcfb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf703bcff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf703bd028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf703bd060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf703bd098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf703bd0d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf703bd108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf703bd140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf703bd178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf703bd1b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf703bd1e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf703bd220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf703bd258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf703bd290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf703bd2c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf703bd300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf703bd338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf703bd370 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf70407da0_0 .var "ALU_OP", 3 0;
v000002bf70408160_0 .net "opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
E_000002bf703899c0 .event anyedge, v000002bf7030ecd0_0;
S_000002bf7020ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002bf70413e10_0 .net "EX1_forward_to_B", 31 0, v000002bf70413410_0;  alias, 1 drivers
v000002bf704132d0_0 .net "EX_PFC", 31 0, v000002bf704130f0_0;  alias, 1 drivers
v000002bf70412150_0 .net "EX_PFC_to_IF", 31 0, L_000002bf7043f940;  alias, 1 drivers
v000002bf70412fb0_0 .net "alu_selA", 1 0, L_000002bf70442d20;  alias, 1 drivers
v000002bf70413730_0 .net "alu_selB", 1 0, L_000002bf704448a0;  alias, 1 drivers
v000002bf70412a10_0 .net "ex_haz", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf70413190_0 .net "id_haz", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf70413370_0 .net "is_jr", 0 0, v000002bf70412ab0_0;  alias, 1 drivers
v000002bf70413af0_0 .net "mem_haz", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf70412790_0 .net "oper1", 31 0, L_000002bf70447320;  alias, 1 drivers
v000002bf70412b50_0 .net "oper2", 31 0, L_000002bf7045c310;  alias, 1 drivers
v000002bf70413050_0 .net "pc", 31 0, v000002bf70413f50_0;  alias, 1 drivers
v000002bf70411e30_0 .net "rs1", 31 0, v000002bf70413550_0;  alias, 1 drivers
v000002bf70411f70_0 .net "rs2_in", 31 0, v000002bf704135f0_0;  alias, 1 drivers
v000002bf70412f10_0 .net "rs2_out", 31 0, L_000002bf7045cbd0;  alias, 1 drivers
v000002bf70412330_0 .net "store_rs2_forward", 1 0, L_000002bf70444c60;  alias, 1 drivers
L_000002bf7043f940 .functor MUXZ 32, v000002bf704130f0_0, L_000002bf70447320, v000002bf70412ab0_0, C4<>;
S_000002bf701c8230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002bf7020ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bf70389ac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bf70446980 .functor NOT 1, L_000002bf70440ca0, C4<0>, C4<0>, C4<0>;
L_000002bf70446ad0 .functor NOT 1, L_000002bf704419c0, C4<0>, C4<0>, C4<0>;
L_000002bf70446bb0 .functor NOT 1, L_000002bf70441ec0, C4<0>, C4<0>, C4<0>;
L_000002bf70446c90 .functor NOT 1, L_000002bf70441240, C4<0>, C4<0>, C4<0>;
L_000002bf70446d00 .functor AND 32, L_000002bf704458e0, v000002bf70413550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70445a30 .functor AND 32, L_000002bf70445950, L_000002bf704c97c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70445c60 .functor OR 32, L_000002bf70446d00, L_000002bf70445a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf70445d40 .functor AND 32, L_000002bf704459c0, v000002bf70402ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf704471d0 .functor OR 32, L_000002bf70445c60, L_000002bf70445d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf70447240 .functor AND 32, L_000002bf70446d70, L_000002bf70440020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70447320 .functor OR 32, L_000002bf704471d0, L_000002bf70447240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf70409a60_0 .net *"_ivl_1", 0 0, L_000002bf70440ca0;  1 drivers
v000002bf70409b00_0 .net *"_ivl_13", 0 0, L_000002bf70441ec0;  1 drivers
v000002bf70409ba0_0 .net *"_ivl_14", 0 0, L_000002bf70446bb0;  1 drivers
v000002bf70409c40_0 .net *"_ivl_19", 0 0, L_000002bf704414c0;  1 drivers
v000002bf70409ce0_0 .net *"_ivl_2", 0 0, L_000002bf70446980;  1 drivers
v000002bf7040c8b0_0 .net *"_ivl_23", 0 0, L_000002bf70441100;  1 drivers
v000002bf7040cef0_0 .net *"_ivl_27", 0 0, L_000002bf70441240;  1 drivers
v000002bf7040d0d0_0 .net *"_ivl_28", 0 0, L_000002bf70446c90;  1 drivers
v000002bf7040cf90_0 .net *"_ivl_33", 0 0, L_000002bf704411a0;  1 drivers
v000002bf7040d170_0 .net *"_ivl_37", 0 0, L_000002bf70440980;  1 drivers
v000002bf7040c950_0 .net *"_ivl_40", 31 0, L_000002bf70446d00;  1 drivers
v000002bf7040c270_0 .net *"_ivl_42", 31 0, L_000002bf70445a30;  1 drivers
v000002bf7040dad0_0 .net *"_ivl_44", 31 0, L_000002bf70445c60;  1 drivers
v000002bf7040df30_0 .net *"_ivl_46", 31 0, L_000002bf70445d40;  1 drivers
v000002bf7040d030_0 .net *"_ivl_48", 31 0, L_000002bf704471d0;  1 drivers
v000002bf7040c450_0 .net *"_ivl_50", 31 0, L_000002bf70447240;  1 drivers
v000002bf7040c090_0 .net *"_ivl_7", 0 0, L_000002bf704419c0;  1 drivers
v000002bf7040dc10_0 .net *"_ivl_8", 0 0, L_000002bf70446ad0;  1 drivers
v000002bf7040d990_0 .net "ina", 31 0, v000002bf70413550_0;  alias, 1 drivers
v000002bf7040d210_0 .net "inb", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf7040c3b0_0 .net "inc", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7040c9f0_0 .net "ind", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf7040cb30_0 .net "out", 31 0, L_000002bf70447320;  alias, 1 drivers
v000002bf7040bcd0_0 .net "s0", 31 0, L_000002bf704458e0;  1 drivers
v000002bf7040ca90_0 .net "s1", 31 0, L_000002bf70445950;  1 drivers
v000002bf7040d2b0_0 .net "s2", 31 0, L_000002bf704459c0;  1 drivers
v000002bf7040d350_0 .net "s3", 31 0, L_000002bf70446d70;  1 drivers
v000002bf7040d3f0_0 .net "sel", 1 0, L_000002bf70442d20;  alias, 1 drivers
L_000002bf70440ca0 .part L_000002bf70442d20, 1, 1;
LS_000002bf70440d40_0_0 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_4 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_8 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_12 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_16 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_20 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_24 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_0_28 .concat [ 1 1 1 1], L_000002bf70446980, L_000002bf70446980, L_000002bf70446980, L_000002bf70446980;
LS_000002bf70440d40_1_0 .concat [ 4 4 4 4], LS_000002bf70440d40_0_0, LS_000002bf70440d40_0_4, LS_000002bf70440d40_0_8, LS_000002bf70440d40_0_12;
LS_000002bf70440d40_1_4 .concat [ 4 4 4 4], LS_000002bf70440d40_0_16, LS_000002bf70440d40_0_20, LS_000002bf70440d40_0_24, LS_000002bf70440d40_0_28;
L_000002bf70440d40 .concat [ 16 16 0 0], LS_000002bf70440d40_1_0, LS_000002bf70440d40_1_4;
L_000002bf704419c0 .part L_000002bf70442d20, 0, 1;
LS_000002bf70440200_0_0 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_4 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_8 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_12 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_16 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_20 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_24 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_0_28 .concat [ 1 1 1 1], L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0, L_000002bf70446ad0;
LS_000002bf70440200_1_0 .concat [ 4 4 4 4], LS_000002bf70440200_0_0, LS_000002bf70440200_0_4, LS_000002bf70440200_0_8, LS_000002bf70440200_0_12;
LS_000002bf70440200_1_4 .concat [ 4 4 4 4], LS_000002bf70440200_0_16, LS_000002bf70440200_0_20, LS_000002bf70440200_0_24, LS_000002bf70440200_0_28;
L_000002bf70440200 .concat [ 16 16 0 0], LS_000002bf70440200_1_0, LS_000002bf70440200_1_4;
L_000002bf70441ec0 .part L_000002bf70442d20, 1, 1;
LS_000002bf7043ff80_0_0 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_4 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_8 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_12 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_16 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_20 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_24 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_0_28 .concat [ 1 1 1 1], L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0, L_000002bf70446bb0;
LS_000002bf7043ff80_1_0 .concat [ 4 4 4 4], LS_000002bf7043ff80_0_0, LS_000002bf7043ff80_0_4, LS_000002bf7043ff80_0_8, LS_000002bf7043ff80_0_12;
LS_000002bf7043ff80_1_4 .concat [ 4 4 4 4], LS_000002bf7043ff80_0_16, LS_000002bf7043ff80_0_20, LS_000002bf7043ff80_0_24, LS_000002bf7043ff80_0_28;
L_000002bf7043ff80 .concat [ 16 16 0 0], LS_000002bf7043ff80_1_0, LS_000002bf7043ff80_1_4;
L_000002bf704414c0 .part L_000002bf70442d20, 0, 1;
LS_000002bf70440660_0_0 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_4 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_8 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_12 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_16 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_20 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_24 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_0_28 .concat [ 1 1 1 1], L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0, L_000002bf704414c0;
LS_000002bf70440660_1_0 .concat [ 4 4 4 4], LS_000002bf70440660_0_0, LS_000002bf70440660_0_4, LS_000002bf70440660_0_8, LS_000002bf70440660_0_12;
LS_000002bf70440660_1_4 .concat [ 4 4 4 4], LS_000002bf70440660_0_16, LS_000002bf70440660_0_20, LS_000002bf70440660_0_24, LS_000002bf70440660_0_28;
L_000002bf70440660 .concat [ 16 16 0 0], LS_000002bf70440660_1_0, LS_000002bf70440660_1_4;
L_000002bf70441100 .part L_000002bf70442d20, 1, 1;
LS_000002bf7043fb20_0_0 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_4 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_8 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_12 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_16 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_20 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_24 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_0_28 .concat [ 1 1 1 1], L_000002bf70441100, L_000002bf70441100, L_000002bf70441100, L_000002bf70441100;
LS_000002bf7043fb20_1_0 .concat [ 4 4 4 4], LS_000002bf7043fb20_0_0, LS_000002bf7043fb20_0_4, LS_000002bf7043fb20_0_8, LS_000002bf7043fb20_0_12;
LS_000002bf7043fb20_1_4 .concat [ 4 4 4 4], LS_000002bf7043fb20_0_16, LS_000002bf7043fb20_0_20, LS_000002bf7043fb20_0_24, LS_000002bf7043fb20_0_28;
L_000002bf7043fb20 .concat [ 16 16 0 0], LS_000002bf7043fb20_1_0, LS_000002bf7043fb20_1_4;
L_000002bf70441240 .part L_000002bf70442d20, 0, 1;
LS_000002bf70441a60_0_0 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_4 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_8 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_12 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_16 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_20 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_24 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_0_28 .concat [ 1 1 1 1], L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90, L_000002bf70446c90;
LS_000002bf70441a60_1_0 .concat [ 4 4 4 4], LS_000002bf70441a60_0_0, LS_000002bf70441a60_0_4, LS_000002bf70441a60_0_8, LS_000002bf70441a60_0_12;
LS_000002bf70441a60_1_4 .concat [ 4 4 4 4], LS_000002bf70441a60_0_16, LS_000002bf70441a60_0_20, LS_000002bf70441a60_0_24, LS_000002bf70441a60_0_28;
L_000002bf70441a60 .concat [ 16 16 0 0], LS_000002bf70441a60_1_0, LS_000002bf70441a60_1_4;
L_000002bf704411a0 .part L_000002bf70442d20, 1, 1;
LS_000002bf70440340_0_0 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_4 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_8 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_12 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_16 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_20 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_24 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_0_28 .concat [ 1 1 1 1], L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0, L_000002bf704411a0;
LS_000002bf70440340_1_0 .concat [ 4 4 4 4], LS_000002bf70440340_0_0, LS_000002bf70440340_0_4, LS_000002bf70440340_0_8, LS_000002bf70440340_0_12;
LS_000002bf70440340_1_4 .concat [ 4 4 4 4], LS_000002bf70440340_0_16, LS_000002bf70440340_0_20, LS_000002bf70440340_0_24, LS_000002bf70440340_0_28;
L_000002bf70440340 .concat [ 16 16 0 0], LS_000002bf70440340_1_0, LS_000002bf70440340_1_4;
L_000002bf70440980 .part L_000002bf70442d20, 0, 1;
LS_000002bf70441c40_0_0 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_4 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_8 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_12 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_16 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_20 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_24 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_0_28 .concat [ 1 1 1 1], L_000002bf70440980, L_000002bf70440980, L_000002bf70440980, L_000002bf70440980;
LS_000002bf70441c40_1_0 .concat [ 4 4 4 4], LS_000002bf70441c40_0_0, LS_000002bf70441c40_0_4, LS_000002bf70441c40_0_8, LS_000002bf70441c40_0_12;
LS_000002bf70441c40_1_4 .concat [ 4 4 4 4], LS_000002bf70441c40_0_16, LS_000002bf70441c40_0_20, LS_000002bf70441c40_0_24, LS_000002bf70441c40_0_28;
L_000002bf70441c40 .concat [ 16 16 0 0], LS_000002bf70441c40_1_0, LS_000002bf70441c40_1_4;
S_000002bf701c83c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bf701c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf704458e0 .functor AND 32, L_000002bf70440d40, L_000002bf70440200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf704099c0_0 .net "in1", 31 0, L_000002bf70440d40;  1 drivers
v000002bf704096a0_0 .net "in2", 31 0, L_000002bf70440200;  1 drivers
v000002bf70408ca0_0 .net "out", 31 0, L_000002bf704458e0;  alias, 1 drivers
S_000002bf70201570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bf701c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf70445950 .functor AND 32, L_000002bf7043ff80, L_000002bf70440660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf70408de0_0 .net "in1", 31 0, L_000002bf7043ff80;  1 drivers
v000002bf70409d80_0 .net "in2", 31 0, L_000002bf70440660;  1 drivers
v000002bf70408e80_0 .net "out", 31 0, L_000002bf70445950;  alias, 1 drivers
S_000002bf70201700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bf701c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf704459c0 .functor AND 32, L_000002bf7043fb20, L_000002bf70441a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf70409920_0 .net "in1", 31 0, L_000002bf7043fb20;  1 drivers
v000002bf70409880_0 .net "in2", 31 0, L_000002bf70441a60;  1 drivers
v000002bf70408f20_0 .net "out", 31 0, L_000002bf704459c0;  alias, 1 drivers
S_000002bf7040b660 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bf701c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf70446d70 .functor AND 32, L_000002bf70440340, L_000002bf70441c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf70409060_0 .net "in1", 31 0, L_000002bf70440340;  1 drivers
v000002bf70409560_0 .net "in2", 31 0, L_000002bf70441c40;  1 drivers
v000002bf70409740_0 .net "out", 31 0, L_000002bf70446d70;  alias, 1 drivers
S_000002bf7040a9e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002bf7020ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bf7038a280 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bf70447080 .functor NOT 1, L_000002bf704412e0, C4<0>, C4<0>, C4<0>;
L_000002bf704470f0 .functor NOT 1, L_000002bf70441600, C4<0>, C4<0>, C4<0>;
L_000002bf704472b0 .functor NOT 1, L_000002bf70441380, C4<0>, C4<0>, C4<0>;
L_000002bf7045c2a0 .functor NOT 1, L_000002bf704400c0, C4<0>, C4<0>, C4<0>;
L_000002bf7045ce70 .functor AND 32, L_000002bf70447010, v000002bf70413410_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045d180 .functor AND 32, L_000002bf70447160, L_000002bf704c97c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045c930 .functor OR 32, L_000002bf7045ce70, L_000002bf7045d180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf7045bc10 .functor AND 32, L_000002bf70381f40, v000002bf70402ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045beb0 .functor OR 32, L_000002bf7045c930, L_000002bf7045bc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf7045c9a0 .functor AND 32, L_000002bf7045c3f0, L_000002bf70440020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045c310 .functor OR 32, L_000002bf7045beb0, L_000002bf7045c9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf7040b910_0 .net *"_ivl_1", 0 0, L_000002bf704412e0;  1 drivers
v000002bf7040bc30_0 .net *"_ivl_13", 0 0, L_000002bf70441380;  1 drivers
v000002bf7040b9b0_0 .net *"_ivl_14", 0 0, L_000002bf704472b0;  1 drivers
v000002bf7040d5d0_0 .net *"_ivl_19", 0 0, L_000002bf704402a0;  1 drivers
v000002bf7040da30_0 .net *"_ivl_2", 0 0, L_000002bf70447080;  1 drivers
v000002bf7040d8f0_0 .net *"_ivl_23", 0 0, L_000002bf70440160;  1 drivers
v000002bf7040d710_0 .net *"_ivl_27", 0 0, L_000002bf704400c0;  1 drivers
v000002bf7040bf50_0 .net *"_ivl_28", 0 0, L_000002bf7045c2a0;  1 drivers
v000002bf7040cdb0_0 .net *"_ivl_33", 0 0, L_000002bf70441560;  1 drivers
v000002bf7040c130_0 .net *"_ivl_37", 0 0, L_000002bf70440700;  1 drivers
v000002bf7040c310_0 .net *"_ivl_40", 31 0, L_000002bf7045ce70;  1 drivers
v000002bf7040d7b0_0 .net *"_ivl_42", 31 0, L_000002bf7045d180;  1 drivers
v000002bf7040d850_0 .net *"_ivl_44", 31 0, L_000002bf7045c930;  1 drivers
v000002bf7040db70_0 .net *"_ivl_46", 31 0, L_000002bf7045bc10;  1 drivers
v000002bf7040dfd0_0 .net *"_ivl_48", 31 0, L_000002bf7045beb0;  1 drivers
v000002bf7040dcb0_0 .net *"_ivl_50", 31 0, L_000002bf7045c9a0;  1 drivers
v000002bf7040ba50_0 .net *"_ivl_7", 0 0, L_000002bf70441600;  1 drivers
v000002bf7040de90_0 .net *"_ivl_8", 0 0, L_000002bf704470f0;  1 drivers
v000002bf7040baf0_0 .net "ina", 31 0, v000002bf70413410_0;  alias, 1 drivers
v000002bf7040bb90_0 .net "inb", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf7040c1d0_0 .net "inc", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7040bff0_0 .net "ind", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf7040bd70_0 .net "out", 31 0, L_000002bf7045c310;  alias, 1 drivers
v000002bf7040c590_0 .net "s0", 31 0, L_000002bf70447010;  1 drivers
v000002bf7040beb0_0 .net "s1", 31 0, L_000002bf70447160;  1 drivers
v000002bf7040c630_0 .net "s2", 31 0, L_000002bf70381f40;  1 drivers
v000002bf7040c6d0_0 .net "s3", 31 0, L_000002bf7045c3f0;  1 drivers
v000002bf7040c770_0 .net "sel", 1 0, L_000002bf704448a0;  alias, 1 drivers
L_000002bf704412e0 .part L_000002bf704448a0, 1, 1;
LS_000002bf7043fda0_0_0 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_4 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_8 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_12 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_16 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_20 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_24 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_0_28 .concat [ 1 1 1 1], L_000002bf70447080, L_000002bf70447080, L_000002bf70447080, L_000002bf70447080;
LS_000002bf7043fda0_1_0 .concat [ 4 4 4 4], LS_000002bf7043fda0_0_0, LS_000002bf7043fda0_0_4, LS_000002bf7043fda0_0_8, LS_000002bf7043fda0_0_12;
LS_000002bf7043fda0_1_4 .concat [ 4 4 4 4], LS_000002bf7043fda0_0_16, LS_000002bf7043fda0_0_20, LS_000002bf7043fda0_0_24, LS_000002bf7043fda0_0_28;
L_000002bf7043fda0 .concat [ 16 16 0 0], LS_000002bf7043fda0_1_0, LS_000002bf7043fda0_1_4;
L_000002bf70441600 .part L_000002bf704448a0, 0, 1;
LS_000002bf70441ce0_0_0 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_4 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_8 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_12 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_16 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_20 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_24 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_0_28 .concat [ 1 1 1 1], L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0, L_000002bf704470f0;
LS_000002bf70441ce0_1_0 .concat [ 4 4 4 4], LS_000002bf70441ce0_0_0, LS_000002bf70441ce0_0_4, LS_000002bf70441ce0_0_8, LS_000002bf70441ce0_0_12;
LS_000002bf70441ce0_1_4 .concat [ 4 4 4 4], LS_000002bf70441ce0_0_16, LS_000002bf70441ce0_0_20, LS_000002bf70441ce0_0_24, LS_000002bf70441ce0_0_28;
L_000002bf70441ce0 .concat [ 16 16 0 0], LS_000002bf70441ce0_1_0, LS_000002bf70441ce0_1_4;
L_000002bf70441380 .part L_000002bf704448a0, 1, 1;
LS_000002bf70440a20_0_0 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_4 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_8 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_12 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_16 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_20 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_24 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_0_28 .concat [ 1 1 1 1], L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0, L_000002bf704472b0;
LS_000002bf70440a20_1_0 .concat [ 4 4 4 4], LS_000002bf70440a20_0_0, LS_000002bf70440a20_0_4, LS_000002bf70440a20_0_8, LS_000002bf70440a20_0_12;
LS_000002bf70440a20_1_4 .concat [ 4 4 4 4], LS_000002bf70440a20_0_16, LS_000002bf70440a20_0_20, LS_000002bf70440a20_0_24, LS_000002bf70440a20_0_28;
L_000002bf70440a20 .concat [ 16 16 0 0], LS_000002bf70440a20_1_0, LS_000002bf70440a20_1_4;
L_000002bf704402a0 .part L_000002bf704448a0, 0, 1;
LS_000002bf70441060_0_0 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_4 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_8 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_12 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_16 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_20 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_24 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_0_28 .concat [ 1 1 1 1], L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0, L_000002bf704402a0;
LS_000002bf70441060_1_0 .concat [ 4 4 4 4], LS_000002bf70441060_0_0, LS_000002bf70441060_0_4, LS_000002bf70441060_0_8, LS_000002bf70441060_0_12;
LS_000002bf70441060_1_4 .concat [ 4 4 4 4], LS_000002bf70441060_0_16, LS_000002bf70441060_0_20, LS_000002bf70441060_0_24, LS_000002bf70441060_0_28;
L_000002bf70441060 .concat [ 16 16 0 0], LS_000002bf70441060_1_0, LS_000002bf70441060_1_4;
L_000002bf70440160 .part L_000002bf704448a0, 1, 1;
LS_000002bf7043fa80_0_0 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_4 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_8 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_12 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_16 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_20 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_24 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_0_28 .concat [ 1 1 1 1], L_000002bf70440160, L_000002bf70440160, L_000002bf70440160, L_000002bf70440160;
LS_000002bf7043fa80_1_0 .concat [ 4 4 4 4], LS_000002bf7043fa80_0_0, LS_000002bf7043fa80_0_4, LS_000002bf7043fa80_0_8, LS_000002bf7043fa80_0_12;
LS_000002bf7043fa80_1_4 .concat [ 4 4 4 4], LS_000002bf7043fa80_0_16, LS_000002bf7043fa80_0_20, LS_000002bf7043fa80_0_24, LS_000002bf7043fa80_0_28;
L_000002bf7043fa80 .concat [ 16 16 0 0], LS_000002bf7043fa80_1_0, LS_000002bf7043fa80_1_4;
L_000002bf704400c0 .part L_000002bf704448a0, 0, 1;
LS_000002bf70441420_0_0 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_4 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_8 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_12 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_16 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_20 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_24 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_0_28 .concat [ 1 1 1 1], L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0, L_000002bf7045c2a0;
LS_000002bf70441420_1_0 .concat [ 4 4 4 4], LS_000002bf70441420_0_0, LS_000002bf70441420_0_4, LS_000002bf70441420_0_8, LS_000002bf70441420_0_12;
LS_000002bf70441420_1_4 .concat [ 4 4 4 4], LS_000002bf70441420_0_16, LS_000002bf70441420_0_20, LS_000002bf70441420_0_24, LS_000002bf70441420_0_28;
L_000002bf70441420 .concat [ 16 16 0 0], LS_000002bf70441420_1_0, LS_000002bf70441420_1_4;
L_000002bf70441560 .part L_000002bf704448a0, 1, 1;
LS_000002bf7043fbc0_0_0 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_4 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_8 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_12 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_16 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_20 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_24 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_0_28 .concat [ 1 1 1 1], L_000002bf70441560, L_000002bf70441560, L_000002bf70441560, L_000002bf70441560;
LS_000002bf7043fbc0_1_0 .concat [ 4 4 4 4], LS_000002bf7043fbc0_0_0, LS_000002bf7043fbc0_0_4, LS_000002bf7043fbc0_0_8, LS_000002bf7043fbc0_0_12;
LS_000002bf7043fbc0_1_4 .concat [ 4 4 4 4], LS_000002bf7043fbc0_0_16, LS_000002bf7043fbc0_0_20, LS_000002bf7043fbc0_0_24, LS_000002bf7043fbc0_0_28;
L_000002bf7043fbc0 .concat [ 16 16 0 0], LS_000002bf7043fbc0_1_0, LS_000002bf7043fbc0_1_4;
L_000002bf70440700 .part L_000002bf704448a0, 0, 1;
LS_000002bf70441f60_0_0 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_4 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_8 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_12 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_16 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_20 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_24 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_0_28 .concat [ 1 1 1 1], L_000002bf70440700, L_000002bf70440700, L_000002bf70440700, L_000002bf70440700;
LS_000002bf70441f60_1_0 .concat [ 4 4 4 4], LS_000002bf70441f60_0_0, LS_000002bf70441f60_0_4, LS_000002bf70441f60_0_8, LS_000002bf70441f60_0_12;
LS_000002bf70441f60_1_4 .concat [ 4 4 4 4], LS_000002bf70441f60_0_16, LS_000002bf70441f60_0_20, LS_000002bf70441f60_0_24, LS_000002bf70441f60_0_28;
L_000002bf70441f60 .concat [ 16 16 0 0], LS_000002bf70441f60_1_0, LS_000002bf70441f60_1_4;
S_000002bf7040ab70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bf7040a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf70447010 .functor AND 32, L_000002bf7043fda0, L_000002bf70441ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040b870_0 .net "in1", 31 0, L_000002bf7043fda0;  1 drivers
v000002bf7040ce50_0 .net "in2", 31 0, L_000002bf70441ce0;  1 drivers
v000002bf7040ddf0_0 .net "out", 31 0, L_000002bf70447010;  alias, 1 drivers
S_000002bf7040ae90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bf7040a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf70447160 .functor AND 32, L_000002bf70440a20, L_000002bf70441060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040d670_0 .net "in1", 31 0, L_000002bf70440a20;  1 drivers
v000002bf7040d490_0 .net "in2", 31 0, L_000002bf70441060;  1 drivers
v000002bf7040dd50_0 .net "out", 31 0, L_000002bf70447160;  alias, 1 drivers
S_000002bf7040b020 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bf7040a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf70381f40 .functor AND 32, L_000002bf7043fa80, L_000002bf70441420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040d530_0 .net "in1", 31 0, L_000002bf7043fa80;  1 drivers
v000002bf7040be10_0 .net "in2", 31 0, L_000002bf70441420;  1 drivers
v000002bf7040cbd0_0 .net "out", 31 0, L_000002bf70381f40;  alias, 1 drivers
S_000002bf7040a850 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bf7040a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf7045c3f0 .functor AND 32, L_000002bf7043fbc0, L_000002bf70441f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040c4f0_0 .net "in1", 31 0, L_000002bf7043fbc0;  1 drivers
v000002bf7040cc70_0 .net "in2", 31 0, L_000002bf70441f60;  1 drivers
v000002bf7040cd10_0 .net "out", 31 0, L_000002bf7045c3f0;  alias, 1 drivers
S_000002bf7040b4d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002bf7020ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002bf7038b340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002bf7045c850 .functor NOT 1, L_000002bf70441ba0, C4<0>, C4<0>, C4<0>;
L_000002bf7045b7b0 .functor NOT 1, L_000002bf704416a0, C4<0>, C4<0>, C4<0>;
L_000002bf7045c460 .functor NOT 1, L_000002bf70440840, C4<0>, C4<0>, C4<0>;
L_000002bf7045b900 .functor NOT 1, L_000002bf70441740, C4<0>, C4<0>, C4<0>;
L_000002bf7045d030 .functor AND 32, L_000002bf7045d260, v000002bf704135f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045caf0 .functor AND 32, L_000002bf7045c8c0, L_000002bf704c97c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045cee0 .functor OR 32, L_000002bf7045d030, L_000002bf7045caf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf7045c4d0 .functor AND 32, L_000002bf7045bac0, v000002bf70402ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045b890 .functor OR 32, L_000002bf7045cee0, L_000002bf7045c4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf7045b9e0 .functor AND 32, L_000002bf7045c380, L_000002bf70440020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045cbd0 .functor OR 32, L_000002bf7045b890, L_000002bf7045b9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf7040e2f0_0 .net *"_ivl_1", 0 0, L_000002bf70441ba0;  1 drivers
v000002bf7040e110_0 .net *"_ivl_13", 0 0, L_000002bf70440840;  1 drivers
v000002bf7040e390_0 .net *"_ivl_14", 0 0, L_000002bf7045c460;  1 drivers
v000002bf7040ed90_0 .net *"_ivl_19", 0 0, L_000002bf70441b00;  1 drivers
v000002bf7040ebb0_0 .net *"_ivl_2", 0 0, L_000002bf7045c850;  1 drivers
v000002bf7040ea70_0 .net *"_ivl_23", 0 0, L_000002bf70440e80;  1 drivers
v000002bf7040eb10_0 .net *"_ivl_27", 0 0, L_000002bf70441740;  1 drivers
v000002bf7040e750_0 .net *"_ivl_28", 0 0, L_000002bf7045b900;  1 drivers
v000002bf7040f290_0 .net *"_ivl_33", 0 0, L_000002bf7043fc60;  1 drivers
v000002bf7040e430_0 .net *"_ivl_37", 0 0, L_000002bf7043f8a0;  1 drivers
v000002bf7040f330_0 .net *"_ivl_40", 31 0, L_000002bf7045d030;  1 drivers
v000002bf7040e1b0_0 .net *"_ivl_42", 31 0, L_000002bf7045caf0;  1 drivers
v000002bf7040f010_0 .net *"_ivl_44", 31 0, L_000002bf7045cee0;  1 drivers
v000002bf7040e890_0 .net *"_ivl_46", 31 0, L_000002bf7045c4d0;  1 drivers
v000002bf7040f0b0_0 .net *"_ivl_48", 31 0, L_000002bf7045b890;  1 drivers
v000002bf7040ecf0_0 .net *"_ivl_50", 31 0, L_000002bf7045b9e0;  1 drivers
v000002bf7040e4d0_0 .net *"_ivl_7", 0 0, L_000002bf704416a0;  1 drivers
v000002bf7040f150_0 .net *"_ivl_8", 0 0, L_000002bf7045b7b0;  1 drivers
v000002bf7040f3d0_0 .net "ina", 31 0, v000002bf704135f0_0;  alias, 1 drivers
v000002bf7040f510_0 .net "inb", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf7040e250_0 .net "inc", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7040e570_0 .net "ind", 31 0, L_000002bf70440020;  alias, 1 drivers
v000002bf7040e610_0 .net "out", 31 0, L_000002bf7045cbd0;  alias, 1 drivers
v000002bf7040e6b0_0 .net "s0", 31 0, L_000002bf7045d260;  1 drivers
v000002bf7040e7f0_0 .net "s1", 31 0, L_000002bf7045c8c0;  1 drivers
v000002bf7040e930_0 .net "s2", 31 0, L_000002bf7045bac0;  1 drivers
v000002bf70413230_0 .net "s3", 31 0, L_000002bf7045c380;  1 drivers
v000002bf704128d0_0 .net "sel", 1 0, L_000002bf70444c60;  alias, 1 drivers
L_000002bf70441ba0 .part L_000002bf70444c60, 1, 1;
LS_000002bf704407a0_0_0 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_4 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_8 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_12 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_16 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_20 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_24 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_0_28 .concat [ 1 1 1 1], L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850, L_000002bf7045c850;
LS_000002bf704407a0_1_0 .concat [ 4 4 4 4], LS_000002bf704407a0_0_0, LS_000002bf704407a0_0_4, LS_000002bf704407a0_0_8, LS_000002bf704407a0_0_12;
LS_000002bf704407a0_1_4 .concat [ 4 4 4 4], LS_000002bf704407a0_0_16, LS_000002bf704407a0_0_20, LS_000002bf704407a0_0_24, LS_000002bf704407a0_0_28;
L_000002bf704407a0 .concat [ 16 16 0 0], LS_000002bf704407a0_1_0, LS_000002bf704407a0_1_4;
L_000002bf704416a0 .part L_000002bf70444c60, 0, 1;
LS_000002bf7043fe40_0_0 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_4 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_8 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_12 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_16 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_20 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_24 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_0_28 .concat [ 1 1 1 1], L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0, L_000002bf7045b7b0;
LS_000002bf7043fe40_1_0 .concat [ 4 4 4 4], LS_000002bf7043fe40_0_0, LS_000002bf7043fe40_0_4, LS_000002bf7043fe40_0_8, LS_000002bf7043fe40_0_12;
LS_000002bf7043fe40_1_4 .concat [ 4 4 4 4], LS_000002bf7043fe40_0_16, LS_000002bf7043fe40_0_20, LS_000002bf7043fe40_0_24, LS_000002bf7043fe40_0_28;
L_000002bf7043fe40 .concat [ 16 16 0 0], LS_000002bf7043fe40_1_0, LS_000002bf7043fe40_1_4;
L_000002bf70440840 .part L_000002bf70444c60, 1, 1;
LS_000002bf70440b60_0_0 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_4 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_8 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_12 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_16 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_20 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_24 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_0_28 .concat [ 1 1 1 1], L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460, L_000002bf7045c460;
LS_000002bf70440b60_1_0 .concat [ 4 4 4 4], LS_000002bf70440b60_0_0, LS_000002bf70440b60_0_4, LS_000002bf70440b60_0_8, LS_000002bf70440b60_0_12;
LS_000002bf70440b60_1_4 .concat [ 4 4 4 4], LS_000002bf70440b60_0_16, LS_000002bf70440b60_0_20, LS_000002bf70440b60_0_24, LS_000002bf70440b60_0_28;
L_000002bf70440b60 .concat [ 16 16 0 0], LS_000002bf70440b60_1_0, LS_000002bf70440b60_1_4;
L_000002bf70441b00 .part L_000002bf70444c60, 0, 1;
LS_000002bf7043f800_0_0 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_4 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_8 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_12 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_16 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_20 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_24 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_0_28 .concat [ 1 1 1 1], L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00, L_000002bf70441b00;
LS_000002bf7043f800_1_0 .concat [ 4 4 4 4], LS_000002bf7043f800_0_0, LS_000002bf7043f800_0_4, LS_000002bf7043f800_0_8, LS_000002bf7043f800_0_12;
LS_000002bf7043f800_1_4 .concat [ 4 4 4 4], LS_000002bf7043f800_0_16, LS_000002bf7043f800_0_20, LS_000002bf7043f800_0_24, LS_000002bf7043f800_0_28;
L_000002bf7043f800 .concat [ 16 16 0 0], LS_000002bf7043f800_1_0, LS_000002bf7043f800_1_4;
L_000002bf70440e80 .part L_000002bf70444c60, 1, 1;
LS_000002bf704403e0_0_0 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_4 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_8 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_12 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_16 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_20 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_24 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_0_28 .concat [ 1 1 1 1], L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80, L_000002bf70440e80;
LS_000002bf704403e0_1_0 .concat [ 4 4 4 4], LS_000002bf704403e0_0_0, LS_000002bf704403e0_0_4, LS_000002bf704403e0_0_8, LS_000002bf704403e0_0_12;
LS_000002bf704403e0_1_4 .concat [ 4 4 4 4], LS_000002bf704403e0_0_16, LS_000002bf704403e0_0_20, LS_000002bf704403e0_0_24, LS_000002bf704403e0_0_28;
L_000002bf704403e0 .concat [ 16 16 0 0], LS_000002bf704403e0_1_0, LS_000002bf704403e0_1_4;
L_000002bf70441740 .part L_000002bf70444c60, 0, 1;
LS_000002bf70441d80_0_0 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_4 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_8 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_12 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_16 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_20 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_24 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_0_28 .concat [ 1 1 1 1], L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900, L_000002bf7045b900;
LS_000002bf70441d80_1_0 .concat [ 4 4 4 4], LS_000002bf70441d80_0_0, LS_000002bf70441d80_0_4, LS_000002bf70441d80_0_8, LS_000002bf70441d80_0_12;
LS_000002bf70441d80_1_4 .concat [ 4 4 4 4], LS_000002bf70441d80_0_16, LS_000002bf70441d80_0_20, LS_000002bf70441d80_0_24, LS_000002bf70441d80_0_28;
L_000002bf70441d80 .concat [ 16 16 0 0], LS_000002bf70441d80_1_0, LS_000002bf70441d80_1_4;
L_000002bf7043fc60 .part L_000002bf70444c60, 1, 1;
LS_000002bf70441880_0_0 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_4 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_8 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_12 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_16 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_20 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_24 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_0_28 .concat [ 1 1 1 1], L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60, L_000002bf7043fc60;
LS_000002bf70441880_1_0 .concat [ 4 4 4 4], LS_000002bf70441880_0_0, LS_000002bf70441880_0_4, LS_000002bf70441880_0_8, LS_000002bf70441880_0_12;
LS_000002bf70441880_1_4 .concat [ 4 4 4 4], LS_000002bf70441880_0_16, LS_000002bf70441880_0_20, LS_000002bf70441880_0_24, LS_000002bf70441880_0_28;
L_000002bf70441880 .concat [ 16 16 0 0], LS_000002bf70441880_1_0, LS_000002bf70441880_1_4;
L_000002bf7043f8a0 .part L_000002bf70444c60, 0, 1;
LS_000002bf70440520_0_0 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_4 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_8 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_12 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_16 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_20 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_24 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_0_28 .concat [ 1 1 1 1], L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0, L_000002bf7043f8a0;
LS_000002bf70440520_1_0 .concat [ 4 4 4 4], LS_000002bf70440520_0_0, LS_000002bf70440520_0_4, LS_000002bf70440520_0_8, LS_000002bf70440520_0_12;
LS_000002bf70440520_1_4 .concat [ 4 4 4 4], LS_000002bf70440520_0_16, LS_000002bf70440520_0_20, LS_000002bf70440520_0_24, LS_000002bf70440520_0_28;
L_000002bf70440520 .concat [ 16 16 0 0], LS_000002bf70440520_1_0, LS_000002bf70440520_1_4;
S_000002bf7040b1b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002bf7040b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf7045d260 .functor AND 32, L_000002bf704407a0, L_000002bf7043fe40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040c810_0 .net "in1", 31 0, L_000002bf704407a0;  1 drivers
v000002bf7040f470_0 .net "in2", 31 0, L_000002bf7043fe40;  1 drivers
v000002bf7040f5b0_0 .net "out", 31 0, L_000002bf7045d260;  alias, 1 drivers
S_000002bf7040b340 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002bf7040b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf7045c8c0 .functor AND 32, L_000002bf70440b60, L_000002bf7043f800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040ec50_0 .net "in1", 31 0, L_000002bf70440b60;  1 drivers
v000002bf7040ee30_0 .net "in2", 31 0, L_000002bf7043f800;  1 drivers
v000002bf7040eed0_0 .net "out", 31 0, L_000002bf7045c8c0;  alias, 1 drivers
S_000002bf7040ad00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002bf7040b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf7045bac0 .functor AND 32, L_000002bf704403e0, L_000002bf70441d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040e9d0_0 .net "in1", 31 0, L_000002bf704403e0;  1 drivers
v000002bf7040f6f0_0 .net "in2", 31 0, L_000002bf70441d80;  1 drivers
v000002bf7040e070_0 .net "out", 31 0, L_000002bf7045bac0;  alias, 1 drivers
S_000002bf704109a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002bf7040b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002bf7045c380 .functor AND 32, L_000002bf70441880, L_000002bf70440520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002bf7040f650_0 .net "in1", 31 0, L_000002bf70441880;  1 drivers
v000002bf7040ef70_0 .net "in2", 31 0, L_000002bf70440520;  1 drivers
v000002bf7040f1f0_0 .net "out", 31 0, L_000002bf7045c380;  alias, 1 drivers
S_000002bf70410040 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002bf70415840 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf70415878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf704158b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf704158e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf70415920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf70415958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf70415990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf704159c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf70415a00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf70415a38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf70415a70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf70415aa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf70415ae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf70415b18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf70415b50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf70415b88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf70415bc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf70415bf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf70415c30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf70415c68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf70415ca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf70415cd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf70415d10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf70415d48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf70415d80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf70413f50_0 .var "EX1_PC", 31 0;
v000002bf704130f0_0 .var "EX1_PFC", 31 0;
v000002bf70413410_0 .var "EX1_forward_to_B", 31 0;
v000002bf704134b0_0 .var "EX1_is_beq", 0 0;
v000002bf70412290_0 .var "EX1_is_bne", 0 0;
v000002bf70413b90_0 .var "EX1_is_jal", 0 0;
v000002bf70412ab0_0 .var "EX1_is_jr", 0 0;
v000002bf70413d70_0 .var "EX1_is_oper2_immed", 0 0;
v000002bf70412830_0 .var "EX1_memread", 0 0;
v000002bf704119d0_0 .var "EX1_memwrite", 0 0;
v000002bf70413ff0_0 .var "EX1_opcode", 11 0;
v000002bf70412d30_0 .var "EX1_predicted", 0 0;
v000002bf70413c30_0 .var "EX1_rd_ind", 4 0;
v000002bf704139b0_0 .var "EX1_rd_indzero", 0 0;
v000002bf70412010_0 .var "EX1_regwrite", 0 0;
v000002bf70413550_0 .var "EX1_rs1", 31 0;
v000002bf704121f0_0 .var "EX1_rs1_ind", 4 0;
v000002bf704135f0_0 .var "EX1_rs2", 31 0;
v000002bf704137d0_0 .var "EX1_rs2_ind", 4 0;
v000002bf70411ed0_0 .net "FLUSH", 0 0, v000002bf70417fc0_0;  alias, 1 drivers
v000002bf70413a50_0 .net "ID_PC", 31 0, v000002bf7041e140_0;  alias, 1 drivers
v000002bf70413870_0 .net "ID_PFC_to_EX", 31 0, L_000002bf7043d5a0;  alias, 1 drivers
v000002bf70413cd0_0 .net "ID_forward_to_B", 31 0, L_000002bf7043ed60;  alias, 1 drivers
v000002bf70412970_0 .net "ID_is_beq", 0 0, L_000002bf7043f300;  alias, 1 drivers
v000002bf704123d0_0 .net "ID_is_bne", 0 0, L_000002bf7043df00;  alias, 1 drivers
v000002bf70411930_0 .net "ID_is_jal", 0 0, L_000002bf7043e0e0;  alias, 1 drivers
v000002bf70413690_0 .net "ID_is_jr", 0 0, L_000002bf7043f440;  alias, 1 drivers
v000002bf70412dd0_0 .net "ID_is_oper2_immed", 0 0, L_000002bf70445cd0;  alias, 1 drivers
v000002bf70413910_0 .net "ID_memread", 0 0, L_000002bf7043e400;  alias, 1 drivers
v000002bf704120b0_0 .net "ID_memwrite", 0 0, L_000002bf7043dfa0;  alias, 1 drivers
v000002bf70412e70_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
v000002bf70413eb0_0 .net "ID_predicted", 0 0, v000002bf704169e0_0;  alias, 1 drivers
v000002bf704126f0_0 .net "ID_rd_ind", 4 0, v000002bf70432430_0;  alias, 1 drivers
v000002bf70411890_0 .net "ID_rd_indzero", 0 0, L_000002bf7043e2c0;  1 drivers
v000002bf70411a70_0 .net "ID_regwrite", 0 0, L_000002bf7043db40;  alias, 1 drivers
v000002bf70411b10_0 .net "ID_rs1", 31 0, v000002bf7041b8a0_0;  alias, 1 drivers
v000002bf70411c50_0 .net "ID_rs1_ind", 4 0, v000002bf70432570_0;  alias, 1 drivers
v000002bf70411bb0_0 .net "ID_rs2", 31 0, v000002bf7041c700_0;  alias, 1 drivers
v000002bf70412470_0 .net "ID_rs2_ind", 4 0, v000002bf704327f0_0;  alias, 1 drivers
v000002bf70412510_0 .net "clk", 0 0, L_000002bf70446210;  1 drivers
v000002bf70411cf0_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038b780 .event posedge, v000002bf70404650_0, v000002bf70412510_0;
S_000002bf70411620 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002bf70415dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf70415df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf70415e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf70415e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf70415ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf70415ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf70415f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf70415f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf70415f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf70415fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf70415ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf70416028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf70416060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf70416098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf704160d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf70416108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf70416140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf70416178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf704161b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf704161e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf70416220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf70416258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf70416290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf704162c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf70416300 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf704125b0_0 .net "EX1_ALU_OPER1", 31 0, L_000002bf70447320;  alias, 1 drivers
v000002bf70412bf0_0 .net "EX1_ALU_OPER2", 31 0, L_000002bf7045c310;  alias, 1 drivers
v000002bf70411d90_0 .net "EX1_PC", 31 0, v000002bf70413f50_0;  alias, 1 drivers
v000002bf70412650_0 .net "EX1_PFC_to_IF", 31 0, L_000002bf7043f940;  alias, 1 drivers
v000002bf70412c90_0 .net "EX1_forward_to_B", 31 0, v000002bf70413410_0;  alias, 1 drivers
v000002bf704155d0_0 .net "EX1_is_beq", 0 0, v000002bf704134b0_0;  alias, 1 drivers
v000002bf70414b30_0 .net "EX1_is_bne", 0 0, v000002bf70412290_0;  alias, 1 drivers
v000002bf70415670_0 .net "EX1_is_jal", 0 0, v000002bf70413b90_0;  alias, 1 drivers
v000002bf704149f0_0 .net "EX1_is_jr", 0 0, v000002bf70412ab0_0;  alias, 1 drivers
v000002bf70414630_0 .net "EX1_is_oper2_immed", 0 0, v000002bf70413d70_0;  alias, 1 drivers
v000002bf70414090_0 .net "EX1_memread", 0 0, v000002bf70412830_0;  alias, 1 drivers
v000002bf704146d0_0 .net "EX1_memwrite", 0 0, v000002bf704119d0_0;  alias, 1 drivers
v000002bf70414c70_0 .net "EX1_opcode", 11 0, v000002bf70413ff0_0;  alias, 1 drivers
v000002bf70414310_0 .net "EX1_predicted", 0 0, v000002bf70412d30_0;  alias, 1 drivers
v000002bf70414f90_0 .net "EX1_rd_ind", 4 0, v000002bf70413c30_0;  alias, 1 drivers
v000002bf70414db0_0 .net "EX1_rd_indzero", 0 0, v000002bf704139b0_0;  alias, 1 drivers
v000002bf70414770_0 .net "EX1_regwrite", 0 0, v000002bf70412010_0;  alias, 1 drivers
v000002bf70414d10_0 .net "EX1_rs1", 31 0, v000002bf70413550_0;  alias, 1 drivers
v000002bf70414bd0_0 .net "EX1_rs1_ind", 4 0, v000002bf704121f0_0;  alias, 1 drivers
v000002bf704153f0_0 .net "EX1_rs2_ind", 4 0, v000002bf704137d0_0;  alias, 1 drivers
v000002bf70414e50_0 .net "EX1_rs2_out", 31 0, L_000002bf7045cbd0;  alias, 1 drivers
v000002bf704144f0_0 .var "EX2_ALU_OPER1", 31 0;
v000002bf70414ef0_0 .var "EX2_ALU_OPER2", 31 0;
v000002bf70415030_0 .var "EX2_PC", 31 0;
v000002bf70415710_0 .var "EX2_PFC_to_IF", 31 0;
v000002bf704143b0_0 .var "EX2_forward_to_B", 31 0;
v000002bf704150d0_0 .var "EX2_is_beq", 0 0;
v000002bf70415530_0 .var "EX2_is_bne", 0 0;
v000002bf70415170_0 .var "EX2_is_jal", 0 0;
v000002bf70415490_0 .var "EX2_is_jr", 0 0;
v000002bf70414a90_0 .var "EX2_is_oper2_immed", 0 0;
v000002bf704152b0_0 .var "EX2_memread", 0 0;
v000002bf70415210_0 .var "EX2_memwrite", 0 0;
v000002bf70414810_0 .var "EX2_opcode", 11 0;
v000002bf70415350_0 .var "EX2_predicted", 0 0;
v000002bf70414590_0 .var "EX2_rd_ind", 4 0;
v000002bf70414270_0 .var "EX2_rd_indzero", 0 0;
v000002bf70414130_0 .var "EX2_regwrite", 0 0;
v000002bf704141d0_0 .var "EX2_rs1", 31 0;
v000002bf70414450_0 .var "EX2_rs1_ind", 4 0;
v000002bf704148b0_0 .var "EX2_rs2_ind", 4 0;
v000002bf70414950_0 .var "EX2_rs2_out", 31 0;
v000002bf70417d40_0 .net "FLUSH", 0 0, v000002bf704182e0_0;  alias, 1 drivers
v000002bf70416b20_0 .net "clk", 0 0, L_000002bf7045c000;  1 drivers
v000002bf70418060_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038afc0 .event posedge, v000002bf70404650_0, v000002bf70416b20_0;
S_000002bf704101d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002bf7041e350 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf7041e388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf7041e3c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf7041e3f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf7041e430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7041e468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7041e4a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7041e4d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7041e510 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7041e548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7041e580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7041e5b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7041e5f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7041e628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7041e660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7041e698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7041e6d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7041e708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7041e740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7041e778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7041e7b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7041e7e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7041e820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7041e858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7041e890 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bf70445640 .functor OR 1, L_000002bf7043f300, L_000002bf7043df00, C4<0>, C4<0>;
L_000002bf70446590 .functor AND 1, L_000002bf70445640, L_000002bf70445db0, C4<1>, C4<1>;
L_000002bf70445e90 .functor OR 1, L_000002bf7043f300, L_000002bf7043df00, C4<0>, C4<0>;
L_000002bf704469f0 .functor AND 1, L_000002bf70445e90, L_000002bf70445db0, C4<1>, C4<1>;
L_000002bf70446440 .functor OR 1, L_000002bf7043f300, L_000002bf7043df00, C4<0>, C4<0>;
L_000002bf704454f0 .functor AND 1, L_000002bf70446440, v000002bf704169e0_0, C4<1>, C4<1>;
v000002bf7041ba80_0 .net "EX1_memread", 0 0, v000002bf70412830_0;  alias, 1 drivers
v000002bf7041d600_0 .net "EX1_opcode", 11 0, v000002bf70413ff0_0;  alias, 1 drivers
v000002bf7041bbc0_0 .net "EX1_rd_ind", 4 0, v000002bf70413c30_0;  alias, 1 drivers
v000002bf7041cc00_0 .net "EX1_rd_indzero", 0 0, v000002bf704139b0_0;  alias, 1 drivers
v000002bf7041d880_0 .net "EX2_memread", 0 0, v000002bf704152b0_0;  alias, 1 drivers
v000002bf7041d920_0 .net "EX2_opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
v000002bf7041bf80_0 .net "EX2_rd_ind", 4 0, v000002bf70414590_0;  alias, 1 drivers
v000002bf7041cd40_0 .net "EX2_rd_indzero", 0 0, v000002bf70414270_0;  alias, 1 drivers
v000002bf7041b440_0 .net "ID_EX1_flush", 0 0, v000002bf70417fc0_0;  alias, 1 drivers
v000002bf7041c0c0_0 .net "ID_EX2_flush", 0 0, v000002bf704182e0_0;  alias, 1 drivers
v000002bf7041b3a0_0 .net "ID_is_beq", 0 0, L_000002bf7043f300;  alias, 1 drivers
v000002bf7041c660_0 .net "ID_is_bne", 0 0, L_000002bf7043df00;  alias, 1 drivers
v000002bf7041d240_0 .net "ID_is_j", 0 0, L_000002bf7043f620;  alias, 1 drivers
v000002bf7041d9c0_0 .net "ID_is_jal", 0 0, L_000002bf7043e0e0;  alias, 1 drivers
v000002bf7041d060_0 .net "ID_is_jr", 0 0, L_000002bf7043f440;  alias, 1 drivers
v000002bf7041d380_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
v000002bf7041c7a0_0 .net "ID_rs1_ind", 4 0, v000002bf70432570_0;  alias, 1 drivers
v000002bf7041d6a0_0 .net "ID_rs2_ind", 4 0, v000002bf704327f0_0;  alias, 1 drivers
v000002bf7041cac0_0 .net "IF_ID_flush", 0 0, v000002bf7041ac20_0;  alias, 1 drivers
v000002bf7041db00_0 .net "IF_ID_write", 0 0, v000002bf70419f00_0;  alias, 1 drivers
v000002bf7041c840_0 .net "PC_src", 2 0, L_000002bf7043d780;  alias, 1 drivers
v000002bf7041cb60_0 .net "PFC_to_EX", 31 0, L_000002bf7043d5a0;  alias, 1 drivers
v000002bf7041b940_0 .net "PFC_to_IF", 31 0, L_000002bf7043ef40;  alias, 1 drivers
v000002bf7041bc60_0 .net "WB_rd_ind", 4 0, v000002bf7042e790_0;  alias, 1 drivers
v000002bf7041ca20_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  alias, 1 drivers
v000002bf7041d2e0_0 .net *"_ivl_11", 0 0, L_000002bf704469f0;  1 drivers
v000002bf7041c200_0 .net *"_ivl_13", 9 0, L_000002bf7043ea40;  1 drivers
v000002bf7041b4e0_0 .net *"_ivl_15", 9 0, L_000002bf7043d000;  1 drivers
v000002bf7041be40_0 .net *"_ivl_16", 9 0, L_000002bf7043e540;  1 drivers
v000002bf7041b580_0 .net *"_ivl_19", 9 0, L_000002bf7043dbe0;  1 drivers
v000002bf7041b620_0 .net *"_ivl_20", 9 0, L_000002bf7043ecc0;  1 drivers
v000002bf7041d420_0 .net *"_ivl_25", 0 0, L_000002bf70446440;  1 drivers
v000002bf7041bda0_0 .net *"_ivl_27", 0 0, L_000002bf704454f0;  1 drivers
v000002bf7041bee0_0 .net *"_ivl_29", 9 0, L_000002bf7043f580;  1 drivers
v000002bf7041b760_0 .net *"_ivl_3", 0 0, L_000002bf70445640;  1 drivers
L_000002bf704601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002bf7041c160_0 .net/2u *"_ivl_30", 9 0, L_000002bf704601f0;  1 drivers
v000002bf7041bd00_0 .net *"_ivl_32", 9 0, L_000002bf7043e680;  1 drivers
v000002bf7041d560_0 .net *"_ivl_35", 9 0, L_000002bf7043ee00;  1 drivers
v000002bf7041b800_0 .net *"_ivl_37", 9 0, L_000002bf7043e720;  1 drivers
v000002bf7041b9e0_0 .net *"_ivl_38", 9 0, L_000002bf7043eae0;  1 drivers
v000002bf7041cfc0_0 .net *"_ivl_40", 9 0, L_000002bf7043eea0;  1 drivers
L_000002bf70460238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041c3e0_0 .net/2s *"_ivl_45", 21 0, L_000002bf70460238;  1 drivers
L_000002bf70460280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041c020_0 .net/2s *"_ivl_50", 21 0, L_000002bf70460280;  1 drivers
v000002bf7041c2a0_0 .net *"_ivl_9", 0 0, L_000002bf70445e90;  1 drivers
v000002bf7041c340_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7041c5c0_0 .net "forward_to_B", 31 0, L_000002bf7043ed60;  alias, 1 drivers
v000002bf7041c8e0_0 .net "imm", 31 0, v000002bf704196e0_0;  1 drivers
v000002bf7041cca0_0 .net "inst", 31 0, v000002bf7041e0a0_0;  alias, 1 drivers
v000002bf7041c980_0 .net "is_branch_and_taken", 0 0, L_000002bf70446590;  alias, 1 drivers
v000002bf7041cde0_0 .net "is_oper2_immed", 0 0, L_000002bf70445cd0;  alias, 1 drivers
v000002bf7041ce80_0 .net "mem_read", 0 0, L_000002bf7043e400;  alias, 1 drivers
v000002bf7041cf20_0 .net "mem_write", 0 0, L_000002bf7043dfa0;  alias, 1 drivers
v000002bf7041e280_0 .net "pc", 31 0, v000002bf7041e140_0;  alias, 1 drivers
v000002bf7041dc40_0 .net "pc_write", 0 0, v000002bf7041a040_0;  alias, 1 drivers
v000002bf7041de20_0 .net "predicted", 0 0, L_000002bf70445db0;  1 drivers
v000002bf7041dce0_0 .net "predicted_to_EX", 0 0, v000002bf704169e0_0;  alias, 1 drivers
v000002bf7041dd80_0 .net "reg_write", 0 0, L_000002bf7043db40;  alias, 1 drivers
v000002bf7041dba0_0 .net "reg_write_from_wb", 0 0, v000002bf7042d9d0_0;  alias, 1 drivers
v000002bf7041df60_0 .net "rs1", 31 0, v000002bf7041b8a0_0;  alias, 1 drivers
v000002bf7041dec0_0 .net "rs2", 31 0, v000002bf7041c700_0;  alias, 1 drivers
v000002bf7041e1e0_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
v000002bf7041e000_0 .net "wr_reg_data", 31 0, L_000002bf704c97c0;  alias, 1 drivers
L_000002bf7043ed60 .functor MUXZ 32, v000002bf7041c700_0, v000002bf704196e0_0, L_000002bf70445cd0, C4<>;
L_000002bf7043ea40 .part v000002bf7041e140_0, 0, 10;
L_000002bf7043d000 .part v000002bf7041e0a0_0, 0, 10;
L_000002bf7043e540 .arith/sum 10, L_000002bf7043ea40, L_000002bf7043d000;
L_000002bf7043dbe0 .part v000002bf7041e0a0_0, 0, 10;
L_000002bf7043ecc0 .functor MUXZ 10, L_000002bf7043dbe0, L_000002bf7043e540, L_000002bf704469f0, C4<>;
L_000002bf7043f580 .part v000002bf7041e140_0, 0, 10;
L_000002bf7043e680 .arith/sum 10, L_000002bf7043f580, L_000002bf704601f0;
L_000002bf7043ee00 .part v000002bf7041e140_0, 0, 10;
L_000002bf7043e720 .part v000002bf7041e0a0_0, 0, 10;
L_000002bf7043eae0 .arith/sum 10, L_000002bf7043ee00, L_000002bf7043e720;
L_000002bf7043eea0 .functor MUXZ 10, L_000002bf7043eae0, L_000002bf7043e680, L_000002bf704454f0, C4<>;
L_000002bf7043ef40 .concat8 [ 10 22 0 0], L_000002bf7043ecc0, L_000002bf70460238;
L_000002bf7043d5a0 .concat8 [ 10 22 0 0], L_000002bf7043eea0, L_000002bf70460280;
S_000002bf70411490 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002bf704101d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002bf7041e8d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf7041e908 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf7041e940 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf7041e978 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf7041e9b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7041e9e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7041ea20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7041ea58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7041ea90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7041eac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7041eb00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7041eb38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7041eb70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7041eba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7041ebe0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7041ec18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7041ec50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7041ec88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7041ecc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7041ecf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7041ed30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7041ed68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7041eda0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7041edd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7041ee10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bf70446750 .functor OR 1, L_000002bf70445db0, L_000002bf7043e7c0, C4<0>, C4<0>;
L_000002bf704456b0 .functor OR 1, L_000002bf70446750, L_000002bf7043ec20, C4<0>, C4<0>;
v000002bf70418560_0 .net "EX1_opcode", 11 0, v000002bf70413ff0_0;  alias, 1 drivers
v000002bf70416bc0_0 .net "EX2_opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
v000002bf704168a0_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
v000002bf70417700_0 .net "PC_src", 2 0, L_000002bf7043d780;  alias, 1 drivers
v000002bf70417e80_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  alias, 1 drivers
L_000002bf704603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002bf70418100_0 .net/2u *"_ivl_0", 2 0, L_000002bf704603e8;  1 drivers
v000002bf704173e0_0 .net *"_ivl_10", 0 0, L_000002bf7043f120;  1 drivers
L_000002bf70460508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002bf704181a0_0 .net/2u *"_ivl_12", 2 0, L_000002bf70460508;  1 drivers
L_000002bf70460550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418b00_0 .net/2u *"_ivl_14", 11 0, L_000002bf70460550;  1 drivers
v000002bf704177a0_0 .net *"_ivl_16", 0 0, L_000002bf7043e7c0;  1 drivers
v000002bf70418740_0 .net *"_ivl_19", 0 0, L_000002bf70446750;  1 drivers
L_000002bf70460430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418240_0 .net/2u *"_ivl_2", 11 0, L_000002bf70460430;  1 drivers
L_000002bf70460598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002bf70416a80_0 .net/2u *"_ivl_20", 11 0, L_000002bf70460598;  1 drivers
v000002bf704187e0_0 .net *"_ivl_22", 0 0, L_000002bf7043ec20;  1 drivers
v000002bf70416da0_0 .net *"_ivl_25", 0 0, L_000002bf704456b0;  1 drivers
L_000002bf704605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002bf704186a0_0 .net/2u *"_ivl_26", 2 0, L_000002bf704605e0;  1 drivers
L_000002bf70460628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002bf70417c00_0 .net/2u *"_ivl_28", 2 0, L_000002bf70460628;  1 drivers
v000002bf70416e40_0 .net *"_ivl_30", 2 0, L_000002bf7043d140;  1 drivers
v000002bf70416760_0 .net *"_ivl_32", 2 0, L_000002bf7043d1e0;  1 drivers
v000002bf704178e0_0 .net *"_ivl_34", 2 0, L_000002bf7043d280;  1 drivers
v000002bf70417ac0_0 .net *"_ivl_4", 0 0, L_000002bf7043de60;  1 drivers
L_000002bf70460478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002bf70418880_0 .net/2u *"_ivl_6", 2 0, L_000002bf70460478;  1 drivers
L_000002bf704604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bf70417f20_0 .net/2u *"_ivl_8", 11 0, L_000002bf704604c0;  1 drivers
v000002bf70416ee0_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf704170c0_0 .net "predicted", 0 0, L_000002bf70445db0;  alias, 1 drivers
v000002bf70417020_0 .net "predicted_to_EX", 0 0, v000002bf704169e0_0;  alias, 1 drivers
v000002bf70417980_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
v000002bf70417520_0 .net "state", 1 0, v000002bf704166c0_0;  1 drivers
L_000002bf7043de60 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460430;
L_000002bf7043f120 .cmp/eq 12, v000002bf70413ff0_0, L_000002bf704604c0;
L_000002bf7043e7c0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460550;
L_000002bf7043ec20 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460598;
L_000002bf7043d140 .functor MUXZ 3, L_000002bf70460628, L_000002bf704605e0, L_000002bf704456b0, C4<>;
L_000002bf7043d1e0 .functor MUXZ 3, L_000002bf7043d140, L_000002bf70460508, L_000002bf7043f120, C4<>;
L_000002bf7043d280 .functor MUXZ 3, L_000002bf7043d1e0, L_000002bf70460478, L_000002bf7043de60, C4<>;
L_000002bf7043d780 .functor MUXZ 3, L_000002bf7043d280, L_000002bf704603e8, L_000002bf7045d420, C4<>;
S_000002bf70410680 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002bf70411490;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002bf7041ee50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf7041ee88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf7041eec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf7041eef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf7041ef30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7041ef68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7041efa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7041efd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7041f010 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7041f048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7041f080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7041f0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7041f0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7041f128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7041f160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7041f198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7041f1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7041f208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7041f240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7041f278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7041f2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7041f2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7041f320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7041f358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7041f390 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bf70446050 .functor OR 1, L_000002bf7043eb80, L_000002bf7043f080, C4<0>, C4<0>;
L_000002bf70446e50 .functor OR 1, L_000002bf7043d0a0, L_000002bf7043f4e0, C4<0>, C4<0>;
L_000002bf70445560 .functor AND 1, L_000002bf70446050, L_000002bf70446e50, C4<1>, C4<1>;
L_000002bf704455d0 .functor NOT 1, L_000002bf70445560, C4<0>, C4<0>, C4<0>;
L_000002bf704466e0 .functor OR 1, v000002bf70442b40_0, L_000002bf704455d0, C4<0>, C4<0>;
L_000002bf70445db0 .functor NOT 1, L_000002bf704466e0, C4<0>, C4<0>, C4<0>;
v000002bf70417340_0 .net "EX_opcode", 11 0, v000002bf70414810_0;  alias, 1 drivers
v000002bf704163a0_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
v000002bf70417840_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  alias, 1 drivers
L_000002bf704602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bf70417a20_0 .net/2u *"_ivl_0", 11 0, L_000002bf704602c8;  1 drivers
L_000002bf70460358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002bf70416f80_0 .net/2u *"_ivl_10", 1 0, L_000002bf70460358;  1 drivers
v000002bf70416440_0 .net *"_ivl_12", 0 0, L_000002bf7043d0a0;  1 drivers
L_000002bf704603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002bf70416c60_0 .net/2u *"_ivl_14", 1 0, L_000002bf704603a0;  1 drivers
v000002bf704164e0_0 .net *"_ivl_16", 0 0, L_000002bf7043f4e0;  1 drivers
v000002bf70417660_0 .net *"_ivl_19", 0 0, L_000002bf70446e50;  1 drivers
v000002bf70416800_0 .net *"_ivl_2", 0 0, L_000002bf7043eb80;  1 drivers
v000002bf70416940_0 .net *"_ivl_21", 0 0, L_000002bf70445560;  1 drivers
v000002bf704184c0_0 .net *"_ivl_22", 0 0, L_000002bf704455d0;  1 drivers
v000002bf70417de0_0 .net *"_ivl_25", 0 0, L_000002bf704466e0;  1 drivers
L_000002bf70460310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418600_0 .net/2u *"_ivl_4", 11 0, L_000002bf70460310;  1 drivers
v000002bf704172a0_0 .net *"_ivl_6", 0 0, L_000002bf7043f080;  1 drivers
v000002bf70416d00_0 .net *"_ivl_9", 0 0, L_000002bf70446050;  1 drivers
v000002bf70416580_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf70416620_0 .net "predicted", 0 0, L_000002bf70445db0;  alias, 1 drivers
v000002bf704169e0_0 .var "predicted_to_EX", 0 0;
v000002bf70417200_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
v000002bf704166c0_0 .var "state", 1 0;
E_000002bf7038b280 .event posedge, v000002bf70416580_0, v000002bf70404650_0;
L_000002bf7043eb80 .cmp/eq 12, v000002bf70432890_0, L_000002bf704602c8;
L_000002bf7043f080 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460310;
L_000002bf7043d0a0 .cmp/eq 2, v000002bf704166c0_0, L_000002bf70460358;
L_000002bf7043f4e0 .cmp/eq 2, v000002bf704166c0_0, L_000002bf704603a0;
S_000002bf7040f870 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002bf704101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002bf704293f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf70429428 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf70429460 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf70429498 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf704294d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf70429508 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf70429540 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf70429578 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf704295b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf704295e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf70429620 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf70429658 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf70429690 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf704296c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf70429700 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf70429738 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf70429770 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf704297a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf704297e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf70429818 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf70429850 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf70429888 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf704298c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf704298f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf70429930 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf70417b60_0 .net "EX1_memread", 0 0, v000002bf70412830_0;  alias, 1 drivers
v000002bf70418a60_0 .net "EX1_rd_ind", 4 0, v000002bf70413c30_0;  alias, 1 drivers
v000002bf70418920_0 .net "EX1_rd_indzero", 0 0, v000002bf704139b0_0;  alias, 1 drivers
v000002bf70417160_0 .net "EX2_memread", 0 0, v000002bf704152b0_0;  alias, 1 drivers
v000002bf70417480_0 .net "EX2_rd_ind", 4 0, v000002bf70414590_0;  alias, 1 drivers
v000002bf704175c0_0 .net "EX2_rd_indzero", 0 0, v000002bf70414270_0;  alias, 1 drivers
v000002bf70417fc0_0 .var "ID_EX1_flush", 0 0;
v000002bf704182e0_0 .var "ID_EX2_flush", 0 0;
v000002bf70418380_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
v000002bf70418420_0 .net "ID_rs1_ind", 4 0, v000002bf70432570_0;  alias, 1 drivers
v000002bf704189c0_0 .net "ID_rs2_ind", 4 0, v000002bf704327f0_0;  alias, 1 drivers
v000002bf70419f00_0 .var "IF_ID_Write", 0 0;
v000002bf7041ac20_0 .var "IF_ID_flush", 0 0;
v000002bf7041a040_0 .var "PC_Write", 0 0;
v000002bf70419dc0_0 .net "Wrong_prediction", 0 0, L_000002bf7045d420;  alias, 1 drivers
E_000002bf7038a900/0 .event anyedge, v000002bf70408b60_0, v000002bf70412830_0, v000002bf704139b0_0, v000002bf70411c50_0;
E_000002bf7038a900/1 .event anyedge, v000002bf70413c30_0, v000002bf70412470_0, v000002bf70326680_0, v000002bf70414270_0;
E_000002bf7038a900/2 .event anyedge, v000002bf70403ed0_0, v000002bf70412e70_0;
E_000002bf7038a900 .event/or E_000002bf7038a900/0, E_000002bf7038a900/1, E_000002bf7038a900/2;
S_000002bf7040fa00 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002bf704101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002bf70429970 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf704299a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf704299e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf70429a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf70429a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf70429a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf70429ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf70429af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf70429b30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf70429b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf70429ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf70429bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf70429c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf70429c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf70429c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf70429cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf70429cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf70429d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf70429d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf70429d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf70429dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf70429e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf70429e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf70429e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf70429eb0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002bf704463d0 .functor OR 1, L_000002bf7043d8c0, L_000002bf7043e040, C4<0>, C4<0>;
L_000002bf70446520 .functor OR 1, L_000002bf704463d0, L_000002bf7043f3a0, C4<0>, C4<0>;
L_000002bf70445720 .functor OR 1, L_000002bf70446520, L_000002bf7043f260, C4<0>, C4<0>;
L_000002bf704467c0 .functor OR 1, L_000002bf70445720, L_000002bf7043d320, C4<0>, C4<0>;
L_000002bf70445bf0 .functor OR 1, L_000002bf704467c0, L_000002bf7043d960, C4<0>, C4<0>;
L_000002bf704461a0 .functor OR 1, L_000002bf70445bf0, L_000002bf7043e180, C4<0>, C4<0>;
L_000002bf704460c0 .functor OR 1, L_000002bf704461a0, L_000002bf7043f1c0, C4<0>, C4<0>;
L_000002bf70445cd0 .functor OR 1, L_000002bf704460c0, L_000002bf7043d3c0, C4<0>, C4<0>;
L_000002bf70446830 .functor OR 1, L_000002bf7043d640, L_000002bf7043d6e0, C4<0>, C4<0>;
L_000002bf70445800 .functor OR 1, L_000002bf70446830, L_000002bf7043da00, C4<0>, C4<0>;
L_000002bf704468a0 .functor OR 1, L_000002bf70445800, L_000002bf7043daa0, C4<0>, C4<0>;
L_000002bf70445870 .functor OR 1, L_000002bf704468a0, L_000002bf7043dc80, C4<0>, C4<0>;
v000002bf704195a0_0 .net "ID_opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
L_000002bf70460670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a5e0_0 .net/2u *"_ivl_0", 11 0, L_000002bf70460670;  1 drivers
L_000002bf70460700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418ec0_0 .net/2u *"_ivl_10", 11 0, L_000002bf70460700;  1 drivers
L_000002bf70460bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041ae00_0 .net/2u *"_ivl_102", 11 0, L_000002bf70460bc8;  1 drivers
L_000002bf70460c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bf704193c0_0 .net/2u *"_ivl_106", 11 0, L_000002bf70460c10;  1 drivers
v000002bf7041af40_0 .net *"_ivl_12", 0 0, L_000002bf7043f3a0;  1 drivers
v000002bf7041b120_0 .net *"_ivl_15", 0 0, L_000002bf70446520;  1 drivers
L_000002bf70460748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002bf70419780_0 .net/2u *"_ivl_16", 11 0, L_000002bf70460748;  1 drivers
v000002bf7041a860_0 .net *"_ivl_18", 0 0, L_000002bf7043f260;  1 drivers
v000002bf70419460_0 .net *"_ivl_2", 0 0, L_000002bf7043d8c0;  1 drivers
v000002bf70419be0_0 .net *"_ivl_21", 0 0, L_000002bf70445720;  1 drivers
L_000002bf70460790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a2c0_0 .net/2u *"_ivl_22", 11 0, L_000002bf70460790;  1 drivers
v000002bf7041aa40_0 .net *"_ivl_24", 0 0, L_000002bf7043d320;  1 drivers
v000002bf7041afe0_0 .net *"_ivl_27", 0 0, L_000002bf704467c0;  1 drivers
L_000002bf704607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a900_0 .net/2u *"_ivl_28", 11 0, L_000002bf704607d8;  1 drivers
v000002bf7041a9a0_0 .net *"_ivl_30", 0 0, L_000002bf7043d960;  1 drivers
v000002bf7041a4a0_0 .net *"_ivl_33", 0 0, L_000002bf70445bf0;  1 drivers
L_000002bf70460820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041b080_0 .net/2u *"_ivl_34", 11 0, L_000002bf70460820;  1 drivers
v000002bf7041b300_0 .net *"_ivl_36", 0 0, L_000002bf7043e180;  1 drivers
v000002bf70419e60_0 .net *"_ivl_39", 0 0, L_000002bf704461a0;  1 drivers
L_000002bf704606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a540_0 .net/2u *"_ivl_4", 11 0, L_000002bf704606b8;  1 drivers
L_000002bf70460868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002bf7041a0e0_0 .net/2u *"_ivl_40", 11 0, L_000002bf70460868;  1 drivers
v000002bf70419820_0 .net *"_ivl_42", 0 0, L_000002bf7043f1c0;  1 drivers
v000002bf70419000_0 .net *"_ivl_45", 0 0, L_000002bf704460c0;  1 drivers
L_000002bf704608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a220_0 .net/2u *"_ivl_46", 11 0, L_000002bf704608b0;  1 drivers
v000002bf70419640_0 .net *"_ivl_48", 0 0, L_000002bf7043d3c0;  1 drivers
L_000002bf704608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a360_0 .net/2u *"_ivl_52", 11 0, L_000002bf704608f8;  1 drivers
L_000002bf70460940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418ba0_0 .net/2u *"_ivl_56", 11 0, L_000002bf70460940;  1 drivers
v000002bf7041a400_0 .net *"_ivl_6", 0 0, L_000002bf7043e040;  1 drivers
L_000002bf70460988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bf7041b1c0_0 .net/2u *"_ivl_60", 11 0, L_000002bf70460988;  1 drivers
L_000002bf704609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041b260_0 .net/2u *"_ivl_64", 11 0, L_000002bf704609d0;  1 drivers
L_000002bf70460a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041aae0_0 .net/2u *"_ivl_68", 11 0, L_000002bf70460a18;  1 drivers
L_000002bf70460a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002bf70419fa0_0 .net/2u *"_ivl_72", 11 0, L_000002bf70460a60;  1 drivers
v000002bf7041a680_0 .net *"_ivl_74", 0 0, L_000002bf7043d640;  1 drivers
L_000002bf70460aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002bf70418d80_0 .net/2u *"_ivl_76", 11 0, L_000002bf70460aa8;  1 drivers
v000002bf7041a720_0 .net *"_ivl_78", 0 0, L_000002bf7043d6e0;  1 drivers
v000002bf70418c40_0 .net *"_ivl_81", 0 0, L_000002bf70446830;  1 drivers
L_000002bf70460af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041ab80_0 .net/2u *"_ivl_82", 11 0, L_000002bf70460af0;  1 drivers
v000002bf70418ce0_0 .net *"_ivl_84", 0 0, L_000002bf7043da00;  1 drivers
v000002bf70418e20_0 .net *"_ivl_87", 0 0, L_000002bf70445800;  1 drivers
L_000002bf70460b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002bf70419c80_0 .net/2u *"_ivl_88", 11 0, L_000002bf70460b38;  1 drivers
v000002bf70418f60_0 .net *"_ivl_9", 0 0, L_000002bf704463d0;  1 drivers
v000002bf70419d20_0 .net *"_ivl_90", 0 0, L_000002bf7043daa0;  1 drivers
v000002bf704190a0_0 .net *"_ivl_93", 0 0, L_000002bf704468a0;  1 drivers
L_000002bf70460b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002bf7041a7c0_0 .net/2u *"_ivl_94", 11 0, L_000002bf70460b80;  1 drivers
v000002bf7041a180_0 .net *"_ivl_96", 0 0, L_000002bf7043dc80;  1 drivers
v000002bf7041acc0_0 .net *"_ivl_99", 0 0, L_000002bf70445870;  1 drivers
v000002bf7041ad60_0 .net "is_beq", 0 0, L_000002bf7043f300;  alias, 1 drivers
v000002bf70419b40_0 .net "is_bne", 0 0, L_000002bf7043df00;  alias, 1 drivers
v000002bf7041aea0_0 .net "is_j", 0 0, L_000002bf7043f620;  alias, 1 drivers
v000002bf70419140_0 .net "is_jal", 0 0, L_000002bf7043e0e0;  alias, 1 drivers
v000002bf704191e0_0 .net "is_jr", 0 0, L_000002bf7043f440;  alias, 1 drivers
v000002bf704198c0_0 .net "is_oper2_immed", 0 0, L_000002bf70445cd0;  alias, 1 drivers
v000002bf70419280_0 .net "memread", 0 0, L_000002bf7043e400;  alias, 1 drivers
v000002bf70419320_0 .net "memwrite", 0 0, L_000002bf7043dfa0;  alias, 1 drivers
v000002bf70419500_0 .net "regwrite", 0 0, L_000002bf7043db40;  alias, 1 drivers
L_000002bf7043d8c0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460670;
L_000002bf7043e040 .cmp/eq 12, v000002bf70432890_0, L_000002bf704606b8;
L_000002bf7043f3a0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460700;
L_000002bf7043f260 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460748;
L_000002bf7043d320 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460790;
L_000002bf7043d960 .cmp/eq 12, v000002bf70432890_0, L_000002bf704607d8;
L_000002bf7043e180 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460820;
L_000002bf7043f1c0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460868;
L_000002bf7043d3c0 .cmp/eq 12, v000002bf70432890_0, L_000002bf704608b0;
L_000002bf7043f300 .cmp/eq 12, v000002bf70432890_0, L_000002bf704608f8;
L_000002bf7043df00 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460940;
L_000002bf7043f440 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460988;
L_000002bf7043e0e0 .cmp/eq 12, v000002bf70432890_0, L_000002bf704609d0;
L_000002bf7043f620 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460a18;
L_000002bf7043d640 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460a60;
L_000002bf7043d6e0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460aa8;
L_000002bf7043da00 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460af0;
L_000002bf7043daa0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460b38;
L_000002bf7043dc80 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460b80;
L_000002bf7043db40 .reduce/nor L_000002bf70445870;
L_000002bf7043e400 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460bc8;
L_000002bf7043dfa0 .cmp/eq 12, v000002bf70432890_0, L_000002bf70460c10;
S_000002bf7040fb90 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002bf704101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002bf70429ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf70429f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf70429f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf70429f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf70429fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7042a008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7042a040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7042a078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7042a0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7042a0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7042a120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7042a158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7042a190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7042a1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7042a200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7042a238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7042a270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7042a2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7042a2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7042a318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7042a350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7042a388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7042a3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7042a3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7042a430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf704196e0_0 .var "Immed", 31 0;
v000002bf70419960_0 .net "Inst", 31 0, v000002bf7041e0a0_0;  alias, 1 drivers
v000002bf70419a00_0 .net "opcode", 11 0, v000002bf70432890_0;  alias, 1 drivers
E_000002bf7038b200 .event anyedge, v000002bf70412e70_0, v000002bf70419960_0;
S_000002bf70411300 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002bf704101d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002bf7041b8a0_0 .var "Read_data1", 31 0;
v000002bf7041c700_0 .var "Read_data2", 31 0;
v000002bf7041bb20_0 .net "Read_reg1", 4 0, v000002bf70432570_0;  alias, 1 drivers
v000002bf7041c480_0 .net "Read_reg2", 4 0, v000002bf704327f0_0;  alias, 1 drivers
v000002bf7041d100_0 .net "Write_data", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf7041da60_0 .net "Write_en", 0 0, v000002bf7042d9d0_0;  alias, 1 drivers
v000002bf7041b6c0_0 .net "Write_reg", 4 0, v000002bf7042e790_0;  alias, 1 drivers
v000002bf7041d740_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7041d1a0_0 .var/i "i", 31 0;
v000002bf7041c520 .array "reg_file", 0 31, 31 0;
v000002bf7041d7e0_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038b840 .event posedge, v000002bf70416580_0;
S_000002bf7040fd20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002bf70411300;
 .timescale 0 0;
v000002bf7041d4c0_0 .var/i "i", 31 0;
S_000002bf7040feb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002bf7042a470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf7042a4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf7042a4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf7042a518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf7042a550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7042a588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7042a5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7042a5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7042a630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7042a668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7042a6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7042a6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7042a710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7042a748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7042a780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7042a7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7042a7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7042a828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7042a860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7042a898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7042a8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7042a908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7042a940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7042a978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7042a9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf7041e0a0_0 .var "ID_INST", 31 0;
v000002bf7041e140_0 .var "ID_PC", 31 0;
v000002bf70432890_0 .var "ID_opcode", 11 0;
v000002bf70432430_0 .var "ID_rd_ind", 4 0;
v000002bf70432570_0 .var "ID_rs1_ind", 4 0;
v000002bf704327f0_0 .var "ID_rs2_ind", 4 0;
v000002bf70432250_0 .net "IF_FLUSH", 0 0, v000002bf7041ac20_0;  alias, 1 drivers
v000002bf70432930_0 .net "IF_INST", 31 0, L_000002bf70446600;  alias, 1 drivers
v000002bf704322f0_0 .net "IF_PC", 31 0, v000002bf7042c350_0;  alias, 1 drivers
v000002bf704326b0_0 .net "clk", 0 0, L_000002bf70446280;  1 drivers
v000002bf70432390_0 .net "if_id_Write", 0 0, v000002bf70419f00_0;  alias, 1 drivers
v000002bf70432750_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038b4c0 .event posedge, v000002bf70404650_0, v000002bf704326b0_0;
S_000002bf70410cc0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002bf7042f870_0 .net "EX1_PFC", 31 0, L_000002bf7043f940;  alias, 1 drivers
v000002bf7042f7d0_0 .net "EX2_PFC", 31 0, v000002bf70415710_0;  alias, 1 drivers
v000002bf7042f910_0 .net "ID_PFC", 31 0, L_000002bf7043ef40;  alias, 1 drivers
v000002bf7042d7f0_0 .net "PC_src", 2 0, L_000002bf7043d780;  alias, 1 drivers
v000002bf7042f9b0_0 .net "PC_write", 0 0, v000002bf7041a040_0;  alias, 1 drivers
L_000002bf70460088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002bf7042d610_0 .net/2u *"_ivl_0", 31 0, L_000002bf70460088;  1 drivers
v000002bf7042e650_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7042d4d0_0 .net "inst", 31 0, L_000002bf70446600;  alias, 1 drivers
v000002bf7042ebf0_0 .net "inst_mem_in", 31 0, v000002bf7042c350_0;  alias, 1 drivers
v000002bf7042e830_0 .net "pc_reg_in", 31 0, L_000002bf70446fa0;  1 drivers
v000002bf7042f2d0_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
L_000002bf7043e5e0 .arith/sum 32, v000002bf7042c350_0, L_000002bf70460088;
S_000002bf70410e50 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002bf70410cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002bf70446600 .functor BUFZ 32, L_000002bf7043f760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf70432610_0 .net "Data_Out", 31 0, L_000002bf70446600;  alias, 1 drivers
v000002bf7042be50 .array "InstMem", 0 1023, 31 0;
v000002bf7042cfd0_0 .net *"_ivl_0", 31 0, L_000002bf7043f760;  1 drivers
v000002bf7042aff0_0 .net *"_ivl_3", 9 0, L_000002bf7043d820;  1 drivers
v000002bf7042aa50_0 .net *"_ivl_4", 11 0, L_000002bf7043e360;  1 drivers
L_000002bf704601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002bf7042bef0_0 .net *"_ivl_7", 1 0, L_000002bf704601a8;  1 drivers
v000002bf7042ae10_0 .net "addr", 31 0, v000002bf7042c350_0;  alias, 1 drivers
v000002bf7042ad70_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7042c030_0 .var/i "i", 31 0;
L_000002bf7043f760 .array/port v000002bf7042be50, L_000002bf7043e360;
L_000002bf7043d820 .part v000002bf7042c350_0, 0, 10;
L_000002bf7043e360 .concat [ 10 2 0 0], L_000002bf7043d820, L_000002bf704601a8;
S_000002bf70410360 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002bf70410cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002bf7038b580 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002bf7042b590_0 .net "DataIn", 31 0, L_000002bf70446fa0;  alias, 1 drivers
v000002bf7042c350_0 .var "DataOut", 31 0;
v000002bf7042d110_0 .net "PC_Write", 0 0, v000002bf7041a040_0;  alias, 1 drivers
v000002bf7042aeb0_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7042c210_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
S_000002bf704104f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002bf70410cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002bf7038b000 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002bf70382480 .functor NOT 1, L_000002bf70444e40, C4<0>, C4<0>, C4<0>;
L_000002bf70382410 .functor NOT 1, L_000002bf70444da0, C4<0>, C4<0>, C4<0>;
L_000002bf70382720 .functor AND 1, L_000002bf70382480, L_000002bf70382410, C4<1>, C4<1>;
L_000002bf7031c240 .functor NOT 1, L_000002bf70444ee0, C4<0>, C4<0>, C4<0>;
L_000002bf7031c550 .functor AND 1, L_000002bf70382720, L_000002bf7031c240, C4<1>, C4<1>;
L_000002bf7031cb70 .functor AND 32, L_000002bf70444d00, L_000002bf7043e5e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7031c2b0 .functor NOT 1, L_000002bf70444800, C4<0>, C4<0>, C4<0>;
L_000002bf70445e20 .functor NOT 1, L_000002bf70444940, C4<0>, C4<0>, C4<0>;
L_000002bf70446670 .functor AND 1, L_000002bf7031c2b0, L_000002bf70445e20, C4<1>, C4<1>;
L_000002bf70445410 .functor AND 1, L_000002bf70446670, L_000002bf70444b20, C4<1>, C4<1>;
L_000002bf70445aa0 .functor AND 32, L_000002bf704449e0, L_000002bf7043ef40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf704462f0 .functor OR 32, L_000002bf7031cb70, L_000002bf70445aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf70446910 .functor NOT 1, L_000002bf70444a80, C4<0>, C4<0>, C4<0>;
L_000002bf70445b80 .functor AND 1, L_000002bf70446910, L_000002bf70444bc0, C4<1>, C4<1>;
L_000002bf704464b0 .functor NOT 1, L_000002bf7043dd20, C4<0>, C4<0>, C4<0>;
L_000002bf70446a60 .functor AND 1, L_000002bf70445b80, L_000002bf704464b0, C4<1>, C4<1>;
L_000002bf70446de0 .functor AND 32, L_000002bf7043e860, v000002bf7042c350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70445790 .functor OR 32, L_000002bf704462f0, L_000002bf70446de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf70445fe0 .functor NOT 1, L_000002bf7043d460, C4<0>, C4<0>, C4<0>;
L_000002bf70445f00 .functor AND 1, L_000002bf70445fe0, L_000002bf7043e4a0, C4<1>, C4<1>;
L_000002bf70446ec0 .functor AND 1, L_000002bf70445f00, L_000002bf7043f6c0, C4<1>, C4<1>;
L_000002bf70446f30 .functor AND 32, L_000002bf7043d500, L_000002bf7043f940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70445480 .functor OR 32, L_000002bf70445790, L_000002bf70446f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002bf70446c20 .functor NOT 1, L_000002bf7043ddc0, C4<0>, C4<0>, C4<0>;
L_000002bf70446b40 .functor AND 1, L_000002bf7043e9a0, L_000002bf70446c20, C4<1>, C4<1>;
L_000002bf70445f70 .functor NOT 1, L_000002bf7043efe0, C4<0>, C4<0>, C4<0>;
L_000002bf70446130 .functor AND 1, L_000002bf70446b40, L_000002bf70445f70, C4<1>, C4<1>;
L_000002bf70446360 .functor AND 32, L_000002bf7043e900, v000002bf70415710_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf70446fa0 .functor OR 32, L_000002bf70445480, L_000002bf70446360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf7042b9f0_0 .net *"_ivl_1", 0 0, L_000002bf70444e40;  1 drivers
v000002bf7042c0d0_0 .net *"_ivl_11", 0 0, L_000002bf70444ee0;  1 drivers
v000002bf7042bd10_0 .net *"_ivl_12", 0 0, L_000002bf7031c240;  1 drivers
v000002bf7042d1b0_0 .net *"_ivl_14", 0 0, L_000002bf7031c550;  1 drivers
v000002bf7042c490_0 .net *"_ivl_16", 31 0, L_000002bf70444d00;  1 drivers
v000002bf7042aaf0_0 .net *"_ivl_18", 31 0, L_000002bf7031cb70;  1 drivers
v000002bf7042bdb0_0 .net *"_ivl_2", 0 0, L_000002bf70382480;  1 drivers
v000002bf7042b630_0 .net *"_ivl_21", 0 0, L_000002bf70444800;  1 drivers
v000002bf7042bf90_0 .net *"_ivl_22", 0 0, L_000002bf7031c2b0;  1 drivers
v000002bf7042b1d0_0 .net *"_ivl_25", 0 0, L_000002bf70444940;  1 drivers
v000002bf7042c170_0 .net *"_ivl_26", 0 0, L_000002bf70445e20;  1 drivers
v000002bf7042b8b0_0 .net *"_ivl_28", 0 0, L_000002bf70446670;  1 drivers
v000002bf7042c2b0_0 .net *"_ivl_31", 0 0, L_000002bf70444b20;  1 drivers
v000002bf7042c3f0_0 .net *"_ivl_32", 0 0, L_000002bf70445410;  1 drivers
v000002bf7042c530_0 .net *"_ivl_34", 31 0, L_000002bf704449e0;  1 drivers
v000002bf7042c850_0 .net *"_ivl_36", 31 0, L_000002bf70445aa0;  1 drivers
v000002bf7042b130_0 .net *"_ivl_38", 31 0, L_000002bf704462f0;  1 drivers
v000002bf7042bbd0_0 .net *"_ivl_41", 0 0, L_000002bf70444a80;  1 drivers
v000002bf7042b450_0 .net *"_ivl_42", 0 0, L_000002bf70446910;  1 drivers
v000002bf7042cad0_0 .net *"_ivl_45", 0 0, L_000002bf70444bc0;  1 drivers
v000002bf7042b270_0 .net *"_ivl_46", 0 0, L_000002bf70445b80;  1 drivers
v000002bf7042ab90_0 .net *"_ivl_49", 0 0, L_000002bf7043dd20;  1 drivers
v000002bf7042b090_0 .net *"_ivl_5", 0 0, L_000002bf70444da0;  1 drivers
v000002bf7042cdf0_0 .net *"_ivl_50", 0 0, L_000002bf704464b0;  1 drivers
v000002bf7042cb70_0 .net *"_ivl_52", 0 0, L_000002bf70446a60;  1 drivers
v000002bf7042c5d0_0 .net *"_ivl_54", 31 0, L_000002bf7043e860;  1 drivers
v000002bf7042b6d0_0 .net *"_ivl_56", 31 0, L_000002bf70446de0;  1 drivers
v000002bf7042ba90_0 .net *"_ivl_58", 31 0, L_000002bf70445790;  1 drivers
v000002bf7042c670_0 .net *"_ivl_6", 0 0, L_000002bf70382410;  1 drivers
v000002bf7042ac30_0 .net *"_ivl_61", 0 0, L_000002bf7043d460;  1 drivers
v000002bf7042c710_0 .net *"_ivl_62", 0 0, L_000002bf70445fe0;  1 drivers
v000002bf7042c7b0_0 .net *"_ivl_65", 0 0, L_000002bf7043e4a0;  1 drivers
v000002bf7042c8f0_0 .net *"_ivl_66", 0 0, L_000002bf70445f00;  1 drivers
v000002bf7042c990_0 .net *"_ivl_69", 0 0, L_000002bf7043f6c0;  1 drivers
v000002bf7042b3b0_0 .net *"_ivl_70", 0 0, L_000002bf70446ec0;  1 drivers
v000002bf7042ca30_0 .net *"_ivl_72", 31 0, L_000002bf7043d500;  1 drivers
v000002bf7042cc10_0 .net *"_ivl_74", 31 0, L_000002bf70446f30;  1 drivers
v000002bf7042b770_0 .net *"_ivl_76", 31 0, L_000002bf70445480;  1 drivers
v000002bf7042ccb0_0 .net *"_ivl_79", 0 0, L_000002bf7043e9a0;  1 drivers
v000002bf7042cd50_0 .net *"_ivl_8", 0 0, L_000002bf70382720;  1 drivers
v000002bf7042ce90_0 .net *"_ivl_81", 0 0, L_000002bf7043ddc0;  1 drivers
v000002bf7042acd0_0 .net *"_ivl_82", 0 0, L_000002bf70446c20;  1 drivers
v000002bf7042cf30_0 .net *"_ivl_84", 0 0, L_000002bf70446b40;  1 drivers
v000002bf7042d070_0 .net *"_ivl_87", 0 0, L_000002bf7043efe0;  1 drivers
v000002bf7042af50_0 .net *"_ivl_88", 0 0, L_000002bf70445f70;  1 drivers
v000002bf7042b310_0 .net *"_ivl_90", 0 0, L_000002bf70446130;  1 drivers
v000002bf7042b4f0_0 .net *"_ivl_92", 31 0, L_000002bf7043e900;  1 drivers
v000002bf7042b810_0 .net *"_ivl_94", 31 0, L_000002bf70446360;  1 drivers
v000002bf7042b950_0 .net "ina", 31 0, L_000002bf7043e5e0;  1 drivers
v000002bf7042bb30_0 .net "inb", 31 0, L_000002bf7043ef40;  alias, 1 drivers
v000002bf7042bc70_0 .net "inc", 31 0, v000002bf7042c350_0;  alias, 1 drivers
v000002bf7042f730_0 .net "ind", 31 0, L_000002bf7043f940;  alias, 1 drivers
v000002bf7042f550_0 .net "ine", 31 0, v000002bf70415710_0;  alias, 1 drivers
L_000002bf704600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7042ee70_0 .net "inf", 31 0, L_000002bf704600d0;  1 drivers
L_000002bf70460118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7042e290_0 .net "ing", 31 0, L_000002bf70460118;  1 drivers
L_000002bf70460160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bf7042db10_0 .net "inh", 31 0, L_000002bf70460160;  1 drivers
v000002bf7042d6b0_0 .net "out", 31 0, L_000002bf70446fa0;  alias, 1 drivers
v000002bf7042f230_0 .net "sel", 2 0, L_000002bf7043d780;  alias, 1 drivers
L_000002bf70444e40 .part L_000002bf7043d780, 2, 1;
L_000002bf70444da0 .part L_000002bf7043d780, 1, 1;
L_000002bf70444ee0 .part L_000002bf7043d780, 0, 1;
LS_000002bf70444d00_0_0 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_4 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_8 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_12 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_16 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_20 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_24 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_0_28 .concat [ 1 1 1 1], L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550, L_000002bf7031c550;
LS_000002bf70444d00_1_0 .concat [ 4 4 4 4], LS_000002bf70444d00_0_0, LS_000002bf70444d00_0_4, LS_000002bf70444d00_0_8, LS_000002bf70444d00_0_12;
LS_000002bf70444d00_1_4 .concat [ 4 4 4 4], LS_000002bf70444d00_0_16, LS_000002bf70444d00_0_20, LS_000002bf70444d00_0_24, LS_000002bf70444d00_0_28;
L_000002bf70444d00 .concat [ 16 16 0 0], LS_000002bf70444d00_1_0, LS_000002bf70444d00_1_4;
L_000002bf70444800 .part L_000002bf7043d780, 2, 1;
L_000002bf70444940 .part L_000002bf7043d780, 1, 1;
L_000002bf70444b20 .part L_000002bf7043d780, 0, 1;
LS_000002bf704449e0_0_0 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_4 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_8 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_12 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_16 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_20 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_24 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_0_28 .concat [ 1 1 1 1], L_000002bf70445410, L_000002bf70445410, L_000002bf70445410, L_000002bf70445410;
LS_000002bf704449e0_1_0 .concat [ 4 4 4 4], LS_000002bf704449e0_0_0, LS_000002bf704449e0_0_4, LS_000002bf704449e0_0_8, LS_000002bf704449e0_0_12;
LS_000002bf704449e0_1_4 .concat [ 4 4 4 4], LS_000002bf704449e0_0_16, LS_000002bf704449e0_0_20, LS_000002bf704449e0_0_24, LS_000002bf704449e0_0_28;
L_000002bf704449e0 .concat [ 16 16 0 0], LS_000002bf704449e0_1_0, LS_000002bf704449e0_1_4;
L_000002bf70444a80 .part L_000002bf7043d780, 2, 1;
L_000002bf70444bc0 .part L_000002bf7043d780, 1, 1;
L_000002bf7043dd20 .part L_000002bf7043d780, 0, 1;
LS_000002bf7043e860_0_0 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_4 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_8 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_12 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_16 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_20 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_24 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_0_28 .concat [ 1 1 1 1], L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60, L_000002bf70446a60;
LS_000002bf7043e860_1_0 .concat [ 4 4 4 4], LS_000002bf7043e860_0_0, LS_000002bf7043e860_0_4, LS_000002bf7043e860_0_8, LS_000002bf7043e860_0_12;
LS_000002bf7043e860_1_4 .concat [ 4 4 4 4], LS_000002bf7043e860_0_16, LS_000002bf7043e860_0_20, LS_000002bf7043e860_0_24, LS_000002bf7043e860_0_28;
L_000002bf7043e860 .concat [ 16 16 0 0], LS_000002bf7043e860_1_0, LS_000002bf7043e860_1_4;
L_000002bf7043d460 .part L_000002bf7043d780, 2, 1;
L_000002bf7043e4a0 .part L_000002bf7043d780, 1, 1;
L_000002bf7043f6c0 .part L_000002bf7043d780, 0, 1;
LS_000002bf7043d500_0_0 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_4 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_8 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_12 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_16 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_20 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_24 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_0_28 .concat [ 1 1 1 1], L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0, L_000002bf70446ec0;
LS_000002bf7043d500_1_0 .concat [ 4 4 4 4], LS_000002bf7043d500_0_0, LS_000002bf7043d500_0_4, LS_000002bf7043d500_0_8, LS_000002bf7043d500_0_12;
LS_000002bf7043d500_1_4 .concat [ 4 4 4 4], LS_000002bf7043d500_0_16, LS_000002bf7043d500_0_20, LS_000002bf7043d500_0_24, LS_000002bf7043d500_0_28;
L_000002bf7043d500 .concat [ 16 16 0 0], LS_000002bf7043d500_1_0, LS_000002bf7043d500_1_4;
L_000002bf7043e9a0 .part L_000002bf7043d780, 2, 1;
L_000002bf7043ddc0 .part L_000002bf7043d780, 1, 1;
L_000002bf7043efe0 .part L_000002bf7043d780, 0, 1;
LS_000002bf7043e900_0_0 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_4 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_8 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_12 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_16 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_20 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_24 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_0_28 .concat [ 1 1 1 1], L_000002bf70446130, L_000002bf70446130, L_000002bf70446130, L_000002bf70446130;
LS_000002bf7043e900_1_0 .concat [ 4 4 4 4], LS_000002bf7043e900_0_0, LS_000002bf7043e900_0_4, LS_000002bf7043e900_0_8, LS_000002bf7043e900_0_12;
LS_000002bf7043e900_1_4 .concat [ 4 4 4 4], LS_000002bf7043e900_0_16, LS_000002bf7043e900_0_20, LS_000002bf7043e900_0_24, LS_000002bf7043e900_0_28;
L_000002bf7043e900 .concat [ 16 16 0 0], LS_000002bf7043e900_1_0, LS_000002bf7043e900_1_4;
S_000002bf70410810 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002bf7042d930_0 .net "Write_Data", 31 0, v000002bf70402030_0;  alias, 1 drivers
v000002bf7042d750_0 .net "addr", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7042dbb0_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7042d890_0 .net "mem_out", 31 0, v000002bf7042e970_0;  alias, 1 drivers
v000002bf7042ea10_0 .net "mem_read", 0 0, v000002bf70403750_0;  alias, 1 drivers
v000002bf7042f5f0_0 .net "mem_write", 0 0, v000002bf70403610_0;  alias, 1 drivers
S_000002bf70410b30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002bf70410810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002bf7042da70 .array "DataMem", 1023 0, 31 0;
v000002bf7042dcf0_0 .net "Data_In", 31 0, v000002bf70402030_0;  alias, 1 drivers
v000002bf7042e970_0 .var "Data_Out", 31 0;
v000002bf7042e330_0 .net "Write_en", 0 0, v000002bf70403610_0;  alias, 1 drivers
v000002bf7042f370_0 .net "addr", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7042f410_0 .net "clk", 0 0, L_000002bf70381300;  alias, 1 drivers
v000002bf7042e470_0 .var/i "i", 31 0;
S_000002bf70410fe0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002bf7043ca20 .param/l "add" 0 9 6, C4<000000100000>;
P_000002bf7043ca58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002bf7043ca90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002bf7043cac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002bf7043cb00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002bf7043cb38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002bf7043cb70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002bf7043cba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002bf7043cbe0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002bf7043cc18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002bf7043cc50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002bf7043cc88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002bf7043ccc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002bf7043ccf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002bf7043cd30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002bf7043cd68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002bf7043cda0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002bf7043cdd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002bf7043ce10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002bf7043ce48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002bf7043ce80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002bf7043ceb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002bf7043cef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002bf7043cf28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002bf7043cf60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002bf7042dd90_0 .net "MEM_ALU_OUT", 31 0, v000002bf70402ad0_0;  alias, 1 drivers
v000002bf7042e3d0_0 .net "MEM_Data_mem_out", 31 0, v000002bf7042e970_0;  alias, 1 drivers
v000002bf7042e510_0 .net "MEM_memread", 0 0, v000002bf70403750_0;  alias, 1 drivers
v000002bf7042f690_0 .net "MEM_opcode", 11 0, v000002bf70403110_0;  alias, 1 drivers
v000002bf7042dc50_0 .net "MEM_rd_ind", 4 0, v000002bf704041f0_0;  alias, 1 drivers
v000002bf7042eb50_0 .net "MEM_rd_indzero", 0 0, v000002bf70403250_0;  alias, 1 drivers
v000002bf7042f4b0_0 .net "MEM_regwrite", 0 0, v000002bf70402e90_0;  alias, 1 drivers
v000002bf7042eab0_0 .var "WB_ALU_OUT", 31 0;
v000002bf7042de30_0 .var "WB_Data_mem_out", 31 0;
v000002bf7042ec90_0 .var "WB_memread", 0 0;
v000002bf7042e790_0 .var "WB_rd_ind", 4 0;
v000002bf7042ded0_0 .var "WB_rd_indzero", 0 0;
v000002bf7042d9d0_0 .var "WB_regwrite", 0 0;
v000002bf7042e8d0_0 .net "clk", 0 0, L_000002bf7045d500;  1 drivers
v000002bf7042f050_0 .var "hlt", 0 0;
v000002bf7042e0b0_0 .net "rst", 0 0, v000002bf70442b40_0;  alias, 1 drivers
E_000002bf7038b400 .event posedge, v000002bf70404650_0, v000002bf7042e8d0_0;
S_000002bf70411170 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002bf701e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002bf7045d5e0 .functor AND 32, v000002bf7042de30_0, L_000002bf704b34b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf7045d570 .functor NOT 1, v000002bf7042ec90_0, C4<0>, C4<0>, C4<0>;
L_000002bf7045d2d0 .functor AND 32, v000002bf7042eab0_0, L_000002bf704b3e10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002bf704c97c0 .functor OR 32, L_000002bf7045d5e0, L_000002bf7045d2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bf7042ed30_0 .net "Write_Data_RegFile", 31 0, L_000002bf704c97c0;  alias, 1 drivers
v000002bf7042f0f0_0 .net *"_ivl_0", 31 0, L_000002bf704b34b0;  1 drivers
v000002bf7042edd0_0 .net *"_ivl_2", 31 0, L_000002bf7045d5e0;  1 drivers
v000002bf7042d250_0 .net *"_ivl_4", 0 0, L_000002bf7045d570;  1 drivers
v000002bf7042d2f0_0 .net *"_ivl_6", 31 0, L_000002bf704b3e10;  1 drivers
v000002bf7042d390_0 .net *"_ivl_8", 31 0, L_000002bf7045d2d0;  1 drivers
v000002bf7042e5b0_0 .net "alu_out", 31 0, v000002bf7042eab0_0;  alias, 1 drivers
v000002bf7042ef10_0 .net "mem_out", 31 0, v000002bf7042de30_0;  alias, 1 drivers
v000002bf7042efb0_0 .net "mem_read", 0 0, v000002bf7042ec90_0;  alias, 1 drivers
LS_000002bf704b34b0_0_0 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_4 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_8 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_12 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_16 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_20 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_24 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_0_28 .concat [ 1 1 1 1], v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0, v000002bf7042ec90_0;
LS_000002bf704b34b0_1_0 .concat [ 4 4 4 4], LS_000002bf704b34b0_0_0, LS_000002bf704b34b0_0_4, LS_000002bf704b34b0_0_8, LS_000002bf704b34b0_0_12;
LS_000002bf704b34b0_1_4 .concat [ 4 4 4 4], LS_000002bf704b34b0_0_16, LS_000002bf704b34b0_0_20, LS_000002bf704b34b0_0_24, LS_000002bf704b34b0_0_28;
L_000002bf704b34b0 .concat [ 16 16 0 0], LS_000002bf704b34b0_1_0, LS_000002bf704b34b0_1_4;
LS_000002bf704b3e10_0_0 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_4 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_8 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_12 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_16 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_20 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_24 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_0_28 .concat [ 1 1 1 1], L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570, L_000002bf7045d570;
LS_000002bf704b3e10_1_0 .concat [ 4 4 4 4], LS_000002bf704b3e10_0_0, LS_000002bf704b3e10_0_4, LS_000002bf704b3e10_0_8, LS_000002bf704b3e10_0_12;
LS_000002bf704b3e10_1_4 .concat [ 4 4 4 4], LS_000002bf704b3e10_0_16, LS_000002bf704b3e10_0_20, LS_000002bf704b3e10_0_24, LS_000002bf704b3e10_0_28;
L_000002bf704b3e10 .concat [ 16 16 0 0], LS_000002bf704b3e10_1_0, LS_000002bf704b3e10_1_4;
    .scope S_000002bf70410360;
T_0 ;
    %wait E_000002bf7038b280;
    %load/vec4 v000002bf7042c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002bf7042c350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002bf7042d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002bf7042b590_0;
    %assign/vec4 v000002bf7042c350_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002bf70410e50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf7042c030_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002bf7042c030_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bf7042c030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %load/vec4 v000002bf7042c030_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bf7042c030_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042be50, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002bf7040feb0;
T_2 ;
    %wait E_000002bf7038b4c0;
    %load/vec4 v000002bf70432750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002bf7041e140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf7041e0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70432430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704327f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70432570_0, 0;
    %assign/vec4 v000002bf70432890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002bf70432390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002bf70432250_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002bf7041e140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf7041e0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70432430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704327f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70432570_0, 0;
    %assign/vec4 v000002bf70432890_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002bf70432390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002bf70432930_0;
    %assign/vec4 v000002bf7041e0a0_0, 0;
    %load/vec4 v000002bf704322f0_0;
    %assign/vec4 v000002bf7041e140_0, 0;
    %load/vec4 v000002bf70432930_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002bf704327f0_0, 0;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bf70432890_0, 4, 5;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bf70432890_0, 4, 5;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002bf70432930_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002bf70432930_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002bf70432570_0, 0;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002bf70432930_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002bf70432430_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002bf70432930_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002bf70432430_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002bf70432930_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002bf70432430_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002bf70411300;
T_3 ;
    %wait E_000002bf7038b280;
    %load/vec4 v000002bf7041d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf7041d1a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002bf7041d1a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bf7041d1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7041c520, 0, 4;
    %load/vec4 v000002bf7041d1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bf7041d1a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bf7041b6c0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002bf7041da60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002bf7041d100_0;
    %load/vec4 v000002bf7041b6c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7041c520, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7041c520, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002bf70411300;
T_4 ;
    %wait E_000002bf7038b840;
    %load/vec4 v000002bf7041b6c0_0;
    %load/vec4 v000002bf7041bb20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002bf7041b6c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002bf7041da60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002bf7041d100_0;
    %assign/vec4 v000002bf7041b8a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bf7041bb20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002bf7041c520, 4;
    %assign/vec4 v000002bf7041b8a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bf70411300;
T_5 ;
    %wait E_000002bf7038b840;
    %load/vec4 v000002bf7041b6c0_0;
    %load/vec4 v000002bf7041c480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002bf7041b6c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002bf7041da60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002bf7041d100_0;
    %assign/vec4 v000002bf7041c700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002bf7041c480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002bf7041c520, 4;
    %assign/vec4 v000002bf7041c700_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002bf70411300;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002bf7040fd20;
    %jmp t_0;
    .scope S_000002bf7040fd20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf7041d4c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002bf7041d4c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002bf7041d4c0_0;
    %ix/getv/s 4, v000002bf7041d4c0_0;
    %load/vec4a v000002bf7041c520, 4;
    %ix/getv/s 4, v000002bf7041d4c0_0;
    %load/vec4a v000002bf7041c520, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002bf7041d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bf7041d4c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002bf70411300;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002bf7040fb90;
T_7 ;
    %wait E_000002bf7038b200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf704196e0_0, 0, 32;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002bf70419960_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bf704196e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002bf70419960_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bf704196e0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70419a00_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002bf70419960_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002bf70419960_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002bf704196e0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002bf70410680;
T_8 ;
    %wait E_000002bf7038b280;
    %load/vec4 v000002bf70417200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002bf70417340_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002bf70417340_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002bf704166c0_0;
    %load/vec4 v000002bf70417840_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002bf704166c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002bf70410680;
T_9 ;
    %wait E_000002bf7038b280;
    %load/vec4 v000002bf70417200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf704169e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002bf70416620_0;
    %assign/vec4 v000002bf704169e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002bf7040f870;
T_10 ;
    %wait E_000002bf7038a900;
    %load/vec4 v000002bf70419dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf7041a040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf70419f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf7041ac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf70417fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf704182e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002bf70417b60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002bf70418920_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002bf70418420_0;
    %load/vec4 v000002bf70418a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002bf704189c0_0;
    %load/vec4 v000002bf70418a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002bf70417160_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002bf704175c0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002bf70418420_0;
    %load/vec4 v000002bf70417480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002bf704189c0_0;
    %load/vec4 v000002bf70417480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf7041a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf70419f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf7041ac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf70417fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf704182e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002bf70418380_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf7041a040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf70419f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf7041ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf70417fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf704182e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf7041a040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf70419f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf7041ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf70417fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf704182e0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002bf70410040;
T_11 ;
    %wait E_000002bf7038b780;
    %load/vec4 v000002bf70411cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002bf704139b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70413b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704134b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70413d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704130f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704119d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412010_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704135f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70413c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704137d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704121f0_0, 0;
    %assign/vec4 v000002bf70413ff0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002bf70411ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002bf70412e70_0;
    %assign/vec4 v000002bf70413ff0_0, 0;
    %load/vec4 v000002bf70411c50_0;
    %assign/vec4 v000002bf704121f0_0, 0;
    %load/vec4 v000002bf70412470_0;
    %assign/vec4 v000002bf704137d0_0, 0;
    %load/vec4 v000002bf704126f0_0;
    %assign/vec4 v000002bf70413c30_0, 0;
    %load/vec4 v000002bf70413a50_0;
    %assign/vec4 v000002bf70413f50_0, 0;
    %load/vec4 v000002bf70411b10_0;
    %assign/vec4 v000002bf70413550_0, 0;
    %load/vec4 v000002bf70411bb0_0;
    %assign/vec4 v000002bf704135f0_0, 0;
    %load/vec4 v000002bf70411a70_0;
    %assign/vec4 v000002bf70412010_0, 0;
    %load/vec4 v000002bf70413910_0;
    %assign/vec4 v000002bf70412830_0, 0;
    %load/vec4 v000002bf704120b0_0;
    %assign/vec4 v000002bf704119d0_0, 0;
    %load/vec4 v000002bf70413870_0;
    %assign/vec4 v000002bf704130f0_0, 0;
    %load/vec4 v000002bf70413eb0_0;
    %assign/vec4 v000002bf70412d30_0, 0;
    %load/vec4 v000002bf70412dd0_0;
    %assign/vec4 v000002bf70413d70_0, 0;
    %load/vec4 v000002bf70412970_0;
    %assign/vec4 v000002bf704134b0_0, 0;
    %load/vec4 v000002bf704123d0_0;
    %assign/vec4 v000002bf70412290_0, 0;
    %load/vec4 v000002bf70413690_0;
    %assign/vec4 v000002bf70412ab0_0, 0;
    %load/vec4 v000002bf70411930_0;
    %assign/vec4 v000002bf70413b90_0, 0;
    %load/vec4 v000002bf70413cd0_0;
    %assign/vec4 v000002bf70413410_0, 0;
    %load/vec4 v000002bf70411890_0;
    %assign/vec4 v000002bf704139b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002bf704139b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70413b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704134b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70413d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704130f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704119d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70412010_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704135f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70413f50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70413c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704137d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704121f0_0, 0;
    %assign/vec4 v000002bf70413ff0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002bf70411620;
T_12 ;
    %wait E_000002bf7038afc0;
    %load/vec4 v000002bf70418060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002bf70414270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70415710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704143b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704150d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70414a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704152b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70414130_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70414950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704141d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70415030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70414590_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704148b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70414450_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bf70414810_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70414ef0_0, 0;
    %assign/vec4 v000002bf704144f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002bf70417d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002bf704125b0_0;
    %assign/vec4 v000002bf704144f0_0, 0;
    %load/vec4 v000002bf70412bf0_0;
    %assign/vec4 v000002bf70414ef0_0, 0;
    %load/vec4 v000002bf70414c70_0;
    %assign/vec4 v000002bf70414810_0, 0;
    %load/vec4 v000002bf70414bd0_0;
    %assign/vec4 v000002bf70414450_0, 0;
    %load/vec4 v000002bf704153f0_0;
    %assign/vec4 v000002bf704148b0_0, 0;
    %load/vec4 v000002bf70414f90_0;
    %assign/vec4 v000002bf70414590_0, 0;
    %load/vec4 v000002bf70411d90_0;
    %assign/vec4 v000002bf70415030_0, 0;
    %load/vec4 v000002bf70414d10_0;
    %assign/vec4 v000002bf704141d0_0, 0;
    %load/vec4 v000002bf70414e50_0;
    %assign/vec4 v000002bf70414950_0, 0;
    %load/vec4 v000002bf70414770_0;
    %assign/vec4 v000002bf70414130_0, 0;
    %load/vec4 v000002bf70414090_0;
    %assign/vec4 v000002bf704152b0_0, 0;
    %load/vec4 v000002bf704146d0_0;
    %assign/vec4 v000002bf70415210_0, 0;
    %load/vec4 v000002bf70414310_0;
    %assign/vec4 v000002bf70415350_0, 0;
    %load/vec4 v000002bf70414630_0;
    %assign/vec4 v000002bf70414a90_0, 0;
    %load/vec4 v000002bf704155d0_0;
    %assign/vec4 v000002bf704150d0_0, 0;
    %load/vec4 v000002bf70414b30_0;
    %assign/vec4 v000002bf70415530_0, 0;
    %load/vec4 v000002bf704149f0_0;
    %assign/vec4 v000002bf70415490_0, 0;
    %load/vec4 v000002bf70415670_0;
    %assign/vec4 v000002bf70415170_0, 0;
    %load/vec4 v000002bf70412c90_0;
    %assign/vec4 v000002bf704143b0_0, 0;
    %load/vec4 v000002bf70412650_0;
    %assign/vec4 v000002bf70415710_0, 0;
    %load/vec4 v000002bf70414db0_0;
    %assign/vec4 v000002bf70414270_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002bf70414270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70415710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704143b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704150d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70414a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70415210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf704152b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70414130_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70414950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf704141d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70415030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70414590_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704148b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf70414450_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bf70414810_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70414ef0_0, 0;
    %assign/vec4 v000002bf704144f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002bf7020c8c0;
T_13 ;
    %wait E_000002bf703899c0;
    %load/vec4 v000002bf70408160_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002bf70407da0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002bf70213300;
T_14 ;
    %wait E_000002bf7038a580;
    %load/vec4 v000002bf70407580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002bf70407ee0_0;
    %pad/u 33;
    %load/vec4 v000002bf70407620_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %assign/vec4 v000002bf70407800_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002bf70407620_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002bf70407800_0;
    %load/vec4 v000002bf70407620_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002bf70407ee0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002bf70407620_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002bf70407620_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002bf70407800_0, 0;
    %load/vec4 v000002bf70407ee0_0;
    %ix/getv 4, v000002bf70407620_0;
    %shiftl 4;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002bf70407620_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002bf70407800_0;
    %load/vec4 v000002bf70407620_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002bf70407ee0_0;
    %load/vec4 v000002bf70407620_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002bf70407620_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002bf70407800_0, 0;
    %load/vec4 v000002bf70407ee0_0;
    %ix/getv 4, v000002bf70407620_0;
    %shiftr 4;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf70407800_0, 0;
    %load/vec4 v000002bf70407ee0_0;
    %load/vec4 v000002bf70407620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf70407800_0, 0;
    %load/vec4 v000002bf70407620_0;
    %load/vec4 v000002bf70407ee0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002bf70407bc0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002bf700e6b50;
T_15 ;
    %wait E_000002bf7038a040;
    %load/vec4 v000002bf70404650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002bf70403250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70402e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70403610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf70403750_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002bf70403110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf704041f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf70402030_0, 0;
    %assign/vec4 v000002bf70402ad0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002bf70327440_0;
    %assign/vec4 v000002bf70402ad0_0, 0;
    %load/vec4 v000002bf70402850_0;
    %assign/vec4 v000002bf70402030_0, 0;
    %load/vec4 v000002bf70403ed0_0;
    %assign/vec4 v000002bf704041f0_0, 0;
    %load/vec4 v000002bf7030ecd0_0;
    %assign/vec4 v000002bf70403110_0, 0;
    %load/vec4 v000002bf70326680_0;
    %assign/vec4 v000002bf70403750_0, 0;
    %load/vec4 v000002bf7030e870_0;
    %assign/vec4 v000002bf70403610_0, 0;
    %load/vec4 v000002bf70403930_0;
    %assign/vec4 v000002bf70402e90_0, 0;
    %load/vec4 v000002bf70403570_0;
    %assign/vec4 v000002bf70403250_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002bf70410b30;
T_16 ;
    %wait E_000002bf7038b840;
    %load/vec4 v000002bf7042e330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002bf7042dcf0_0;
    %load/vec4 v000002bf7042f370_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042da70, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002bf70410b30;
T_17 ;
    %wait E_000002bf7038b840;
    %load/vec4 v000002bf7042f370_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002bf7042da70, 4;
    %assign/vec4 v000002bf7042e970_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002bf70410b30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf7042e470_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002bf7042e470_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002bf7042e470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bf7042da70, 0, 4;
    %load/vec4 v000002bf7042e470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bf7042e470_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002bf70410b30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bf7042e470_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002bf7042e470_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002bf7042e470_0;
    %load/vec4a v000002bf7042da70, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002bf7042e470_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002bf7042e470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bf7042e470_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002bf70410fe0;
T_20 ;
    %wait E_000002bf7038b400;
    %load/vec4 v000002bf7042e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002bf7042ded0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf7042f050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf7042d9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bf7042ec90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002bf7042e790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002bf7042de30_0, 0;
    %assign/vec4 v000002bf7042eab0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002bf7042dd90_0;
    %assign/vec4 v000002bf7042eab0_0, 0;
    %load/vec4 v000002bf7042e3d0_0;
    %assign/vec4 v000002bf7042de30_0, 0;
    %load/vec4 v000002bf7042e510_0;
    %assign/vec4 v000002bf7042ec90_0, 0;
    %load/vec4 v000002bf7042dc50_0;
    %assign/vec4 v000002bf7042e790_0, 0;
    %load/vec4 v000002bf7042f4b0_0;
    %assign/vec4 v000002bf7042d9d0_0, 0;
    %load/vec4 v000002bf7042eb50_0;
    %assign/vec4 v000002bf7042ded0_0, 0;
    %load/vec4 v000002bf7042f690_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002bf7042f050_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002bf701e96a0;
T_21 ;
    %wait E_000002bf7038a740;
    %load/vec4 v000002bf704425a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bf70442f00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002bf70442f00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002bf70442f00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002bf701d9f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf70442a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf70442b40_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002bf701d9f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002bf70442a00_0;
    %inv;
    %assign/vec4 v000002bf70442a00_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002bf701d9f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf70442b40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf70442b40_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002bf70442640_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
