#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 21:11:39 2025
# Process ID         : 511694
# Current directory  : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth
# Command line       : vivado -mode tcl -source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/synthesize.tcl
# Log file           : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/vivado.log
# Journal file       : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/vivado.jou
# Running On         : shp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8840HS w/ Radeon 780M Graphics
# CPU Frequency      : 4860.968 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32905 MB
# Swap memory        : 0 MB
# Total Virtual      : 32905 MB
# Available Virtual  : 18173 MB
#-----------------------------------------------------------
source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc
# synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 511832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2198.223 ; gain = 442.797 ; free physical = 7712 ; free virtual = 15968
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'subdiag_fast' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:49]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_1.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_andi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_andi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_andi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_not_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_not_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_not_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_1.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_1.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_2.vhd:161]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_2.vhd:161]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_1_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_3.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_3.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_4.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_4.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_4.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_2.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_spec_v2_repeating_init_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'handshake_spec_v2_repeating_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_spec_v2_repeating_init_0.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_6.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_7.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_7.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_8.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_8.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_9.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_9.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_9.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_9.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_10.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_10.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_11.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_11.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_11.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_11.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_12.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_12.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_12.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_12.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_13.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_13.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_13.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_13.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_14.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_14.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_14.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_14.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_15.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_15.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_15.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_15.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_16.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_16.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_init_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_init_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_init_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_17.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_17.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_17.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_17.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_18.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_18.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_18.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_18.vhd:180]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_19.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_19.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_passer_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_passer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_passer_3.vhd:122]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'subdiag_fast' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_0.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_1.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_2.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_4.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_7.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_8.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_9.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_10.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_11.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_12.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_13.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_14.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_15.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_16.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_17.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_buffer_18.vhd:53]
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_3_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_not_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_andi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_passer_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_passer_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.730 ; gain = 667.305 ; free physical = 7473 ; free virtual = 15731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.730 ; gain = 667.305 ; free physical = 7468 ; free virtual = 15727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2422.730 ; gain = 667.305 ; free physical = 7468 ; free virtual = 15727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2422.730 ; gain = 0.000 ; free physical = 7475 ; free virtual = 15733
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.227 ; gain = 0.000 ; free physical = 7477 ; free virtual = 15735
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2485.262 ; gain = 0.000 ; free physical = 7477 ; free virtual = 15735
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2485.262 ; gain = 729.836 ; free physical = 7517 ; free virtual = 15775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.230 ; gain = 737.805 ; free physical = 7517 ; free virtual = 15775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2493.230 ; gain = 737.805 ; free physical = 7517 ; free virtual = 15775
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:1107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2493.230 ; gain = 737.805 ; free physical = 7525 ; free virtual = 15784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 22    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 27    
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 311   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 295   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-7129] Port clk in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2549.262 ; gain = 793.836 ; free physical = 7434 ; free virtual = 15697
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2549.262 ; gain = 793.836 ; free physical = 7594 ; free virtual = 15856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2710.348 ; gain = 954.922 ; free physical = 7372 ; free virtual = 15634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_1764/O (LUT2)
      [(null):0]
     1: i_1764/I0 (LUT2)
     2: i_1765/O (LUT2)
      [(null):0]
     3: i_1765/I0 (LUT2)
     4: i_1766/O (LUT2)
      [(null):0]
     5: i_1766/I0 (LUT2)
     6: i_1863/O (LUT4)
      [(null):0]
     7: i_1863/I1 (LUT4)
     8: i_1864/O (LUT3)
      [(null):0]
     9: i_1864/I2 (LUT3)
    10: i_1865/O (LUT6)
      [(null):0]
    11: i_1865/I1 (LUT6)
    12: i_1956/O (LUT6)
      [(null):0]
    13: i_1956/I4 (LUT6)
    14: i_2024/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:21]
    15: i_2024/I1 (LUT2)
    16: i_1686/O (LUT3)
      [(null):0]
    17: i_1686/I0 (LUT3)
    18: i_1687/O (LUT6)
      [(null):0]
    19: i_1687/I5 (LUT6)
    20: i_1703/O (LUT4)
      [(null):0]
    21: i_1703/I2 (LUT4)
    22: i_1704/O (LUT2)
      [(null):0]
    23: i_1704/I0 (LUT2)
    24: i_1705/O (LUT3)
      [(null):0]
    25: i_1705/I0 (LUT3)
    26: i_1764/O (LUT2)
      [(null):0]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I0 -to O i_1764"
Found timing loop:
     0: i_1764/O (LUT2)
      [(null):0]
     1: i_1764/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Found timing loop:
     0: i_1764/O (LUT2)
      [(null):0]
     1: i_1764/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Found timing loop:
     0: i_1863/O (LUT4)
      [(null):0]
     1: i_1863/I1 (LUT4)
     2: i_1864/O (LUT3)
      [(null):0]
     3: i_1864/I2 (LUT3)
     4: i_1865/O (LUT6)
      [(null):0]
     5: i_1865/I1 (LUT6)
     6: i_1956/O (LUT6)
      [(null):0]
     7: i_1956/I4 (LUT6)
     8: i_2024/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:21]
     9: i_2024/I1 (LUT2)
    10: i_1686/O (LUT3)
      [(null):0]
    11: i_1686/I0 (LUT3)
    12: i_1687/O (LUT6)
      [(null):0]
    13: i_1687/I3 (LUT6)
    14: i_1690/O (LUT6)
      [(null):0]
    15: i_1690/I2 (LUT6)
    16: i_1693/O (LUT6)
      [(null):0]
    17: i_1693/I3 (LUT6)
    18: i_1712/O (LUT6)
      [(null):0]
    19: i_1712/I3 (LUT6)
    20: i_1739/O (LUT6)
      [(null):0]
    21: i_1739/I2 (LUT6)
    22: i_1742/O (LUT6)
      [(null):0]
    23: i_1742/I2 (LUT6)
    24: i_1746/O (LUT6)
      [(null):0]
    25: i_1746/I4 (LUT6)
    26: i_1757/O (LUT3)
      [(null):0]
    27: i_1757/I1 (LUT3)
    28: i_2049/O (LUT3)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
    29: i_2049/I1 (LUT3)
    30: i_1863/O (LUT4)
      [(null):0]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I1 -to O i_1863"
Found timing loop:
     0: i_1864/O (LUT3)
      [(null):0]
     1: i_1864/I2 (LUT3)
     2: i_1865/O (LUT6)
      [(null):0]
     3: i_1865/I1 (LUT6)
     4: i_1956/O (LUT6)
      [(null):0]
     5: i_1956/I4 (LUT6)
     6: i_2024/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:21]
     7: i_2024/I1 (LUT2)
     8: i_1686/O (LUT3)
      [(null):0]
     9: i_1686/I0 (LUT3)
    10: i_1687/O (LUT6)
      [(null):0]
    11: i_1687/I3 (LUT6)
    12: i_1690/O (LUT6)
      [(null):0]
    13: i_1690/I2 (LUT6)
    14: i_1693/O (LUT6)
      [(null):0]
    15: i_1693/I3 (LUT6)
    16: i_1712/O (LUT6)
      [(null):0]
    17: i_1712/I3 (LUT6)
    18: i_1739/O (LUT6)
      [(null):0]
    19: i_1739/I2 (LUT6)
    20: i_1742/O (LUT6)
      [(null):0]
    21: i_1742/I2 (LUT6)
    22: i_1746/O (LUT6)
      [(null):0]
    23: i_1746/I2 (LUT6)
    24: i_1750/O (LUT6)
      [(null):0]
    25: i_1750/I4 (LUT6)
    26: i_1803/O (LUT6)
      [(null):0]
    27: i_1803/I5 (LUT6)
    28: i_2021/O (LUT5)
      [(null):0]
    29: i_2021/I4 (LUT5)
    30: i_1864/O (LUT3)
      [(null):0]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I2 -to O i_1864"
Found timing loop:
     0: i_1864/O (LUT3)
      [(null):0]
     1: i_1864/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Found timing loop:
     0: i_2024/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:21]
     1: i_2024/I1 (LUT2)
     2: i_1686/O (LUT3)
      [(null):0]
     3: i_1686/I0 (LUT3)
     4: i_1687/O (LUT6)
      [(null):0]
     5: i_1687/I3 (LUT6)
     6: i_1690/O (LUT6)
      [(null):0]
     7: i_1690/I2 (LUT6)
     8: i_1693/O (LUT6)
      [(null):0]
     9: i_1693/I3 (LUT6)
    10: i_1712/O (LUT6)
      [(null):0]
    11: i_1712/I3 (LUT6)
    12: i_1739/O (LUT6)
      [(null):0]
    13: i_1739/I2 (LUT6)
    14: i_1742/O (LUT6)
      [(null):0]
    15: i_1742/I2 (LUT6)
    16: i_1746/O (LUT6)
      [(null):0]
    17: i_1746/I2 (LUT6)
    18: i_1750/O (LUT6)
      [(null):0]
    19: i_1750/I4 (LUT6)
    20: i_1803/O (LUT6)
      [(null):0]
    21: i_1803/I1 (LUT6)
    22: i_1806/O (LUT6)
      [(null):0]
    23: i_1806/I2 (LUT6)
    24: i_2019/O (LUT5)
      [(null):0]
    25: i_2019/I0 (LUT5)
    26: i_1854/O (LUT6)
      [(null):0]
    27: i_1854/I5 (LUT6)
    28: i_1930/O (LUT4)
      [(null):0]
    29: i_1930/I1 (LUT4)
    30: i_2024/O (LUT2)
      [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/handshake_fork_3.vhd:21]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I1 -to O i_2024"
Found timing loop:
     0: i_1864/O (LUT3)
      [(null):0]
     1: i_1864/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Found timing loop:
     0: i_1766/O (LUT2)
      [(null):0]
     1: i_1766/I0 (LUT2)
     2: i_1863/O (LUT4)
      [(null):0]
     3: i_1863/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I0 -to O i_1766"
Found timing loop:
     0: i_1715/O (LUT4)
      [(null):0]
     1: i_1715/I1 (LUT4)
     2: i_1764/O (LUT2)
      [(null):0]
     3: i_1764/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/hdl/subdiag_fast.vhd:5]
Inferred a: "set_disable_timing -from I1 -to O i_1715"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2727.363 ; gain = 971.938 ; free physical = 7354 ; free virtual = 15614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7297 ; free virtual = 15560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7297 ; free virtual = 15560
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through outputValid_i_10/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \Tail[3]_i_5__2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through transmitValue_i_2__23/O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|subdiag_fast | addf0/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|subdiag_fast | addf0/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|subdiag_fast | addf0/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    57|
|2     |DSP48E1 |     2|
|3     |LUT1    |    20|
|4     |LUT2    |   165|
|5     |LUT3    |   300|
|6     |LUT4    |   261|
|7     |LUT5    |   467|
|8     |LUT6    |   797|
|9     |MUXF7   |    23|
|10    |SRL16E  |    67|
|11    |FDRE    |  1579|
|12    |FDSE    |    77|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.176 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2830.176 ; gain = 1012.219 ; free physical = 7298 ; free virtual = 15561
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2830.184 ; gain = 1074.750 ; free physical = 7298 ; free virtual = 15561
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.184 ; gain = 0.000 ; free physical = 7396 ; free virtual = 15659
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.203 ; gain = 0.000 ; free physical = 7408 ; free virtual = 15671
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 40850a38
INFO: [Common 17-83] Releasing license: Synthesis
388 Infos, 101 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2886.238 ; gain = 1316.938 ; free physical = 7411 ; free virtual = 15673
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2345.419; main = 2267.651; forked = 333.350
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3695.359; main = 2886.207; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:12:43 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                | 1736 |     0 |          0 |    101400 |  1.71 |
|   LUT as Logic             | 1669 |     0 |          0 |    101400 |  1.65 |
|   LUT as Memory            |   67 |     0 |          0 |     35000 |  0.19 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   67 |     0 |            |           |       |
| Slice Registers            | 1656 |     0 |          0 |    202800 |  0.82 |
|   Register as Flip Flop    | 1656 |     0 |          0 |    202800 |  0.82 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |   23 |     0 |          0 |     50700 |  0.05 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 77    |          Yes |         Set |            - |
| 1579  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1579 |        Flop & Latch |
| LUT6     |  797 |                 LUT |
| LUT5     |  467 |                 LUT |
| LUT3     |  300 |                 LUT |
| LUT4     |  261 |                 LUT |
| LUT2     |  165 |                 LUT |
| FDSE     |   77 |        Flop & Latch |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   57 |          CarryLogic |
| MUXF7    |   23 |               MuxFx |
| LUT1     |   20 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:12:47 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.221ns  (required time - arrival time)
  Source:                 mulf0/ip/RoundingAdder/X_2_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fork4/control/generateBlocks[0].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 2.636ns (18.621%)  route 11.520ns (81.379%))
  Logic Levels:           40  (CARRY4=8 LUT3=4 LUT4=3 LUT5=8 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1724, unset)         0.537     0.537    mulf0/ip/RoundingAdder/clk
                         FDRE                                         r  mulf0/ip/RoundingAdder/X_2_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  mulf0/ip/RoundingAdder/X_2_d2_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    mulf0/ip/RoundingAdder/X_2_d2[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_27/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    mulf0/ip/RoundingAdder/ltOp_carry__1_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    mulf0/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  mulf0/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    mulf0/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     1.982 f  mulf0/ip/RoundingAdder/ltOp_carry__2_i_9/O[1]
                         net (fo=17, unplaced)        0.407     2.389    mulf0/ip/RoundingAdder/p_0_in_0[32]
                         LUT5 (Prop_lut5_I2_O)        0.125     2.514 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_32/O
                         net (fo=1, unplaced)         0.742     3.256    mulf0/ip/RoundingAdder/mulf0_result[23]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.299 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_28/O
                         net (fo=5, unplaced)         0.298     3.597    mulf0/ip/RoundingAdder/ltOp_carry__1_i_28_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.640 r  mulf0/ip/RoundingAdder/ltOp_carry_i_27/O
                         net (fo=21, unplaced)        0.331     3.971    mulf0/ip/RoundingAdder/ltOp_carry_i_27_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.014 f  mulf0/ip/RoundingAdder/ltOp_carry_i_22/O
                         net (fo=3, unplaced)         0.288     4.302    mem_controller3/read_arbiter/data/ltOp_carry_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.345 r  mem_controller3/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     4.842    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.095 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.102    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.156 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.156    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.210 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.210    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.264 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.628     5.892    mulf0/ip/RoundingAdder/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.935 r  mulf0/ip/RoundingAdder/emit_init_i_15/O
                         net (fo=2, unplaced)         0.281     6.216    mulf0/ip/RoundingAdder/sign_d4_reg
                         LUT6 (Prop_lut6_I5_O)        0.043     6.259 f  mulf0/ip/RoundingAdder/Memory[0][0]_i_10/O
                         net (fo=1, unplaced)         0.270     6.529    mem_controller3/read_arbiter/data/Memory[0][0]_i_7
                         LUT6 (Prop_lut6_I1_O)        0.043     6.572 f  mem_controller3/read_arbiter/data/Memory[0][0]_i_8/O
                         net (fo=1, unplaced)         0.270     6.842    mulf0/ip/RoundingAdder/Memory[0][0]_i_6
                         LUT6 (Prop_lut6_I0_O)        0.043     6.885 r  mulf0/ip/RoundingAdder/Memory[0][0]_i_7/O
                         net (fo=1, unplaced)         0.270     7.155    buffer8/fifo/control/p_0_in
                         LUT6 (Prop_lut6_I2_O)        0.043     7.198 f  buffer8/fifo/control/Memory[0][0]_i_6/O
                         net (fo=1, unplaced)         0.270     7.468    buffer10/fifo/control/buffer8_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     7.511 f  buffer10/fifo/control/Memory[0][0]_i_5/O
                         net (fo=1, unplaced)         0.270     7.781    buffer14/fifo/control/spec_v2_repeating_init3_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     7.824 f  buffer14/fifo/control/Memory[0][0]_i_4/O
                         net (fo=1, unplaced)         0.270     8.094    buffer16/fifo/control/buffer14_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     8.137 f  buffer16/fifo/control/Memory[0][0]_i_3__0/O
                         net (fo=1, unplaced)         0.270     8.407    buffer20/fifo/control/spec_v2_repeating_init6_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     8.450 f  buffer20/fifo/control/Memory[0][0]_i_2__5/O
                         net (fo=12, unplaced)        0.318     8.768    buffer22/fifo/control/buffer20_outs
                         LUT5 (Prop_lut5_I2_O)        0.043     8.811 f  buffer22/fifo/control/outs[0]_i_5__0/O
                         net (fo=1, unplaced)         0.270     9.081    buffer27/fifo/control/spec_v2_repeating_init9_outs
                         LUT6 (Prop_lut6_I3_O)        0.043     9.124 f  buffer27/fifo/control/outs[0]_i_4/O
                         net (fo=1, unplaced)         0.270     9.394    buffer30/fifo/control/buffer27_outs
                         LUT5 (Prop_lut5_I1_O)        0.043     9.437 f  buffer30/fifo/control/outs[0]_i_2__3/O
                         net (fo=5, unplaced)         0.298     9.735    buffer36/fifo/control/spec_v2_repeating_init12_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     9.778 f  buffer36/fifo/control/start_ready_INST_0_i_4/O
                         net (fo=7, unplaced)         0.442    10.220    buffer33/fifo/control/init2_outs
                         LUT6 (Prop_lut6_I1_O)        0.043    10.263 f  buffer33/fifo/control/out0[11]_INST_0_i_8/O
                         net (fo=2, unplaced)         0.281    10.544    control_merge2/fork_valid/generateBlocks[1].regblock/out0[0]_1
                         LUT6 (Prop_lut6_I3_O)        0.043    10.587 f  control_merge2/fork_valid/generateBlocks[1].regblock/out0[11]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.326    10.913    mulf0/ip/RoundingAdder/p_1_in
                         LUT6 (Prop_lut6_I4_O)        0.043    10.956 r  mulf0/ip/RoundingAdder/Tail[3]_i_7/O
                         net (fo=2, unplaced)         0.281    11.237    mulf0/one_slot_break_dv/Head_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.043    11.280 r  mulf0/one_slot_break_dv/Tail[3]_i_3__1/O
                         net (fo=10, unplaced)        0.313    11.593    buffer32/fifo/Tail[3]_i_4_1
                         LUT3 (Prop_lut3_I2_O)        0.043    11.636 r  buffer32/fifo/Tail[3]_i_6/O
                         net (fo=9, unplaced)         0.311    11.947    buffer32/fifo/Tail[3]_i_6_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043    11.990 r  buffer32/fifo/outputValid_i_2__11/O
                         net (fo=5, unplaced)         0.298    12.288    buffer32/fifo/outputValid_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.043    12.331 r  buffer32/fifo/Tail[1]_i_5/O
                         net (fo=6, unplaced)         0.302    12.633    buffer32/fifo/outputValid_reg
                         LUT3 (Prop_lut3_I0_O)        0.043    12.676 f  buffer32/fifo/Head[0]_i_5/O
                         net (fo=4, unplaced)         0.294    12.970    buffer32/fifo/Empty_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.043    13.013 f  buffer32/fifo/Tail[1]_i_2/O
                         net (fo=13, unplaced)        0.320    13.333    fork17/control/generateBlocks[0].regblock/buffer13_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.047    13.380 r  fork17/control/generateBlocks[0].regblock/outputValid_i_5__0/O
                         net (fo=2, unplaced)         0.253    13.633    fork17/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.043    13.676 r  fork17/control/generateBlocks[0].regblock/outputValid_i_2__0/O
                         net (fo=6, unplaced)         0.302    13.978    fork16/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I2_O)        0.043    14.021 r  fork16/control/generateBlocks[0].regblock/transmitValue_i_3/O
                         net (fo=5, unplaced)         0.298    14.319    fork15/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT5 (Prop_lut5_I1_O)        0.043    14.362 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_2__0/O
                         net (fo=3, unplaced)         0.288    14.650    buffer9/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I5_O)        0.043    14.693 r  buffer9/control/transmitValue_i_1__1/O
                         net (fo=1, unplaced)         0.000    14.693    fork4/control/generateBlocks[0].regblock/transmitValue_reg_2
                         FDSE                                         r  fork4/control/generateBlocks[0].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1724, unset)         0.510    10.510    fork4/control/generateBlocks[0].regblock/clk
                         FDSE                                         r  fork4/control/generateBlocks[0].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDSE (Setup_fdse_C_D)       -0.003    10.472    fork4/control/generateBlocks[0].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                         -14.693    
  -------------------------------------------------------------------
                         slack                                 -4.221    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Retarget | Checksum: 10aaf19e0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Constant propagation | Checksum: 10aaf19e0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3200.938 ; gain = 0.000 ; free physical = 7408 ; free virtual = 15671
Sweep | Checksum: 1582f8d85
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
BUFG optimization | Checksum: 1582f8d85
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Shift Register Optimization | Checksum: 1582f8d85
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Post Processing Netlist | Checksum: 1582f8d85
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.953 ; gain = 0.000 ; free physical = 7409 ; free virtual = 15672
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 38 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is buffer17/fifo/buffer15_outs_ready. Please evaluate your design. The cells in the loop are: fork17/control/generateBlocks[0].regblock/Head[0]_i_2, buffer32/fifo/Head[0]_i_5, buffer32/fifo/Head[2]_i_2__1, buffer32/fifo/Tail[1]_i_2, buffer17/fifo/Tail[1]_i_2__0, buffer32/fifo/Tail[1]_i_5, mulf0/one_slot_break_dv/Tail[3]_i_3__1, buffer32/fifo/Tail[3]_i_4, load2/data_one_slot_break_r/control/Tail[3]_i_5__2, buffer32/fifo/Tail[3]_i_6, fork18/control/generateBlocks[0].regblock/emit_init_i_2__0, fork19/control/generateBlocks[1].regblock/outputValid_i_2__2, fork23/control/generateBlocks[0].regblock/outputValid_i_2__5, buffer32/fifo/outputValid_i_2__11, buffer32/fifo/outputValid_i_2__16... and (the first 15 of 38 listed).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3232.953 ; gain = 0.000 ; free physical = 7444 ; free virtual = 15707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3232.953 ; gain = 0.000 ; free physical = 7444 ; free virtual = 15707
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1035] Found 75 LUTNM shape to break, 37 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 49, two critical 26, total 75, new lutff created 6
INFO: [Physopt 32-1138] End 1 Pass. Optimized 86 nets or LUTs. Breaked 75 LUTs, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 2 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7417 ; free virtual = 15681
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7417 ; free virtual = 15681

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           75  |             11  |                    86  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           77  |             11  |                    87  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 1ca4944c0
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.327 | TNS=-1458.807 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.161. For the most accurate timing information please run report_timing.
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7340 ; free virtual = 15603
36 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3271.996 ; gain = 39.043 ; free physical = 7340 ; free virtual = 15603
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.45s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7342 ; free virtual = 15605
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.161 | TNS=-304.234 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.161 | TNS=-304.234 |
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.161 | TNS=-304.234 |
INFO: [Physopt 32-702] Processed net fork4/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/X_2_d2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork4/control/generateBlocks[0].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork4/control/generateBlocks[0].regblock/transmitValue_i_1__2_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.095 | TNS=-303.979 |
INFO: [Physopt 32-702] Processed net fork4/control/generateBlocks[0].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer9/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer9/control/transmitValue_i_1__1_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-303.814 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init1/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/emit_init_reg. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/emit_init_i_1__1_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[1].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.066 | TNS=-303.607 |
INFO: [Physopt 32-702] Processed net buffer8/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/outs[0]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-303.612 |
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/outs[0]_i_1__2_comp_1.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.035 | TNS=-303.545 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/fifo_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer8/fifo/control/outputValid_reg_3. Critical path length was reduced through logic transformation on cell buffer8/fifo/control/outs[0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.005 | TNS=-303.409 |
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[0].regblock/transmitValue_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Full_reg. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/transmitValue_i_1__8_comp.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/transmitValue_i_2__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.997 | TNS=-303.349 |
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/transmitValue_i_1__7_comp.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/transmitValue_i_2__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.994 | TNS=-303.341 |
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/outs[0]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-303.301 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[21].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[21]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.990 | TNS=-302.997 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[26].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-302.782 |
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/transmitValue_i_1__7_comp_1.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.986 | TNS=-302.500 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[25].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[25]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.986 | TNS=-302.289 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[30].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[30]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.964 | TNS=-302.078 |
INFO: [Physopt 32-702] Processed net fork19/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork19/control/generateBlocks[1].regblock/transmitValue_i_1__20_n_0. Critical path length was reduced through logic transformation on cell fork19/control/generateBlocks[1].regblock/transmitValue_i_1__20_comp.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-301.857 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[16].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[16]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-301.669 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[17].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[17]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-301.481 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[19].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.963 | TNS=-301.293 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[31].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[31]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.954 | TNS=-301.105 |
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/outs[0]_i_1__2_comp_2.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.951 | TNS=-301.092 |
INFO: [Physopt 32-702] Processed net buffer8/fifo/control/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init1/outputValid0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init1/outputValid_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.950 | TNS=-301.090 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init2/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp_2.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-300.114 |
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Full_reg. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/transmitValue_i_1__8_comp_1.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.933 | TNS=-299.838 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[12].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[12]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.933 | TNS=-299.680 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[14].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[14]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.933 | TNS=-299.522 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[18].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[18]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.933 | TNS=-299.364 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[27].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[27]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.923 | TNS=-299.206 |
INFO: [Physopt 32-710] Processed net buffer7/fifo/control/outputValid_reg_2. Critical path length was reduced through logic transformation on cell buffer7/fifo/control/outs[0]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-299.179 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[15].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[15]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-299.035 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[28].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-298.894 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[29].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[29]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.908 | TNS=-298.753 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init6/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/emit_init_reg_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/emit_init_i_1__7_comp.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.905 | TNS=-298.607 |
INFO: [Physopt 32-710] Processed net buffer8/fifo/control/outputValid_reg_3. Critical path length was reduced through logic transformation on cell buffer8/fifo/control/outs[0]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.896 | TNS=-298.491 |
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0.  Re-placed instance fork16/control/generateBlocks[0].regblock/outputValid_i_3__1
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-298.095 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[0].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-298.012 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[20].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[20]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-297.929 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[24].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-297.846 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[8].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[8]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-297.763 |
INFO: [Physopt 32-663] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[0].  Re-placed instance addf0/ip/LZCAndShifter/level3_d1_reg[0]
INFO: [Physopt 32-735] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-297.717 |
INFO: [Physopt 32-663] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[1].  Re-placed instance addf0/ip/LZCAndShifter/level3_d1_reg[1]
INFO: [Physopt 32-735] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-297.671 |
INFO: [Physopt 32-663] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[2].  Re-placed instance addf0/ip/LZCAndShifter/level3_d1_reg[2]
INFO: [Physopt 32-735] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-297.625 |
INFO: [Physopt 32-663] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[3].  Re-placed instance addf0/ip/LZCAndShifter/level3_d1_reg[3]
INFO: [Physopt 32-735] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-297.579 |
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-297.495 |
INFO: [Physopt 32-702] Processed net buffer18/fifo/control/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init6/outputValid0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init6/outputValid_i_1__5_comp.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-297.280 |
INFO: [Physopt 32-702] Processed net buffer18/fifo/fifo_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/emit_init_reg. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[0]_i_1__9_comp.
INFO: [Physopt 32-735] Processed net fork20/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-297.205 |
INFO: [Physopt 32-702] Processed net addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell addf0/ip/LZCAndShifter/level3_d1[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.833 | TNS=-294.885 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[10].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.833 | TNS=-294.823 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[13].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.833 | TNS=-294.761 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[1].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.823 | TNS=-294.699 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[16].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[16]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.789 | TNS=-294.531 |
INFO: [Physopt 32-710] Processed net buffer9/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer9/control/transmitValue_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net fork15/control/generateBlocks[1].regblock/outputValid_reg_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-294.495 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[0].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-294.485 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[20].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[20]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-294.475 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[24].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-294.465 |
INFO: [Physopt 32-663] Processed net load1/data_one_slot_break_r/Q[28].  Re-placed instance load1/data_one_slot_break_r/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net load1/data_one_slot_break_r/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-294.455 |
INFO: [Physopt 32-702] Processed net load1/data_one_slot_break_r/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net load0/data_one_slot_break_r/control/fullReg_reg_2[0]. Critical path length was reduced through logic transformation on cell load0/data_one_slot_break_r/control/dataReg[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.776 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[10].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.661 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[24].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.546 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[26].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.529 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[27].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[27]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.512 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[28].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.773 | TNS=-277.495 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/Q[29].  Re-placed instance load0/data_one_slot_break_r/dataReg_reg[29]
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.765 | TNS=-277.478 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init6/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/X_2_d2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer22/fifo/control/outputValid_reg_1.  Re-placed instance buffer22/fifo/control/outputValid_i_2__4
INFO: [Physopt 32-735] Processed net buffer22/fifo/control/outputValid_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-277.010 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init2/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork17/control/generateBlocks[0].regblock/buffer11_outs_ready.  Re-placed instance fork17/control/generateBlocks[0].regblock/Head[0]_i_2
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/buffer11_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-276.657 |
INFO: [Physopt 32-702] Processed net load0/data_one_slot_break_r/Q[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net fork1/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.753 | TNS=-249.729 |
INFO: [Physopt 32-702] Processed net fork4/control/generateBlocks[0].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork15/control/generateBlocks[1].regblock/outputValid_reg_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net buffer9/control/outs_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.732 | TNS=-249.622 |
INFO: [Physopt 32-702] Processed net buffer8/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/outputValid_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.726 | TNS=-249.383 |
INFO: [Physopt 32-702] Processed net buffer22/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork23/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer32/fifo/transmitValue_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-247.555 |
INFO: [Physopt 32-702] Processed net fork17/control/generateBlocks[0].regblock/buffer11_outs_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/Empty_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/Tail[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/one_slot_break_dv/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mulf0/ip/RoundingAdder/transmitValue_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.713 | TNS=-244.812 |
INFO: [Physopt 32-702] Processed net fork1/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork28/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mulf0/ip/RoundingAdder/out0_ready_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-209.285 |
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer33/fifo/control/fullReg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer36/fifo/control/init2_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer30/fifo/control/spec_v2_repeating_init12_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer27/fifo/control/buffer27_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer22/fifo/control/spec_v2_repeating_init9_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer20/fifo/control/buffer20_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/spec_v2_repeating_init6_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer14/fifo/control/buffer14_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer10/fifo/control/spec_v2_repeating_init3_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer8/fifo/control/buffer8_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_controller3/read_arbiter/data/fullReg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/e_loadData[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mulf0/ip/RoundingAdder/sign_d4_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.557 | TNS=-130.078 |
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf0/operator/operator/ExpFracCmp/exc_d4_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_controller3/read_arbiter/data/e_loadData[8][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_controller3/read_arbiter/data/eqOp_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/R_1_d1_reg[5]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/ltOp_carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/ltOp_carry__1_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net mulf0/ip/RoundingAdder/mulf0_result[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.531 | TNS=-115.319 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net mulf0/ip/RoundingAdder/mulf0_result[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-91.270 |
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/mulf0_result[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/p_0_in_0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer8/fifo/control/emit_init_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-91.270 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7368 ; free virtual = 15632
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-91.270 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init2/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/X_2_d2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp_4.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.482 | TNS=-91.255 |
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp_5.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-89.865 |
INFO: [Physopt 32-702] Processed net buffer10/fifo/fifo_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_1.  Re-placed instance fork16/control/generateBlocks[1].regblock/outs[0]_i_2_comp
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.465 | TNS=-89.815 |
INFO: [Physopt 32-702] Processed net load0/data_one_slot_break_r/Q[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net load1/data_one_slot_break_r/control/fullReg_reg_2[0]. Critical path length was reduced through logic transformation on cell load1/data_one_slot_break_r/control/dataReg[31]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-78.578 |
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_i_1__49_n_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[1].regblock/transmitValue_i_1__49_comp.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.431 | TNS=-78.348 |
INFO: [Physopt 32-663] Processed net load0/data_one_slot_break_r/control/fullReg_reg_0.  Re-placed instance load0/data_one_slot_break_r/control/fullReg_reg
INFO: [Physopt 32-735] Processed net load0/data_one_slot_break_r/control/fullReg_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-78.241 |
INFO: [Physopt 32-702] Processed net buffer8/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork17/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork17/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork17/control/generateBlocks[0].regblock/outputValid_i_2__0_comp_3.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.418 | TNS=-77.621 |
INFO: [Physopt 32-710] Processed net buffer8/fifo/control/outputValid_reg_3. Critical path length was reduced through logic transformation on cell buffer8/fifo/control/outs[0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.418 | TNS=-77.519 |
INFO: [Physopt 32-663] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1.  Re-placed instance fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp
INFO: [Physopt 32-735] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-77.497 |
INFO: [Physopt 32-702] Processed net addf0/ip/signR_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net addf0/ip/signR_d1_i_2_n_0.  Re-placed instance addf0/ip/signR_d1_i_2
INFO: [Physopt 32-735] Processed net addf0/ip/signR_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-77.340 |
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init6/emit_init. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/emit_init_reg_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/emit_init_i_1__7_comp_1.
INFO: [Physopt 32-735] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-77.107 |
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/outputValid_i_3__1_comp_3.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/buffer11_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.382 | TNS=-76.965 |
INFO: [Physopt 32-702] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp_6.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[0].regblock/buffer11_outs_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-76.925 |
INFO: [Physopt 32-702] Processed net fork19/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer22/fifo/control/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork23/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init12/emit_init_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init12/emit_init_reg_1. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init12/outputValid_i_6__0_comp.
INFO: [Physopt 32-735] Processed net fork6/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-76.729 |
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[20].  Re-placed instance addf0/ip/fracYpad_d1_reg[20]
INFO: [Physopt 32-735] Processed net addf0/ip/fracYpad_d1[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-76.390 |
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[21].  Re-placed instance addf0/ip/fracYpad_d1_reg[21]
INFO: [Physopt 32-735] Processed net addf0/ip/fracYpad_d1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.354 | TNS=-76.059 |
INFO: [Physopt 32-702] Processed net buffer12/fifo/control/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer10/fifo/control/outputValid0. Critical path length was reduced through logic transformation on cell buffer10/fifo/control/outputValid_i_1_comp.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[1].regblock/transmitValue_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-75.703 |
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[12].  Re-placed instance addf0/ip/fracYpad_d1_reg[12]
INFO: [Physopt 32-735] Processed net addf0/ip/fracYpad_d1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-75.378 |
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[13].  Re-placed instance addf0/ip/fracYpad_d1_reg[13]
INFO: [Physopt 32-735] Processed net addf0/ip/fracYpad_d1[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.348 | TNS=-75.053 |
INFO: [Physopt 32-702] Processed net buffer32/fifo/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer32/fifo/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell buffer32/fifo/outputValid_i_3__5_comp.
INFO: [Physopt 32-735] Processed net buffer32/fifo/Tail[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-75.011 |
INFO: [Physopt 32-702] Processed net buffer12/fifo/outs_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer10/fifo/control/emit_init_reg. Critical path length was reduced through logic transformation on cell buffer10/fifo/control/outs[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fork17/control/generateBlocks[1].regblock/transmitValue_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.342 | TNS=-74.677 |
INFO: [Physopt 32-702] Processed net fork7/control/generateBlocks[1].regblock/init_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net fork7/control/generateBlocks[1].regblock/fullReg_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net fork7/control/generateBlocks[1].regblock/fullReg_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net spec_v2_repeating_init12/start_valid_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init12/start_valid_0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init12/transmitValue_i_2__10_comp.
INFO: [Physopt 32-735] Processed net spec_v2_repeating_init12/outputValid_i_2__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-74.218 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net addf0/ip/RightShifterComponent/level4_d1[0].  Re-placed instance addf0/ip/RightShifterComponent/level4_d1_reg[0]
INFO: [Physopt 32-735] Processed net addf0/ip/RightShifterComponent/level4_d1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net addf0/ip/RightShifterComponent/level4_d1[3].  Re-placed instance addf0/ip/RightShifterComponent/level4_d1_reg[3]
INFO: [Physopt 32-735] Processed net addf0/ip/RightShifterComponent/level4_d1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net addf0/ip/RightShifterComponent/level4_d1[4].  Re-placed instance addf0/ip/RightShifterComponent/level4_d1_reg[4]
INFO: [Physopt 32-735] Processed net addf0/ip/RightShifterComponent/level4_d1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net addf0/ip/RightShifterComponent/level4_d1[6].  Re-placed instance addf0/ip/RightShifterComponent/level4_d1_reg[6]
INFO: [Physopt 32-735] Processed net addf0/ip/RightShifterComponent/level4_d1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[0].  Re-placed instance addf0/ip/fracYpad_d1_reg[0]
INFO: [Physopt 32-735] Processed net addf0/ip/fracYpad_d1[0]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net addf0/ip/RightShifterComponent/level2_d1[1].  Re-placed instance addf0/ip/RightShifterComponent/level2_d1_reg[1]
INFO: [Physopt 32-663] Processed net addf0/ip/fracYpad_d1[18].  Re-placed instance addf0/ip/fracYpad_d1_reg[18]
INFO: [Physopt 32-702] Processed net load0/data_one_slot_break_r/control/fullReg_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork1/control/generateBlocks[0].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork1/control/generateBlocks[0].regblock/Cin_1_d1_i_1__0_comp_3.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp.
INFO: [Physopt 32-702] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork15/control/generateBlocks[0].regblock/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell fork15/control/generateBlocks[0].regblock/transmitValue_i_2__1_comp.
INFO: [Physopt 32-702] Processed net fork4/control/generateBlocks[0].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer9/control/outputValid_reg_1. Critical path length was reduced through logic transformation on cell buffer9/control/transmitValue_i_1__1_comp.
INFO: [Physopt 32-702] Processed net mulf0/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork1/control/generateBlocks[0].regblock/addf0_result_ready. Critical path length was reduced through logic transformation on cell fork1/control/generateBlocks[0].regblock/Cin_1_d1_i_1_comp.
INFO: [Physopt 32-710] Processed net buffer32/fifo/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer32/fifo/outputValid_i_5__2_comp.
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[8].  Re-placed instance buffer0/dataReg_reg[8]
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[9].  Re-placed instance buffer0/dataReg_reg[9]
INFO: [Physopt 32-710] Processed net fork7/control/generateBlocks[1].regblock/fullReg_reg. Critical path length was reduced through logic transformation on cell fork7/control/generateBlocks[1].regblock/outputValid_i_2__9_comp.
INFO: [Physopt 32-702] Processed net fork4/control/generateBlocks[1].regblock/transmitValue. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork4/control/generateBlocks[0].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork4/control/generateBlocks[0].regblock/transmitValue_i_1__2_comp_1.
INFO: [Physopt 32-702] Processed net fork17/control/generateBlocks[0].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork17/control/generateBlocks[1].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork17/control/generateBlocks[1].regblock/transmitValue_i_1__18_comp.
INFO: [Physopt 32-710] Processed net fork17/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork17/control/generateBlocks[0].regblock/outputValid_i_2__0_comp_4.
INFO: [Physopt 32-710] Processed net fork23/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork23/control/generateBlocks[0].regblock/outputValid_i_2__5_comp.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/transmitValue_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/outputValid_i_3__1_comp_4.
INFO: [Physopt 32-702] Processed net fork27/control/generateBlocks[0].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fork27/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork27/control/generateBlocks[0].regblock/outputValid_i_7__0_comp.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp_7.
INFO: [Physopt 32-702] Processed net buffer18/fifo/control/outputValid_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init6/outputValid0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init6/outputValid_i_1__5_comp_1.
INFO: [Physopt 32-702] Processed net buffer11/fifo/Empty_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer11/fifo/Empty_i_1__10_n_0. Critical path length was reduced through logic transformation on cell buffer11/fifo/Empty_i_1__10_comp.
INFO: [Physopt 32-702] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fork20/control/generateBlocks[0].regblock/transmitValue_reg_0.  Re-placed instance fork20/control/generateBlocks[0].regblock/outputValid_i_5__1
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[4].  Re-placed instance buffer0/dataReg_reg[4]
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[5].  Re-placed instance buffer0/dataReg_reg[5]
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[6].  Re-placed instance buffer0/dataReg_reg[6]
INFO: [Physopt 32-663] Processed net buffer0/dataReg_reg_n_0_[7].  Re-placed instance buffer0/dataReg_reg[7]
INFO: [Physopt 32-702] Processed net buffer11/fifo/Memory_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer11/fifo/WriteEn8_out.  Re-placed instance buffer11/fifo/Tail[0]_i_2
INFO: [Physopt 32-702] Processed net buffer30/fifo/control/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer30/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer30/fifo/control/transmitValue_i_2__12_comp.
INFO: [Physopt 32-702] Processed net mulf0/ip/RoundingAdder/transmitValue_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mulf0/ip/RoundingAdder/transmitValue_reg. Critical path length was reduced through logic transformation on cell mulf0/ip/RoundingAdder/Tail[3]_i_7_comp.
INFO: [Physopt 32-710] Processed net mulf0/ip/RoundingAdder/transmitValue_reg. Critical path length was reduced through logic transformation on cell mulf0/ip/RoundingAdder/Tail[3]_i_7_comp_1.
INFO: [Physopt 32-702] Processed net buffer30/fifo/control/buffer33_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer30/fifo/control/buffer33_outs. Critical path length was reduced through logic transformation on cell buffer30/fifo/control/outs[0]_i_2__2_comp.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[1].regblock/transmitValue_i_1__49_n_0. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[1].regblock/transmitValue_i_1__49_comp_1.
INFO: [Physopt 32-710] Processed net fork16/control/generateBlocks[0].regblock/outputValid_reg_0_repN_1. Critical path length was reduced through logic transformation on cell fork16/control/generateBlocks[0].regblock/transmitValue_i_3_comp.
INFO: [Physopt 32-710] Processed net load1/data_one_slot_break_r/control/fullReg_reg_2[0]. Critical path length was reduced through logic transformation on cell load1/data_one_slot_break_r/control/dataReg[31]_i_1__0_comp_1.
INFO: [Physopt 32-710] Processed net fork23/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork23/control/generateBlocks[0].regblock/outputValid_i_2__5_comp_1.
INFO: [Physopt 32-702] Processed net buffer18/fifo/fifo_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[1].regblock/transmitValue_reg_0_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer18/fifo/control/buffer19_outs_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer18/fifo/control/buffer19_outs_ready. Critical path length was reduced through logic transformation on cell buffer18/fifo/control/Head[2]_i_2_comp.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[0].regblock/transmitValue_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer12/fifo/control/Full_reg. Critical path length was reduced through logic transformation on cell buffer12/fifo/control/transmitValue_i_1__3_comp.
INFO: [Physopt 32-663] Processed net load2/data_one_slot_break_r/Q[26].  Re-placed instance load2/data_one_slot_break_r/dataReg_reg[26]
INFO: [Physopt 32-702] Processed net buffer36/fifo/control/init2_outs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer36/fifo/control/init2_outs. Critical path length was reduced through logic transformation on cell buffer36/fifo/control/start_ready_INST_0_i_4_comp.
INFO: [Physopt 32-702] Processed net buffer11/fifo/Full_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer11/fifo/Full_i_1__10_n_0. Critical path length was reduced through logic transformation on cell buffer11/fifo/Full_i_1__10_comp.
INFO: [Physopt 32-710] Processed net fork27/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork27/control/generateBlocks[0].regblock/outputValid_i_7__0_comp_1.
INFO: [Physopt 32-663] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg_repN.  Re-placed instance fork21/control/generateBlocks[0].regblock/transmitValue_i_3__0_comp
INFO: [Physopt 32-134] Processed net buffer32/fifo/Empty_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net buffer32/fifo/Empty_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer32/fifo/Empty_reg_0. Critical path length was reduced through logic transformation on cell buffer32/fifo/Head[0]_i_5_comp_2.
INFO: [Physopt 32-710] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg_repN_1. Critical path length was reduced through logic transformation on cell fork21/control/generateBlocks[0].regblock/transmitValue_i_3__0_comp_2.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7395 ; free virtual = 15658
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7395 ; free virtual = 15658
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.027 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.188  |        304.234  |            0  |              0  |                   143  |           0  |           2  |  00:00:11  |
|  Total          |          1.188  |        304.234  |            0  |              0  |                   143  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7395 ; free virtual = 15658
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7404 ; free virtual = 15668
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3271.996 ; gain = 0.000 ; free physical = 7430 ; free virtual = 15694
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.69s |  WALL: 0.21s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.395 ; gain = 0.000 ; free physical = 7412 ; free virtual = 15675
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.205 | TNS=-8.916 | WHS=0.068 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.205 | TNS=-8.916 | WHS=0.068 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer20/fifo/fifo_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/ip/RoundingAdder/X_2_d2[0].
INFO: [Physopt 32-710] Processed net buffer18/fifo/control/emit_init_reg. Critical path length was reduced through logic transformation on cell buffer18/fifo/control/outs[0]_i_1__8_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.186. Path group: clk. Processed net: fork21/control/generateBlocks[0].regblock/transmitValue_reg_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer18/fifo/fifo_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork21/control/generateBlocks[0].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer22/fifo/control/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork23/control/generateBlocks[0].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: spec_v2_repeating_init12/emit_init_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork7/control/generateBlocks[1].regblock/init_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork7/control/generateBlocks[1].regblock/fullReg_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: spec_v2_repeating_init12/start_valid_0.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init12/start_valid_0. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init12/transmitValue_i_2__10_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.169. Path group: clk. Processed net: buffer30/fifo/control/buffer33_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf0/ip/LZCAndShifter/level3_d1_reg_n_0_[0].
INFO: [Physopt 32-710] Processed net addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell addf0/ip/LZCAndShifter/level3_d1[7]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: clk. Processed net: fork1/control/generateBlocks[0].regblock/transmitValue_reg_1.
INFO: [Physopt 32-710] Processed net spec_v2_repeating_init12/emit_init_reg_1. Critical path length was reduced through logic transformation on cell spec_v2_repeating_init12/outputValid_i_6__0_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.140. Path group: clk. Processed net: spec_v2_repeating_init12/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: load2/data_one_slot_break_r/Q[21].
INFO: [Physopt 32-710] Processed net mulf0/one_slot_break_dv/outputValid_reg_2[0]. Critical path length was reduced through logic transformation on cell mulf0/one_slot_break_dv/operator/join_inputs//i__comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.112. Path group: clk. Processed net: fork1/control/generateBlocks[0].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer32/fifo/transmitValue_reg_1.
INFO: [Physopt 32-710] Processed net buffer32/fifo/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell buffer32/fifo/outputValid_i_3__5_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.107. Path group: clk. Processed net: mulf0/one_slot_break_dv/transmitValue_reg.
INFO: [Physopt 32-710] Processed net fork21/control/generateBlocks[0].regblock/outputValid_reg. Critical path length was reduced through logic transformation on cell fork21/control/generateBlocks[0].regblock/transmitValue_i_3__0_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.102. Path group: clk. Processed net: fork21/control/generateBlocks[0].regblock/transmitValue_reg_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.090. Path group: clk. Processed net: buffer36/fifo/control/init2_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer0/dataReg_reg_n_0_[0].
INFO: [Physopt 32-710] Processed net buffer0/control/fullReg_reg_2[0]. Critical path length was reduced through logic transformation on cell buffer0/control/dataReg[10]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.079. Path group: clk. Processed net: fork30/control/generateBlocks[1].regblock/Full_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork27/control/generateBlocks[0].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer30/fifo/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer36/fifo/control/init2_outs.
INFO: [Physopt 32-710] Processed net buffer36/fifo/control/init2_outs. Critical path length was reduced through logic transformation on cell buffer36/fifo/control/start_ready_INST_0_i_4_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.077. Path group: clk. Processed net: buffer27/fifo/control/buffer27_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/ip/RoundingAdder/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer33/fifo/control/p_1_in.
INFO: [Physopt 32-710] Processed net buffer33/fifo/control/p_1_in. Critical path length was reduced through logic transformation on cell buffer33/fifo/control/start_ready_INST_0_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.071. Path group: clk. Processed net: buffer30/fifo/control/spec_v2_repeating_init12_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf0/ip/fracYpad_d1[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork28/control/generateBlocks[1].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf0/ip/RoundingAdder/out0_ready_0.
INFO: [Physopt 32-710] Processed net mulf0/ip/RoundingAdder/out0_ready_0. Critical path length was reduced through logic transformation on cell mulf0/ip/RoundingAdder/Head[3]_i_3__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.064. Path group: clk. Processed net: fork28/control/generateBlocks[1].regblock/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net buffer30/fifo/control/transmitValue_reg. Critical path length was reduced through logic transformation on cell buffer30/fifo/control/transmitValue_i_2__12_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: clk. Processed net: buffer30/fifo/control/buffer33_outs.
INFO: [Physopt 32-710] Processed net buffer36/fifo/control/init2_outs. Critical path length was reduced through logic transformation on cell buffer36/fifo/control/start_ready_INST_0_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.046. Path group: clk. Processed net: buffer22/fifo/control/spec_v2_repeating_init9_outs.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer33/fifo/control/fullReg_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer33/fifo/control/out0[11]_INST_0_i_19_n_0.
INFO: [Physopt 32-710] Processed net buffer33/fifo/control/out0[11]_INST_0_i_19_n_0. Critical path length was reduced through logic transformation on cell buffer33/fifo/control/out0[11]_INST_0_i_19_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.045. Path group: clk. Processed net: buffer30/fifo/control/spec_v2_repeating_init12_outs.
INFO: [Physopt 32-710] Processed net buffer33/fifo/control/p_1_in. Critical path length was reduced through logic transformation on cell buffer33/fifo/control/start_ready_INST_0_i_3_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.041. Path group: clk. Processed net: buffer27/fifo/control/buffer27_outs.
INFO: [Physopt 32-710] Processed net buffer32/fifo/transmitValue_reg_1. Critical path length was reduced through logic transformation on cell buffer32/fifo/outputValid_i_3__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.033. Path group: clk. Processed net: mulf0/one_slot_break_dv/transmitValue_reg_repN_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer30/fifo/control/buffer33_outs.
INFO: [Physopt 32-710] Processed net buffer30/fifo/control/buffer33_outs. Critical path length was reduced through logic transformation on cell buffer30/fifo/control/outs[0]_i_2__2_comp_5.
INFO: [Physopt 32-735] Processed net buffer24/fifo/control/buffer24_outs. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.068 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.068 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.406 ; gain = 0.000 ; free physical = 7415 ; free virtual = 15678
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.406 ; gain = 0.000 ; free physical = 7415 ; free virtual = 15678
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.068 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.217  |          8.916  |            0  |              0  |                    18  |           0  |           1  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.406 ; gain = 0.000 ; free physical = 7415 ; free virtual = 15678
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3316.406 ; gain = 44.410 ; free physical = 7415 ; free virtual = 15678
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/utilization_post_pr.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:13:39 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 1866 |     0 |          0 |    101400 |  1.84 |
|   LUT as Logic             | 1824 |     0 |          0 |    101400 |  1.80 |
|   LUT as Memory            |   42 |     0 |          0 |     35000 |  0.12 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   42 |     0 |            |           |       |
| Slice Registers            | 1658 |     0 |          0 |    202800 |  0.82 |
|   Register as Flip Flop    | 1658 |     0 |          0 |    202800 |  0.82 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |   23 |     0 |          0 |     50700 |  0.05 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 77    |          Yes |         Set |            - |
| 1581  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  665 |     0 |          0 |     25350 |  2.62 |
|   SLICEL                                   |  457 |     0 |            |           |       |
|   SLICEM                                   |  208 |     0 |            |           |       |
| LUT as Logic                               | 1824 |     0 |          0 |    101400 |  1.80 |
|   using O5 output only                     |   15 |       |            |           |       |
|   using O6 output only                     | 1524 |       |            |           |       |
|   using O5 and O6                          |  285 |       |            |           |       |
| LUT as Memory                              |   42 |     0 |          0 |     35000 |  0.12 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |   42 |     0 |            |           |       |
|     using O5 output only                   |    5 |       |            |           |       |
|     using O6 output only                   |   12 |       |            |           |       |
|     using O5 and O6                        |   25 |       |            |           |       |
| Slice Registers                            | 1658 |     0 |          0 |    202800 |  0.82 |
|   Register driven from within the Slice    |  734 |       |            |           |       |
|   Register driven from outside the Slice   |  924 |       |            |           |       |
|     LUT in front of the register is unused |  468 |       |            |           |       |
|     LUT in front of the register is used   |  456 |       |            |           |       |
| Unique Control Sets                        |   91 |       |          0 |     25350 |  0.36 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1581 |        Flop & Latch |
| LUT6     |  842 |                 LUT |
| LUT5     |  484 |                 LUT |
| LUT3     |  317 |                 LUT |
| LUT4     |  277 |                 LUT |
| LUT2     |  171 |                 LUT |
| FDSE     |   77 |        Flop & Latch |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   57 |          CarryLogic |
| MUXF7    |   23 |               MuxFx |
| LUT1     |   18 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:13:39 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 mulf0/ip/RoundingAdder/X_2_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer18/fifo/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.867ns  (logic 2.221ns (22.510%)  route 7.646ns (77.490%))
  Logic Levels:           33  (CARRY4=8 LUT4=4 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 11.257 - 10.000 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1726, unset)         1.392     1.392    mulf0/ip/RoundingAdder/clk
    SLICE_X53Y84         FDRE                                         r  mulf0/ip/RoundingAdder/X_2_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.223     1.615 r  mulf0/ip/RoundingAdder/X_2_d2_reg[0]/Q
                         net (fo=2, routed)           0.373     1.988    mulf0/ip/RoundingAdder/X_2_d2[0]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     2.257 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.257    mulf0/ip/RoundingAdder/ltOp_carry__1_i_27_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.310 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.310    mulf0/ip/RoundingAdder/ltOp_carry__1_i_11_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.363 r  mulf0/ip/RoundingAdder/ltOp_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.363    mulf0/ip/RoundingAdder/ltOp_carry__2_i_10_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.474 r  mulf0/ip/RoundingAdder/ltOp_carry__2_i_9/O[0]
                         net (fo=18, routed)          0.610     3.084    mulf0/ip/RoundingAdder/p_0_in_0[31]
    SLICE_X50Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.208 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_34/O
                         net (fo=1, routed)           0.314     3.523    mulf0/ip/RoundingAdder/ltOp_carry__1_i_34_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I3_O)        0.043     3.566 r  mulf0/ip/RoundingAdder/ltOp_carry__1_i_28/O
                         net (fo=5, routed)           0.121     3.687    mulf0/ip/RoundingAdder/ltOp_carry__1_i_28_n_0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.043     3.730 r  mulf0/ip/RoundingAdder/ltOp_carry_i_27/O
                         net (fo=21, routed)          0.467     4.197    mulf0/ip/RoundingAdder/ltOp_carry_i_27_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.240 f  mulf0/ip/RoundingAdder/ltOp_carry_i_15/O
                         net (fo=3, routed)           0.252     4.492    mem_controller3/read_arbiter/data/ltOp_carry_1
    SLICE_X50Y85         LUT6 (Prop_lut6_I0_O)        0.043     4.535 r  mem_controller3/read_arbiter/data/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.362     4.897    cmpf0/operator/operator/ExpFracCmp/DI[2]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     5.094 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.094    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.147 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.147    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.200 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.200    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.253 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.490     5.744    mulf0/ip/RoundingAdder/CO[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.043     5.787 r  mulf0/ip/RoundingAdder/emit_init_i_15/O
                         net (fo=2, routed)           0.191     5.978    mulf0/ip/RoundingAdder/sign_d4_reg
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.043     6.021 f  mulf0/ip/RoundingAdder/Memory[0][0]_i_10/O
                         net (fo=1, routed)           0.289     6.309    mem_controller3/read_arbiter/data/Memory[0][0]_i_7
    SLICE_X56Y88         LUT6 (Prop_lut6_I1_O)        0.043     6.352 f  mem_controller3/read_arbiter/data/Memory[0][0]_i_8/O
                         net (fo=1, routed)           0.184     6.536    mulf0/ip/RoundingAdder/Memory[0][0]_i_6
    SLICE_X56Y87         LUT6 (Prop_lut6_I0_O)        0.043     6.579 r  mulf0/ip/RoundingAdder/Memory[0][0]_i_7/O
                         net (fo=1, routed)           0.105     6.684    buffer8/fifo/control/p_0_in
    SLICE_X56Y87         LUT6 (Prop_lut6_I2_O)        0.043     6.727 f  buffer8/fifo/control/Memory[0][0]_i_6/O
                         net (fo=1, routed)           0.208     6.935    buffer10/fifo/control/buffer8_outs
    SLICE_X57Y87         LUT5 (Prop_lut5_I1_O)        0.043     6.978 f  buffer10/fifo/control/Memory[0][0]_i_5/O
                         net (fo=1, routed)           0.101     7.079    buffer14/fifo/control/spec_v2_repeating_init3_outs
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.043     7.122 f  buffer14/fifo/control/Memory[0][0]_i_4/O
                         net (fo=1, routed)           0.299     7.421    buffer16/fifo/control/buffer14_outs
    SLICE_X56Y87         LUT5 (Prop_lut5_I1_O)        0.043     7.464 f  buffer16/fifo/control/Memory[0][0]_i_3__0/O
                         net (fo=1, routed)           0.209     7.673    buffer20/fifo/control/spec_v2_repeating_init6_outs
    SLICE_X57Y87         LUT6 (Prop_lut6_I2_O)        0.043     7.716 f  buffer20/fifo/control/Memory[0][0]_i_2__5/O
                         net (fo=13, routed)          0.214     7.930    buffer22/fifo/control/buffer20_outs
    SLICE_X59Y88         LUT4 (Prop_lut4_I2_O)        0.043     7.973 f  buffer22/fifo/control/Memory[0][0]_i_2__4/O
                         net (fo=14, routed)          0.206     8.179    buffer24/fifo/control/buffer22_outs
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.043     8.222 f  buffer24/fifo/control/Memory[0][0]_i_2__3/O
                         net (fo=16, routed)          0.408     8.630    spec_v2_repeating_init12/buffer24_outs_alias
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.043     8.673 r  spec_v2_repeating_init12/transmitValue_i_2__10_comp_1/O
                         net (fo=2, routed)           0.273     8.946    fork7/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X56Y91         LUT6 (Prop_lut6_I2_O)        0.043     8.989 r  fork7/control/generateBlocks[1].regblock/outputValid_i_2__9_comp/O
                         net (fo=6, routed)           0.212     9.201    fork7/control/generateBlocks[1].regblock/fullReg_reg
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.043     9.244 r  fork7/control/generateBlocks[1].regblock/outputValid_i_8__0/O
                         net (fo=1, routed)           0.266     9.510    spec_v2_repeating_init12/outputValid_i_5__2_1
    SLICE_X59Y91         LUT6 (Prop_lut6_I3_O)        0.043     9.553 r  spec_v2_repeating_init12/outputValid_i_6__0_comp_1/O
                         net (fo=1, routed)           0.284     9.836    buffer32/fifo/outputValid_i_2__5
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.043     9.879 f  buffer32/fifo/outputValid_i_5__2_comp/O
                         net (fo=2, routed)           0.328    10.208    fork23/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.043    10.251 r  fork23/control/generateBlocks[0].regblock/outputValid_i_2__5_comp_1/O
                         net (fo=7, routed)           0.253    10.504    buffer22/fifo/control/emit_init_reg_2
    SLICE_X60Y86         LUT5 (Prop_lut5_I3_O)        0.043    10.547 r  buffer22/fifo/control/outputValid_i_2__4/O
                         net (fo=7, routed)           0.294    10.842    fork21/control/generateBlocks[0].regblock/emit_init_reg
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.043    10.885 r  fork21/control/generateBlocks[0].regblock/transmitValue_i_3__0_comp_1/O
                         net (fo=6, routed)           0.331    11.216    buffer16/fifo/control/transmitValue_reg_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.043    11.259 r  buffer16/fifo/control/outs[0]_i_1__9_comp/O
                         net (fo=1, routed)           0.000    11.259    buffer18/fifo/outs_reg[0]_1
    SLICE_X57Y84         FDRE                                         r  buffer18/fifo/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1726, unset)         1.257    11.257    buffer18/fifo/clk
    SLICE_X57Y84         FDRE                                         r  buffer18/fifo/outs_reg[0]/C
                         clock pessimism              0.015    11.272    
                         clock uncertainty           -0.035    11.237    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.034    11.271    buffer18/fifo/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  0.012    




# write_checkpoint -force /home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7399 ; free virtual = 15663
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7397 ; free virtual = 15664
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7397 ; free virtual = 15664
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7396 ; free virtual = 15664
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7396 ; free virtual = 15664
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7396 ; free virtual = 15664
Write Physdb Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3324.410 ; gain = 0.000 ; free physical = 7396 ; free virtual = 15664
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/subdiag_fast/out_13/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:13:40 2025...
