// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sha256Accel_chunkProcessor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        message_address0,
        message_ce0,
        message_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [3:0] message_address0;
output   message_ce0;
input  [31:0] message_q0;
output  [2:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] input_r_address0;
reg input_r_ce0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] wvars_addr_reg_282;
wire    ap_CS_fsm_state3;
wire   [2:0] wvars_addr_1_reg_287;
wire   [2:0] wvars_addr_2_reg_292;
wire    ap_CS_fsm_state4;
wire   [2:0] wvars_addr_3_reg_297;
reg   [31:0] wvars_load_reg_302;
reg   [31:0] wvars_load_1_reg_307;
wire   [2:0] wvars_addr_4_reg_312;
wire    ap_CS_fsm_state5;
wire   [2:0] wvars_addr_5_reg_317;
reg   [31:0] wvars_load_2_reg_322;
reg   [31:0] wvars_load_3_reg_327;
wire   [2:0] wvars_addr_6_reg_332;
wire    ap_CS_fsm_state6;
wire   [2:0] wvars_addr_7_reg_337;
reg   [31:0] wvars_load_4_reg_342;
reg   [31:0] wvars_load_5_reg_347;
reg   [31:0] wvars_load_6_reg_352;
wire    ap_CS_fsm_state7;
reg   [31:0] wvars_load_7_reg_357;
reg   [5:0] wValues_address0;
reg    wValues_ce0;
reg    wValues_we0;
reg   [31:0] wValues_d0;
wire   [31:0] wValues_q0;
reg    wValues_ce1;
wire   [31:0] wValues_q1;
reg    wValues_ce2;
wire   [31:0] wValues_q2;
reg   [2:0] wvars_address0;
reg    wvars_ce0;
reg    wvars_we0;
reg   [31:0] wvars_d0;
wire   [31:0] wvars_q0;
wire   [31:0] wvars_q1;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_done;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_idle;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_ready;
wire   [3:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_ce0;
wire   [5:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_ce0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_we0;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_d0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_done;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_idle;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_ready;
wire   [2:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_ce0;
wire   [2:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_ce0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_we0;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_d0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_idle;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_ready;
wire   [5:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_we0;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_d0;
wire   [5:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address1;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce1;
wire   [5:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address2;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce2;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_done;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_idle;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_ready;
wire   [5:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_ce0;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562568_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562568_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241347_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241347_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add56256_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add56256_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add5625_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add5625_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i24134_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i24134_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i2413_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i2413_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562_out_ap_vld;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241_out;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241_out_ap_vld;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_idle;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_ready;
wire   [2:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_ce0;
wire   [2:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_ce0;
wire   [2:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_address0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_ce0;
wire    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_we0;
wire   [31:0] grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_d0;
reg    grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg;
wire    wvars_we0_out;
reg    grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg;
reg    grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    wvars_ce1_local;
reg   [2:0] wvars_address1_local;
reg    wvars_ce0_local;
reg   [2:0] wvars_address0_local;
reg    wvars_we1_local;
reg   [31:0] wvars_d1_local;
reg    wvars_we0_local;
reg   [31:0] wvars_d0_local;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg = 1'b0;
#0 grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg = 1'b0;
#0 grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg = 1'b0;
#0 grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg = 1'b0;
#0 grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg = 1'b0;
end

sha256Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
wValues_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wValues_address0),
    .ce0(wValues_ce0),
    .we0(wValues_we0),
    .d0(wValues_d0),
    .q0(wValues_q0),
    .address1(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address1),
    .ce1(wValues_ce1),
    .q1(wValues_q1),
    .address2(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address2),
    .ce2(wValues_ce2),
    .q2(wValues_q2)
);

sha256Accel_chunkProcessor_wvars_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
wvars_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wvars_address0),
    .ce0(wvars_ce0),
    .we0(wvars_we0),
    .d0(wvars_d0),
    .q0(wvars_q0),
    .address1(wvars_address1_local),
    .ce1(wvars_ce1_local),
    .we1(wvars_we1_local),
    .d1(wvars_d1_local),
    .q1(wvars_q1)
);

sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_7_1 grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start),
    .ap_done(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_done),
    .ap_idle(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_idle),
    .ap_ready(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_ready),
    .message_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_address0),
    .message_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_ce0),
    .message_q0(message_q0),
    .wValues_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_address0),
    .wValues_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_ce0),
    .wValues_we0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_we0),
    .wValues_d0(grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_d0)
);

sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_22_1 grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start),
    .ap_done(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_done),
    .ap_idle(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_idle),
    .ap_ready(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_ready),
    .input_r_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_address0),
    .input_r_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_ce0),
    .input_r_q0(input_r_q0),
    .wvars_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_address0),
    .wvars_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_ce0),
    .wvars_we0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_we0),
    .wvars_d0(grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_d0)
);

sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_10_2 grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start),
    .ap_done(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done),
    .ap_idle(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_idle),
    .ap_ready(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_ready),
    .wValues_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address0),
    .wValues_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce0),
    .wValues_we0(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_we0),
    .wValues_d0(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_d0),
    .wValues_q0(wValues_q0),
    .wValues_address1(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address1),
    .wValues_ce1(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce1),
    .wValues_q1(wValues_q1),
    .wValues_address2(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address2),
    .wValues_ce2(grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce2),
    .wValues_q2(wValues_q2)
);

sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2 grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start),
    .ap_done(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_done),
    .ap_idle(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_idle),
    .ap_ready(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_ready),
    .wvars_load_7(wvars_load_7_reg_357),
    .wvars_load_6(wvars_load_6_reg_352),
    .wvars_load_5(wvars_load_5_reg_347),
    .wvars_load_4(wvars_load_4_reg_342),
    .wvars_load_3(wvars_load_3_reg_327),
    .wvars_load_2(wvars_load_2_reg_322),
    .wvars_load_1(wvars_load_1_reg_307),
    .wvars_load(wvars_load_reg_302),
    .wValues_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_address0),
    .wValues_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_ce0),
    .wValues_q0(wValues_q0),
    .thr_add562568_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562568_out),
    .thr_add562568_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562568_out_ap_vld),
    .add_i26_i241347_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241347_out),
    .add_i26_i241347_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241347_out_ap_vld),
    .thr_add56256_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add56256_out),
    .thr_add56256_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add56256_out_ap_vld),
    .thr_add5625_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add5625_out),
    .thr_add5625_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add5625_out_ap_vld),
    .add_i26_i24134_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i24134_out),
    .add_i26_i24134_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i24134_out_ap_vld),
    .add_i26_i2413_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i2413_out),
    .add_i26_i2413_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i2413_out_ap_vld),
    .thr_add562_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562_out),
    .thr_add562_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562_out_ap_vld),
    .add_i26_i241_out(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241_out),
    .add_i26_i241_out_ap_vld(grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241_out_ap_vld)
);

sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_32_4 grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start),
    .ap_done(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done),
    .ap_idle(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_idle),
    .ap_ready(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_ready),
    .input_r_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_address0),
    .input_r_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_ce0),
    .input_r_q0(input_r_q0),
    .wvars_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_address0),
    .wvars_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_ce0),
    .wvars_q0(wvars_q0),
    .output_r_address0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_address0),
    .output_r_ce0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_ce0),
    .output_r_we0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_we0),
    .output_r_d0(grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_ready == 1'b1)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_ready == 1'b1)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_ready == 1'b1)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_ready == 1'b1)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_ready == 1'b1)) begin
            grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wvars_load_1_reg_307 <= wvars_q0;
        wvars_load_reg_302 <= wvars_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wvars_load_2_reg_322 <= wvars_q1;
        wvars_load_3_reg_327 <= wvars_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wvars_load_4_reg_342 <= wvars_q1;
        wvars_load_5_reg_347 <= wvars_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        wvars_load_6_reg_352 <= wvars_q1;
        wvars_load_7_reg_357 <= wvars_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_address0;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_input_r_ce0;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        wValues_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wValues_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_address0;
    end else begin
        wValues_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        wValues_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_wValues_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wValues_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_ce0;
    end else begin
        wValues_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_ce1 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce1;
    end else begin
        wValues_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_ce2 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_ce2;
    end else begin
        wValues_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_d0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wValues_d0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_d0;
    end else begin
        wValues_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        wValues_we0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_wValues_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wValues_we0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_wValues_we0;
    end else begin
        wValues_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        wvars_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wvars_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_address0;
    end else begin
        wvars_address0 = wvars_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wvars_address0_local = wvars_addr_7_reg_337;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wvars_address0_local = wvars_addr_5_reg_317;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        wvars_address0_local = wvars_addr_3_reg_297;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wvars_address0_local = wvars_addr_reg_282;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        wvars_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        wvars_address0_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wvars_address0_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wvars_address0_local = 64'd0;
    end else begin
        wvars_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wvars_address1_local = wvars_addr_6_reg_332;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wvars_address1_local = wvars_addr_4_reg_312;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        wvars_address1_local = wvars_addr_2_reg_292;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wvars_address1_local = wvars_addr_1_reg_287;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        wvars_address1_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        wvars_address1_local = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wvars_address1_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        wvars_address1_local = 64'd4;
    end else begin
        wvars_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        wvars_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_wvars_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wvars_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_ce0;
    end else begin
        wvars_ce0 = wvars_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state4) & (grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done == 1'b1)))) begin
        wvars_ce0_local = 1'b1;
    end else begin
        wvars_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state4) & (grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done == 1'b1)))) begin
        wvars_ce1_local = 1'b1;
    end else begin
        wvars_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wvars_d0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_d0;
    end else begin
        wvars_d0 = wvars_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wvars_d0_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562568_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wvars_d0_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add56256_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        wvars_d0_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i24134_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wvars_d0_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add562_out;
    end else begin
        wvars_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wvars_d1_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241347_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wvars_d1_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_thr_add5625_out;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        wvars_d1_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i2413_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wvars_d1_local = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_add_i26_i241_out;
    end else begin
        wvars_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wvars_we0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_wvars_we0;
    end else begin
        wvars_we0 = (wvars_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        wvars_we0_local = 1'b1;
    end else begin
        wvars_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        wvars_we1_local = 1'b1;
    end else begin
        wvars_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_done == 1'b0) | (grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_done == 1'b0));
end

assign grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start = grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg;

assign grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start = grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg;

assign grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start = grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg;

assign grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg;

assign grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg;

assign message_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_address0;

assign message_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_message_ce0;

assign output_r_address0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_address0;

assign output_r_ce0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_ce0;

assign output_r_d0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_d0;

assign output_r_we0 = grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_output_r_we0;

assign wvars_addr_1_reg_287 = 64'd4;

assign wvars_addr_2_reg_292 = 64'd5;

assign wvars_addr_3_reg_297 = 64'd6;

assign wvars_addr_4_reg_312 = 64'd1;

assign wvars_addr_5_reg_317 = 64'd2;

assign wvars_addr_6_reg_332 = 64'd7;

assign wvars_addr_7_reg_337 = 64'd3;

assign wvars_addr_reg_282 = 64'd0;

assign wvars_we0_out = wvars_we0_local;

endmodule //sha256Accel_chunkProcessor
