

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Mon Apr  3 22:29:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_21
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 5 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln30_8_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_8"   --->   Operation 6 'read' 'zext_ln30_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln30_7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln30_7"   --->   Operation 7 'read' 'zext_ln30_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln30_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_6"   --->   Operation 8 'read' 'zext_ln30_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln30_5"   --->   Operation 9 'read' 'zext_ln30_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln30_4_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_4"   --->   Operation 10 'read' 'zext_ln30_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln30_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln30_3"   --->   Operation 11 'read' 'zext_ln30_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln30_2"   --->   Operation 12 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln30_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln30_1"   --->   Operation 13 'read' 'zext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 14 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln30_8_cast = sext i4 %zext_ln30_8_read"   --->   Operation 15 'sext' 'zext_ln30_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln30_8_cast_cast = zext i6 %zext_ln30_8_cast"   --->   Operation 16 'zext' 'zext_ln30_8_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_7_cast = sext i5 %zext_ln30_7_read"   --->   Operation 17 'sext' 'zext_ln30_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln30_7_cast_cast = zext i6 %zext_ln30_7_cast"   --->   Operation 18 'zext' 'zext_ln30_7_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln30_6_cast = zext i6 %zext_ln30_6_read"   --->   Operation 19 'zext' 'zext_ln30_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_5_cast = zext i6 %zext_ln30_5_read"   --->   Operation 20 'zext' 'zext_ln30_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast = sext i4 %zext_ln30_4_read"   --->   Operation 21 'sext' 'zext_ln30_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_4_cast_cast = zext i5 %zext_ln30_4_cast"   --->   Operation 22 'zext' 'zext_ln30_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln30_3_cast = zext i5 %zext_ln30_3_read"   --->   Operation 23 'zext' 'zext_ln30_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i4 %zext_ln30_2_read"   --->   Operation 24 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_1_cast = zext i3 %zext_ln30_1_read"   --->   Operation 25 'zext' 'zext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j_V"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_V_1 = load i4 %j_V"   --->   Operation 29 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %j_V_1, i4 8"   --->   Operation 30 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%j_V_2 = add i4 %j_V_1, i4 1"   --->   Operation 32 'add' 'j_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln1027, void %for.inc25.split, void %for.end27.exitStub" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 33 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1514 = trunc i4 %j_V_1"   --->   Operation 34 'trunc' 'trunc_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1514, i3 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln1514 = add i6 %shl_ln, i6 %trunc_ln_read"   --->   Operation 36 'add' 'add_ln1514' <Predicate = (!icmp_ln1027)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %add_ln1514, i32 3, i32 5" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.30ns)   --->   "%bundle1_V = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %zext_ln30_1_cast, i8 %zext_ln30_2_cast, i8 %zext_ln30_3_cast, i8 %zext_ln30_4_cast_cast, i8 %zext_ln30_5_cast, i8 %zext_ln30_6_cast, i8 %zext_ln30_7_cast_cast, i8 %zext_ln30_8_cast_cast, i3 %trunc_ln2" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 38 'mux' 'bundle1_V' <Predicate = (!icmp_ln1027)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %j_V_2, i4 %j_V" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 39 'store' 'store_ln28' <Predicate = (!icmp_ln1027)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:29]   --->   Operation 40 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 41 'specloopname' 'specloopname_ln1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %bundle1_V" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:31]   --->   Operation 42 'write' 'write_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc25" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 43 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                   (alloca           ) [ 010]
zext_ln30_8_read      (read             ) [ 000]
zext_ln30_7_read      (read             ) [ 000]
zext_ln30_6_read      (read             ) [ 000]
zext_ln30_5_read      (read             ) [ 000]
zext_ln30_4_read      (read             ) [ 000]
zext_ln30_3_read      (read             ) [ 000]
zext_ln30_2_read      (read             ) [ 000]
zext_ln30_1_read      (read             ) [ 000]
trunc_ln_read         (read             ) [ 000]
zext_ln30_8_cast      (sext             ) [ 000]
zext_ln30_8_cast_cast (zext             ) [ 000]
zext_ln30_7_cast      (sext             ) [ 000]
zext_ln30_7_cast_cast (zext             ) [ 000]
zext_ln30_6_cast      (zext             ) [ 000]
zext_ln30_5_cast      (zext             ) [ 000]
zext_ln30_4_cast      (sext             ) [ 000]
zext_ln30_4_cast_cast (zext             ) [ 000]
zext_ln30_3_cast      (zext             ) [ 000]
zext_ln30_2_cast      (zext             ) [ 000]
zext_ln30_1_cast      (zext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_V_1                 (load             ) [ 000]
icmp_ln1027           (icmp             ) [ 010]
empty                 (speclooptripcount) [ 000]
j_V_2                 (add              ) [ 000]
br_ln28               (br               ) [ 000]
trunc_ln1514          (trunc            ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
add_ln1514            (add              ) [ 000]
trunc_ln2             (partselect       ) [ 000]
bundle1_V             (mux              ) [ 011]
store_ln28            (store            ) [ 000]
specpipeline_ln29     (specpipeline     ) [ 000]
specloopname_ln1633   (specloopname     ) [ 000]
write_ln31            (write            ) [ 000]
br_ln28               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln30_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln30_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln30_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln30_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln30_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln30_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln30_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln30_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln30_8_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_8_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln30_7_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_7_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln30_6_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_6_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln30_5_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_5_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln30_4_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_4_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln30_3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln30_2_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln30_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln31_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="1"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln30_8_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln30_8_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln30_8_cast_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_8_cast_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln30_7_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln30_7_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln30_7_cast_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7_cast_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln30_6_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6_cast/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln30_5_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln30_4_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln30_4_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln30_4_cast_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4_cast_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln30_3_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln30_2_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln30_1_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_V_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1027_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_V_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln1514_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1514/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln1514_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1514/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="4" slack="0"/>
<pin id="224" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bundle1_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="0" index="4" bw="5" slack="0"/>
<pin id="235" dir="0" index="5" bw="6" slack="0"/>
<pin id="236" dir="0" index="6" bw="6" slack="0"/>
<pin id="237" dir="0" index="7" bw="6" slack="0"/>
<pin id="238" dir="0" index="8" bw="6" slack="0"/>
<pin id="239" dir="0" index="9" bw="3" slack="0"/>
<pin id="240" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="bundle1_V/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln28_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="j_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="bundle1_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bundle1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="76" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="88" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="94" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="106" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="112" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="118" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="186" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="124" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="177" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="243"><net_src comp="173" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="244"><net_src comp="169" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="165" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="246"><net_src comp="157" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="247"><net_src comp="153" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="248"><net_src comp="149" pin="1"/><net_sink comp="229" pin=7"/></net>

<net id="249"><net_src comp="141" pin="1"/><net_sink comp="229" pin=8"/></net>

<net id="250"><net_src comp="219" pin="4"/><net_sink comp="229" pin=9"/></net>

<net id="255"><net_src comp="195" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="72" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="269"><net_src comp="229" pin="10"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_28_2 : trunc_ln | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_2 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_3 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_4 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_5 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_6 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_7 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_28_2 : zext_ln30_8 | {1 }
  - Chain level:
	State 1
		zext_ln30_8_cast_cast : 1
		zext_ln30_7_cast_cast : 1
		zext_ln30_4_cast_cast : 1
		store_ln0 : 1
		j_V_1 : 1
		icmp_ln1027 : 2
		j_V_2 : 2
		br_ln28 : 3
		trunc_ln1514 : 2
		shl_ln : 3
		add_ln1514 : 4
		trunc_ln2 : 5
		bundle1_V : 6
		store_ln28 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    mux   |       bundle1_V_fu_229       |    0    |    42   |
|----------|------------------------------|---------|---------|
|    add   |         j_V_2_fu_195         |    0    |    13   |
|          |       add_ln1514_fu_213      |    0    |    14   |
|----------|------------------------------|---------|---------|
|   icmp   |      icmp_ln1027_fu_189      |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |  zext_ln30_8_read_read_fu_76 |    0    |    0    |
|          |  zext_ln30_7_read_read_fu_82 |    0    |    0    |
|          |  zext_ln30_6_read_read_fu_88 |    0    |    0    |
|          |  zext_ln30_5_read_read_fu_94 |    0    |    0    |
|   read   | zext_ln30_4_read_read_fu_100 |    0    |    0    |
|          | zext_ln30_3_read_read_fu_106 |    0    |    0    |
|          | zext_ln30_2_read_read_fu_112 |    0    |    0    |
|          | zext_ln30_1_read_read_fu_118 |    0    |    0    |
|          |   trunc_ln_read_read_fu_124  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln31_write_fu_130   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln30_8_cast_fu_137   |    0    |    0    |
|   sext   |    zext_ln30_7_cast_fu_145   |    0    |    0    |
|          |    zext_ln30_4_cast_fu_161   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          | zext_ln30_8_cast_cast_fu_141 |    0    |    0    |
|          | zext_ln30_7_cast_cast_fu_149 |    0    |    0    |
|          |    zext_ln30_6_cast_fu_153   |    0    |    0    |
|   zext   |    zext_ln30_5_cast_fu_157   |    0    |    0    |
|          | zext_ln30_4_cast_cast_fu_165 |    0    |    0    |
|          |    zext_ln30_3_cast_fu_169   |    0    |    0    |
|          |    zext_ln30_2_cast_fu_173   |    0    |    0    |
|          |    zext_ln30_1_cast_fu_177   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1514_fu_201     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_205        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       trunc_ln2_fu_219       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    78   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|bundle1_V_reg_266|    8   |
|   j_V_reg_256   |    4   |
+-----------------+--------+
|      Total      |   12   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   78   |
+-----------+--------+--------+
