<stg><name>filt_Pipeline_VITIS_LOOP_18_1</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:0 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i4 %x_V_strb_V, i4 %x_V_keep_V, i32 %x_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i4 %y_V_strb_V, i4 %y_V_keep_V, i32 %y_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %gmem_addr_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %gmem_addr_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %gmem_addr_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %gmem_addr_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %gmem_addr_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %gmem_addr_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %gmem_addr_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %gmem_addr_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %gmem_addr_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %gmem_addr_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %gmem_addr_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %LowFreq_Shift_Accumulate_Loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:0 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:1 %tmp_data = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:2 %tmp_keep = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:3 %tmp_strb = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:4 %tmp_user = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:5 %tmp_last = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:6 %tmp_id = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="44">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:7 %tmp_dest = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:10 %trunc_ln42 = trunc i32 %tmp_data

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:22 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:24 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:25 %sext_ln38_6 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load

]]></Node>
<StgValue><ssdm name="sext_ln38_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:26 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:27 %sext_ln38_7 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load

]]></Node>
<StgValue><ssdm name="sext_ln38_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:28 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:29 %sext_ln42_2 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:31 %mul_ln42_1 = mul i32 %sext_ln38_6, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:32 %mul_ln42_2 = mul i32 %sext_ln42_2, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:40 %mul_ln42_10 = mul i32 %sext_ln38_7, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln42_10"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:57 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:58 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_7

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:59 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_8

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:60 %store_ln43 = store i16 %trunc_ln42, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_9

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:62 %br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
cleanup.cont:0 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
cleanup.cont:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont:2 %br_ln18 = br void %LowFreq_Shift_Accumulate_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:8 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:9 %sext_ln42_1 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_load

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:11 %sext_ln42 = sext i16 %trunc_ln42

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:12 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:13 %sext_ln38 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:14 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:15 %sext_ln38_1 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:17 %sext_ln38_2 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:18 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:19 %sext_ln38_3 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load

]]></Node>
<StgValue><ssdm name="sext_ln38_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:20 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5

]]></Node>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:21 %sext_ln38_4 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load

]]></Node>
<StgValue><ssdm name="sext_ln38_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="16">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:23 %sext_ln38_5 = sext i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load

]]></Node>
<StgValue><ssdm name="sext_ln38_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:30 %mul_ln42 = mul i32 %gmem_addr_read_21, i32 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:31 %mul_ln42_1 = mul i32 %sext_ln38_6, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:32 %mul_ln42_2 = mul i32 %sext_ln42_2, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:33 %mul_ln42_3 = mul i32 %sext_ln42_1, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln42_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:34 %mul_ln42_4 = mul i32 %sext_ln38_5, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln42_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:35 %mul_ln42_5 = mul i32 %sext_ln38_2, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln42_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:36 %mul_ln42_6 = mul i32 %sext_ln38_3, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln42_6"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:37 %mul_ln42_7 = mul i32 %sext_ln38_4, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln42_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:38 %mul_ln42_8 = mul i32 %sext_ln38, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln42_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:39 %mul_ln42_9 = mul i32 %sext_ln38_1, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln42_9"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:40 %mul_ln42_10 = mul i32 %sext_ln38_7, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln42_10"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:51 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:52 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:53 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:54 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_3

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:55 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:56 %store_ln38 = store i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_int_stream_axis_0_lowfreq_shift_reg_5

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:30 %mul_ln42 = mul i32 %gmem_addr_read_21, i32 %sext_ln42

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:33 %mul_ln42_3 = mul i32 %sext_ln42_1, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln42_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:34 %mul_ln42_4 = mul i32 %sext_ln38_5, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln42_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:35 %mul_ln42_5 = mul i32 %sext_ln38_2, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln42_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:36 %mul_ln42_6 = mul i32 %sext_ln38_3, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln42_6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:37 %mul_ln42_7 = mul i32 %sext_ln38_4, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln42_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:38 %mul_ln42_8 = mul i32 %sext_ln38, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln42_8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:39 %mul_ln42_9 = mul i32 %sext_ln38_1, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln42_9"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:47 %add_ln42_6 = add i32 %mul_ln42_10, i32 %mul_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:48 %add_ln42_7 = add i32 %add_ln42_6, i32 %mul_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:41 %add_ln42 = add i32 %mul_ln42_3, i32 %mul_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:42 %add_ln42_1 = add i32 %mul_ln42_9, i32 %mul_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:43 %add_ln42_2 = add i32 %add_ln42_1, i32 %mul_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:45 %add_ln42_4 = add i32 %mul_ln42_7, i32 %mul_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:46 %add_ln42_5 = add i32 %add_ln42_4, i32 %mul_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:49 %add_ln42_8 = add i32 %add_ln42_7, i32 %add_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="98" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:44 %add_ln42_3 = add i32 %add_ln42_2, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:50 %lowfreq_accumulate = add i32 %add_ln42_8, i32 %add_ln42_3

]]></Node>
<StgValue><ssdm name="lowfreq_accumulate"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
LowFreq_Shift_Accumulate_Loop:61 %write_ln52 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %lowfreq_accumulate, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
