<stg><name>Write_C_buf</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
:0  %p_0_idx = alloca i64

]]></Node>
<StgValue><ssdm name="p_0_idx"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %Out_ddr_offset1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Out_ddr_offset1)

]]></Node>
<StgValue><ssdm name="Out_ddr_offset1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3  %Out_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Out_ddr_offset)

]]></Node>
<StgValue><ssdm name="Out_ddr_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(float* %Out_ddr, [6 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:5  %p_c_load = load i32* @p_c_s, align 4

]]></Node>
<StgValue><ssdm name="p_c_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="30">
<![CDATA[
:6  %sext = zext i30 %Out_ddr_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  store i64 0, i64* %p_0_idx

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %r_0 = phi i3 [ 0, %0 ], [ %r, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
.loopexit:1  %zext_ln293 = zext i3 %r_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln293"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %icmp_ln293 = icmp slt i32 %zext_ln293, %row_read

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %r = add i3 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln293, label %.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:0  %mul_ln299 = mul i32 %p_c_load, %zext_ln293

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln305"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %c_0 = phi i31 [ %c, %hls_label_24_end ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln295 = zext i31 %c_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln295 = icmp slt i32 %zext_ln295, %p_c_load

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %c = add i31 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln295, label %hls_label_24_begin, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_24_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln296"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="31">
<![CDATA[
hls_label_24_begin:2  %trunc_ln299 = trunc i31 %c_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_2_rec = phi i64 [ 0, %hls_label_24_begin ], [ %add_ln299_2, %hls_label_25 ]

]]></Node>
<StgValue><ssdm name="p_2_rec"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %cho_0 = phi i32 [ 0, %hls_label_24_begin ], [ %cho, %hls_label_25 ]

]]></Node>
<StgValue><ssdm name="cho_0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %p_0_idx_load = load i64* %p_0_idx

]]></Node>
<StgValue><ssdm name="p_0_idx_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %p_1_idx8 = add i64 %p_2_rec, %p_0_idx_load

]]></Node>
<StgValue><ssdm name="p_1_idx8"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %sum1 = add i64 %p_1_idx8, %Out_ddr_offset1_read

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %sum = add i64 %sum1, %sext

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %Out_ddr_addr = getelementptr float* %Out_ddr, i64 %sum

]]></Node>
<StgValue><ssdm name="Out_ddr_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:7  %p_chout_load = load i32* @p_chout_s, align 4

]]></Node>
<StgValue><ssdm name="p_chout_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %icmp_ln297 = icmp slt i32 %cho_0, %p_chout_load

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %add_ln299_2 = add i64 %p_2_rec, 1

]]></Node>
<StgValue><ssdm name="add_ln299_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln297, label %hls_label_25, label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_25:2  %mul_ln299_1 = mul i32 %mul_ln299, %p_chout_load

]]></Node>
<StgValue><ssdm name="mul_ln299_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="32">
<![CDATA[
hls_label_25:3  %trunc_ln299_1 = trunc i32 %mul_ln299_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln299_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32">
<![CDATA[
hls_label_25:4  %trunc_ln299_2 = trunc i32 %p_chout_load to i10

]]></Node>
<StgValue><ssdm name="trunc_ln299_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_25:5  %mul_ln299_2 = mul i10 %trunc_ln299_2, %trunc_ln299

]]></Node>
<StgValue><ssdm name="mul_ln299_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32">
<![CDATA[
hls_label_25:6  %trunc_ln299_3 = trunc i32 %cho_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln299_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_25:7  %add_ln299 = add i10 %trunc_ln299_3, %trunc_ln299_1

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_25:8  %add_ln299_1 = add i10 %add_ln299, %mul_ln299_2

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
hls_label_25:9  %sext_ln299 = sext i10 %add_ln299_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln299"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_25:10  %Out_buf_addr = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln299

]]></Node>
<StgValue><ssdm name="Out_buf_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
hls_label_25:11  %Out_buf_load = load float* %Out_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="Out_buf_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_25:15  %mul_ln301 = mul i32 %p_chout_load, %zext_ln293

]]></Node>
<StgValue><ssdm name="mul_ln301"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_25:16  %mul_ln301_1 = mul i32 %mul_ln301, %p_c_load

]]></Node>
<StgValue><ssdm name="mul_ln301_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32">
<![CDATA[
hls_label_25:17  %trunc_ln301 = trunc i32 %mul_ln301_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_25:18  %add_ln301 = add i10 %trunc_ln299_3, %mul_ln299_2

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_25:19  %add_ln301_1 = add i10 %add_ln301, %trunc_ln301

]]></Node>
<StgValue><ssdm name="add_ln301_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_25:24  %cho = add nsw i32 1, %cho_0

]]></Node>
<StgValue><ssdm name="cho"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
hls_label_24_end:1  store i64 %p_1_idx8, i64* %p_0_idx

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="9">
<![CDATA[
hls_label_25:11  %Out_buf_load = load float* %Out_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="Out_buf_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_25:12  %Out_ddr_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %Out_ddr_addr, i32 1)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_req"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
hls_label_25:20  %sext_ln301 = sext i10 %add_ln301_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_25:21  %Out_buf_addr_1 = getelementptr [500 x float]* %Out_buf, i64 0, i64 %sext_ln301

]]></Node>
<StgValue><ssdm name="Out_buf_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_25:22  store float 0.000000e+00, float* %Out_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_25:13  call void @_ssdm_op_Write.m_axi.floatP(float* %Out_ddr_addr, float %Out_buf_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln299"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_25:14  %Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_25:14  %Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_25:14  %Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_25:14  %Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_25:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_25:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln298"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_25:14  %Out_ddr_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %Out_ddr_addr)

]]></Node>
<StgValue><ssdm name="Out_ddr_addr_resp"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_25:23  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
hls_label_25:25  br label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
