{
    "name": "teroshdl",
    "displayName": "TerosHDL",
    "publisher": "teros-technology",
    "description": "Powerful IDE for ASIC/FPGA: state machine viewer, linter, documentation, snippets... and more! ",
    "version": "3.3.0",
    "engines": {
        "vscode": "^1.45.0"
    },
    "keywords": [
        "tcl",
        "tk",
        "vhdl",
        "verilog",
        "systemverilog",
        "asic",
        "fpga"
    ],
    "categories": [
        "Programming Languages",
        "Snippets",
        "Formatters",
        "Linters"
    ],
    "icon": "resources/images/icon_128_128_circle.png",
    "homepage": "https://terostechnology.github.io/",
    "repository": {
        "type": "git",
        "url": "https://github.com/TerosTechnology/vscode-terosHDL"
    },
    "bugs": {
        "url": "https://github.com/TerosTechnology/vscode-terosHDL/issues"
    },
    "activationEvents": [
        "*",
        "onCommand:teroshdl.go_to_parent",
        "onCommand:teroshdl.generate_template",
        "onCommand:teroshdl.format",
        "onCommand:teroshdl.documentation.module",
        "onCommand:teroshdl.dependencies.viewer",
        "onCommand:teroshdl.state_machine.viewer",
        "onCommand:teroshdl.netlist.viewer",
        "onLanguage:verilog",
        "onLanguage:systemverilog",
        "onLanguage:vhdl"
    ],
    "main": "./out/extension.js",
    "contributes": {
        "viewsContainers": {
            "activitybar": [
                {
                    "id": "teroshdl-project",
                    "title": "TerosHDL",
                    "icon": "resources/images/teros_logo.svg"
                }
            ]
        },
        "views": {
            "teroshdl-project": [
                {
                    "id": "teroshdl-project",
                    "name": "Project manager"
                }
            ]
        },
        "grammars": [
            {
                "language": "vhdl",
                "scopeName": "source.vhdl",
                "path": "./syntaxes/vhdl/vhdl.tmLanguage.json"
            },
            {
                "language": "verilog",
                "scopeName": "source.verilog",
                "path": "./syntaxes/verilog.tmLanguage"
            },
            {
                "language": "systemverilog",
                "scopeName": "source.systemverilog",
                "path": "./syntaxes/systemverilog.tmLanguage"
            },
            {
                "language": "tcl",
                "scopeName": "source.tcl",
                "path": "./syntaxes/tcl/tcl.tmLanguage.json"
            },
            {
                "language": "xdc",
                "scopeName": "source.xdcconstraints",
                "path": "./syntaxes/xdc.tmLanguage"
            },
            {
                "language": "ldc",
                "scopeName": "source.xdcconstraints",
                "path": "./syntaxes/xdc.tmLanguage"
            },
            {
                "language": "ucf",
                "scopeName": "source.ucfconstraints",
                "path": "./syntaxes/ucf.tmLanguage"
            }
        ],
        "menus": {
            "explorer/context": [
            ],
            "view/title": [
                {
                    "command": "teroshdl.project.configuration",
                    "when": "view == teroshdl-project",
                    "group": "navigation"
                }
            ],
            "view/item/context": [
            ],
            "editor/title": [
                {
                    "when": "resourceLangId == vhdl || resourceLangId == verilog || resourceLangId == systemverilog",
                    "command": "teroshdl.generate_template",
                    "group": "navigation"
                },
                {
                    "when": "resourceLangId == vhdl || resourceLangId == verilog || resourceLangId == systemverilog",
                    "command": "teroshdl.state_machine.viewer",
                    "group": "navigation"
                },
                {
                    "when": "resourceLangId == verilog || resourceLangId == systemverilog  || resourceLangId == vhdl",
                    "command": "teroshdl.netlist.viewer",
                    "group": "navigation"
                },
                {
                    "when": "resourceLangId == vhdl || resourceLangId == verilog || resourceLangId == systemverilog",
                    "command": "teroshdl.format",
                    "group": "navigation"
                },
                {
                    "when": "resourceLangId == vhdl || resourceLangId == verilog || resourceLangId == systemverilog",
                    "command": "teroshdl.documentation.module",
                    "group": "navigation"
                }
            ]
        },
        "commands": [
            {
                "command": "teroshdl.go_to_parent",
                "title": "Go to parent file"
            },
            {
                "command": "teroshdl.project.configuration",
                "title": "TerosHDL: Open configuration menu",
                "icon": {
                    "light": "resources/light/settings-gear.svg",
                    "dark": "resources/dark/settings-gear.svg"
                }
            },
            {
                "command": "teroshdl.state_machine.viewer",
                "title": "State machine viewer",
                "icon": {
                    "light": "resources/light/state-machine.svg",
                    "dark": "resources/dark/state-machine.svg"
                }
            },
            {
                "command": "teroshdl.netlist.viewer",
                "title": "Netlist viewer",
                "icon": {
                    "light": "resources/light/list-tree.svg",
                    "dark": "resources/dark/list-tree.svg"
                }
            },
            {
                "command": "teroshdl.format",
                "title": "Format",
                "icon": {
                    "light": "resources/light/check.svg",
                    "dark": "resources/dark/check.svg"
                }
            },
            {
                "command": "teroshdl.documentation.module",
                "title": "Module documentation preview",
                "icon": {
                    "light": "resources/light/book.svg",
                    "dark": "resources/dark/book.svg"
                }
            },
            {
                "command": "teroshdl.generate_template",
                "title": "TerosHDL: Generate template",
                "icon": {
                    "light": "resources/light/file-code.svg",
                    "dark": "resources/dark/file-code.svg"
                }
            }
        ],
        "keybindings": [
            {
                "command": "teroshdl.go_to_parent",
                "key": "alt+backspace",
                "mac": "command+delete",
                "when": "editorTextFocus"
            }
        ],
        "languages": [
            {
                "id": "vhdl",
                "aliases": [
                    "VHDL",
                    "vhdl"
                ],
                "extensions": [
                    ".vhd",
                    ".vho",
                    ".vhdl",
                    ".vhd"
                ],
                "configuration": "./configs/vhdl.configuration.json"
            },
            {
                "id": "vcd",
                "extensions": [
                    ".vcd"
                ]
            },
            {
                "id": "gtkw_waveconfig",
                "extensions": [
                    ".gtkw"
                ]
            },
            {
                "id": "gtkw_wavebin",
                "extensions": [
                    ".fst",
                    ".ghw"
                ]
            },
            {
                "id": "tcl",
                "aliases": [
                    "TCL",
                    "tcl"
                ],
                "extensions": [
                    ".tcl"
                ],
                "configuration": "./configs/tcl.configuration.json"
            },
            {
                "id": "ucf",
                "aliases": [
                    "vivado ucf",
                    "ucf constraints"
                ],
                "extensions": [
                    ".ucf"
                ],
                "configuration": "./configs/ucfconstraints.configuration.json"
            },
            {
                "id": "xdc",
                "aliases": [
                    "vivado xdc",
                    "xdc constraints"
                ],
                "extensions": [
                    ".xdc",
                    ".sdc"
                ],
                "configuration": "./configs/xdcconstraints.configuration.json"
            },
            {
                "id": "ldc",
                "aliases": [
                    "lattice constraints"
                ],
                "extensions": [
                    ".ldc",
                    ".pdc"
                ],
                "configuration": "./configs/xdcconstraints.configuration.json"
            },
            {
                "id": "verilog",
                "aliases": [
                    "Verilog",
                    "verilog"
                ],
                "extensions": [
                    ".v",
                    ".vh",
                    ".vl"
                ],
                "configuration": "./configs/verilog.configuration.json"
            },
            {
                "id": "systemverilog",
                "aliases": [
                    "System Verilog",
                    "systemverilog"
                ],
                "extensions": [
                    ".sv",
                    ".svh",
                    ".SV"
                ],
                "configuration": "./configs/systemverilog.configuration.json"
            }
        ],
        "snippets": [
            {
                "language": "vhdl",
                "path": "./snippets/vhdl/vhdl.json"
            },
            {
                "language": "verilog",
                "path": "./snippets/verilog/verilog.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/systemverilog/systemverilog.json"
            },
            {
                "language": "systemverilog",
                "path": "./snippets/verilog/verilog.json"
            },
            {
                "language": "xdc",
                "path": "./snippets/xdc/xdc.json"
            },
            {
                "language": "tcl",
                "path": "./snippets/tcl/tcl.json"
            },
            {
                "language": "ldc",
                "path": "./snippets/xdc/xdc.json"
            }
        ]
    },
    "scripts": {
        "clean": "shx rm -rf out",
        "vscode:prepublish": "npm run build-prepare & npm run build:syntax & npm run compile",
        "build:syntax": "js-yaml ./syntaxes/vhdl/vhdl.tmLanguage.yml > ./syntaxes/vhdl/vhdl.tmLanguage.json; js-yaml ./syntaxes/tcl/tcl.tmLanguage.yml > ./syntaxes/tcl/tcl.tmLanguage.json",
        "compile": "tsc -p ./",
        "lint": "eslint src --ext ts",
        "watch": "npm run build-prepare & tsc -watch -p ./",
        "pretest": "npm run compile && npm run lint",
        "test": "node ./out/test/runTest.js",
        "generate-doc": "cd ./resources/project_manager; ./copy_documentation.sh",
        "generate-examples": "cd ./resources/project_manager; ./copy_examples.sh",
        "build-prepare": "cd ./resources/project_manager; ./generate_html.py;"
    },
    "dependencies": {
        "@octokit/rest": "16.36.0",
        "@types/node-fetch": "2.5.7",
        "@types/semver": "6.2.0",
        "abort-controller": "3.0.0",
        "extract-zip": "1.6.2",
        "fs-extra": "8.1.0",
        "js-yaml": "^3.13.1",
        "netlistsvg": "https://github.com/TerosTechnology/netlistsvg.git#hierarchy",
        "open": "8.3.0",
        "proper-lockfile": "4.1.1",
        "semver": "7.3.5",
        "shelljs": "^0.8.3",
        "temp": "^0.9.0",
        "teroshdl": "https://github.com/TerosTechnology/colibri.git#master",
        "teroshdl2": "https://github.com/TerosTechnology/colibri2.git#main",
        "tmp": "0.2.1",
        "vscode-languageclient": "7.0.0-next.6",
        "xml2js": "0.4.23"
    },
    "devDependencies": {
        "@types/glob": "^7.1.1",
        "@types/mocha": "^7.0.2",
        "@types/node": "^13.11.0",
        "@types/vscode": "^1.45.0",
        "@typescript-eslint/eslint-plugin": "^2.30.0",
        "@typescript-eslint/parser": "^2.30.0",
        "eslint": "^6.8.0",
        "glob": "^7.1.6",
        "js-yaml": "^3.13.1",
        "mocha": "^7.1.2",
        "typescript": "4.5.5",
        "vscode-test": "^1.3.0",
        "shx": "^0.3.3"
    }
}
