

================================================================
== Vitis HLS Report for 'krnl_bp'
================================================================
* Date:           Tue Apr 15 09:07:36 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_main  |        ?|        ?|      1111|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 263
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 84 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 264 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 265 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 266 [1/1] (1.00ns)   --->   "%vec_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vec_q"   --->   Operation 266 'read' 'vec_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 267 [1/1] (1.00ns)   --->   "%mat_p_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mat_p"   --->   Operation 267 'read' 'mat_p_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shiftreg_loc = alloca i64 1"   --->   Operation 268 'alloca' 'shiftreg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%norm_u_loc = alloca i64 1"   --->   Operation 269 'alloca' 'norm_u_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%norm_z_1_loc = alloca i64 1"   --->   Operation 270 'alloca' 'norm_z_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%norm_x_1_loc = alloca i64 1"   --->   Operation 271 'alloca' 'norm_x_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%s_norm_1_loc = alloca i64 1"   --->   Operation 272 'alloca' 's_norm_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%r_norm_1_loc = alloca i64 1"   --->   Operation 273 'alloca' 'r_norm_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mat_p_read, i32 6, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 274 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %vec_q_read, i32 5, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 275 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.38ns)   --->   "%store_ln967 = store i32 0, i32 %i_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 276 'store' 'store_ln967' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i58 %trunc_ln" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 277 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln19" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 278 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [70/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 279 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i59 %trunc_ln19_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 280 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln19_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 281 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [70/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 282 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 283 [69/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 283 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 284 [69/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 284 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 285 [68/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 285 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 286 [68/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 286 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 287 [67/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 287 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 288 [67/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 288 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 289 [66/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 289 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 290 [66/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 290 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 291 [65/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 291 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 292 [65/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 292 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 293 [64/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 293 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 294 [64/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 294 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 295 [63/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 295 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 296 [63/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 296 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 297 [62/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 297 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 298 [62/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 298 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 299 [61/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 299 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 300 [61/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 300 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 301 [60/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 301 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 302 [60/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 302 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 303 [59/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 303 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 304 [59/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 304 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 305 [58/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 305 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 306 [58/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 306 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 307 [57/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 307 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 308 [57/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 308 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 309 [56/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 309 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 310 [56/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 310 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 311 [55/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 311 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 312 [55/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 312 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 313 [54/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 313 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 314 [54/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 314 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 315 [53/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 315 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 316 [53/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 316 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 317 [52/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 317 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 318 [52/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 318 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 319 [51/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 319 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 320 [51/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 320 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 321 [50/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 321 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 322 [50/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 322 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 323 [49/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 323 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 324 [49/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 324 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 325 [48/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 325 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 326 [48/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 326 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 327 [47/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 327 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 328 [47/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 328 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 329 [46/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 329 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 330 [46/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 330 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 331 [45/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 331 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 332 [45/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 332 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 333 [44/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 333 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 334 [44/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 334 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 335 [43/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 335 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 336 [43/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 336 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 337 [42/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 337 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 338 [42/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 338 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 339 [41/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 339 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 340 [41/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 340 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 341 [40/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 341 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 342 [40/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 342 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 343 [39/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 343 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 344 [39/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 344 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 345 [38/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 345 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 346 [38/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 346 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 347 [37/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 347 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 348 [37/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 348 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 349 [36/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 349 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 350 [36/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 350 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 351 [35/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 351 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 352 [35/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 352 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 353 [34/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 353 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 354 [34/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 354 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 355 [33/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 355 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 356 [33/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 356 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 357 [32/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 357 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 358 [32/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 358 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 359 [31/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 359 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 360 [31/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 360 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 361 [30/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 361 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 362 [30/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 362 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 363 [29/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 363 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 364 [29/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 364 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 365 [28/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 365 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 366 [28/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 366 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 367 [27/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 367 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 368 [27/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 368 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 369 [26/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 369 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 370 [26/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 370 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 371 [25/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 371 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 372 [25/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 372 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 373 [24/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 373 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 374 [24/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 374 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 375 [23/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 375 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 376 [23/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 376 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 377 [22/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 377 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 378 [22/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 378 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 379 [21/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 379 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 380 [21/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 380 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 381 [20/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 381 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 382 [20/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 382 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 383 [19/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 383 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 384 [19/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 384 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 385 [18/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 385 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 386 [18/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 386 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 387 [17/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 387 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 388 [17/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 388 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 389 [16/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 389 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 390 [16/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 390 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 391 [15/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 391 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 392 [15/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 392 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 393 [14/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 393 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 394 [14/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 394 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 395 [13/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 395 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 396 [13/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 396 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 397 [12/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 397 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 398 [12/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 398 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 399 [11/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 399 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 400 [11/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 400 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 401 [10/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 401 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 402 [10/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 402 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 403 [9/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 403 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 404 [9/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 404 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 405 [8/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 405 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 406 [8/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 406 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 407 [7/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 407 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 408 [7/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 408 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 409 [6/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 409 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 410 [6/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 410 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 411 [5/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 411 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 412 [5/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 412 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 413 [4/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 413 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 414 [4/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 414 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 415 [3/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 415 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 416 [3/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 416 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 417 [2/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 417 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 418 [2/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 418 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 419 [1/70] (2.43ns)   --->   "%empty_138 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 419 'readreq' 'empty_138' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 420 [1/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem1_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 420 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 421 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 421 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 0.38>
ST_73 : Operation 422 [2/2] (0.00ns)   --->   "%call_ln19 = call void @krnl_bp_Pipeline_l_load_input, i512 %gmem0, i58 %trunc_ln, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 422 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 423 [2/2] (0.38ns)   --->   "%call_ln19 = call void @krnl_bp_Pipeline_l_load_input1, i256 %gmem1_addr_read, i32 %vec_q_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 423 'call' 'call_ln19' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 1.00>
ST_74 : Operation 424 [1/1] (1.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %alpha"   --->   Operation 424 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 425 [1/1] (1.00ns)   --->   "%rho_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %rho"   --->   Operation 425 'read' 'rho_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 426 [1/2] (0.00ns)   --->   "%call_ln19 = call void @krnl_bp_Pipeline_l_load_input, i512 %gmem0, i58 %trunc_ln, i32 %mat_p_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 426 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 427 [1/2] (0.00ns)   --->   "%call_ln19 = call void @krnl_bp_Pipeline_l_load_input1, i256 %gmem1_addr_read, i32 %vec_q_bram" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:19]   --->   Operation 427 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 428 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 428 'wait' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 429 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_1, i32 %u_stream"   --->   Operation 429 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 430 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_1, i32 %u_stream"   --->   Operation 430 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.34>
ST_77 : Operation 431 [1/1] (0.00ns)   --->   "%empty_140 = wait i32 @_ssdm_op_Wait"   --->   Operation 431 'wait' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 432 [7/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 432 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.34>
ST_78 : Operation 433 [1/1] (0.00ns)   --->   "%empty_141 = wait i32 @_ssdm_op_Wait"   --->   Operation 433 'wait' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 434 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_12, i32 %z_copy_2_stream"   --->   Operation 434 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 435 [6/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 435 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.34>
ST_79 : Operation 436 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_12, i32 %z_copy_2_stream"   --->   Operation 436 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 437 [5/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 437 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.34>
ST_80 : Operation 438 [1/1] (0.00ns)   --->   "%empty_142 = wait i32 @_ssdm_op_Wait"   --->   Operation 438 'wait' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 439 [4/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 439 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.34>
ST_81 : Operation 440 [1/1] (0.00ns)   --->   "%empty_143 = wait i32 @_ssdm_op_Wait"   --->   Operation 440 'wait' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_13, i32 %z_old_stream"   --->   Operation 441 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 442 [3/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 442 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.34>
ST_82 : Operation 443 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_677_13, i32 %z_old_stream"   --->   Operation 443 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 444 [2/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 444 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.34>
ST_83 : Operation 445 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mac_res_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %mac_res_stream, i32 %mac_res_stream"   --->   Operation 445 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 446 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @q_stream_str, i32 1, void @p_str, void @p_str, i32 36, i32 36, i32 %q_stream, i32 %q_stream"   --->   Operation 446 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 447 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %u_copy_1_stream, i32 %u_copy_1_stream"   --->   Operation 447 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 448 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %u_copy_2_stream, i32 %u_copy_2_stream"   --->   Operation 448 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 449 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @u_copy_3_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %u_copy_3_stream, i32 %u_copy_3_stream"   --->   Operation 449 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 450 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @u_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %u_stream, i32 %u_stream"   --->   Operation 450 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 451 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_1_stream"   --->   Operation 451 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 452 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_2_stream"   --->   Operation 452 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 453 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_copy_3_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_copy_3_stream, i32 %x_hat_copy_3_stream"   --->   Operation 453 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 454 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_stream, i32 %x_hat_stream"   --->   Operation 454 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 455 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_u_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_u_stream, i32 %x_hat_u_stream"   --->   Operation 455 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 456 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @x_hat_z_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_hat_z_stream, i32 %x_hat_z_stream"   --->   Operation 456 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 457 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @x_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %x_stream, i32 %x_stream"   --->   Operation 457 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 458 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @z_copy_1_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %z_copy_1_stream, i32 %z_copy_1_stream"   --->   Operation 458 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 459 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @z_copy_2_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %z_copy_2_stream, i32 %z_copy_2_stream"   --->   Operation 459 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 460 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @z_old_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %z_old_stream, i32 %z_old_stream"   --->   Operation 460 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 461 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @z_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %z_stream, i32 %z_stream"   --->   Operation 461 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 462 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @z_u_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %z_u_stream, i32 %z_u_stream"   --->   Operation 462 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 463 [1/1] (0.00ns)   --->   "%spectopmodule_ln874 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_35" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:874]   --->   Operation 463 'spectopmodule' 'spectopmodule_ln874' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln874 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:874]   --->   Operation 464 'specinterface' 'specinterface_ln874' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 465 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty, void @empty_12, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 465 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 466 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 466 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 467 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_11, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_2, void @empty_12, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 467 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 468 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 468 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem2, void @empty_11, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_14, void @empty_12, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 469 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 470 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem2"   --->   Operation 470 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_34, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 471 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mat_p, void @empty_19, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_28, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 473 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 474 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec_q, void @empty_19, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 474 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_27, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 475 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 476 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_19, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_15, i32 4294967295, i32 0"   --->   Operation 476 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 477 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rho"   --->   Operation 477 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 478 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_0, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 478 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 479 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rho, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 479 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 480 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 480 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 481 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_9, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 481 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 482 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 482 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 483 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_24, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 483 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 484 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 484 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 485 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 485 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 486 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_old_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 486 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 487 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 487 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 488 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 488 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_copy_3_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 489 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 490 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 490 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 491 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 491 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 492 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_res_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 492 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 495 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 498 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_copy_3_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 498 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 499 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 500 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 500 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 501 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 501 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_hat_z_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 503 [1/1] (0.00ns)   --->   "%empty_144 = wait i32 @_ssdm_op_Wait"   --->   Operation 503 'wait' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 504 [1/1] (0.00ns)   --->   "%sub1_to_int = bitcast i32 %rho_read"   --->   Operation 504 'bitcast' 'sub1_to_int' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 505 [1/1] (0.21ns)   --->   "%sub1_neg = xor i32 %sub1_to_int, i32 2147483648"   --->   Operation 505 'xor' 'sub1_neg' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 506 [1/1] (0.00ns)   --->   "%sub1 = bitcast i32 %sub1_neg"   --->   Operation 506 'bitcast' 'sub1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 507 [1/7] (2.34ns)   --->   "%reg_alpha = fsub i32 1, i32 %alpha_read"   --->   Operation 507 'fsub' 'reg_alpha' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln967 = br void %VITIS_LOOP_980_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 508 'br' 'br_ln967' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 509 [2/2] (0.00ns)   --->   "%call_ln974 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:974]   --->   Operation 509 'call' 'call_ln974' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 510 [1/2] (0.00ns)   --->   "%call_ln974 = call void @replicate_stream, i32 %u_stream, i32 %u_copy_1_stream, i32 %u_copy_2_stream, i32 %u_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:974]   --->   Operation 510 'call' 'call_ln974' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 511 [1/1] (0.00ns)   --->   "%empty_145 = wait i32 @_ssdm_op_Wait"   --->   Operation 511 'wait' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 512 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_980_1, i32 %z_u_stream"   --->   Operation 512 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 0.00>
ST_87 : Operation 513 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_980_1, i32 %z_u_stream"   --->   Operation 513 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 0.00>
ST_88 : Operation 514 [1/1] (0.00ns)   --->   "%empty_146 = wait i32 @_ssdm_op_Wait"   --->   Operation 514 'wait' 'empty_146' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.00>
ST_89 : Operation 515 [1/1] (0.00ns)   --->   "%empty_147 = wait i32 @_ssdm_op_Wait"   --->   Operation 515 'wait' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 516 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_vec_sub, i32 %z_copy_2_stream, i32 %u_copy_1_stream, i32 %z_u_stream"   --->   Operation 516 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 0.00>
ST_90 : Operation 517 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_vec_sub, i32 %z_copy_2_stream, i32 %u_copy_1_stream, i32 %z_u_stream"   --->   Operation 517 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 0.00>
ST_91 : Operation 518 [1/1] (0.00ns)   --->   "%empty_148 = wait i32 @_ssdm_op_Wait"   --->   Operation 518 'wait' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 519 [2/2] (0.00ns)   --->   "%call_ln995 = call void @mac, i32 %mat_p_bram, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:995]   --->   Operation 519 'call' 'call_ln995' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 0.00>
ST_92 : Operation 520 [1/2] (0.00ns)   --->   "%call_ln995 = call void @mac, i32 %mat_p_bram, i32 %p_stream, i32 %z_u_stream, i32 %mac_res_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:995]   --->   Operation 520 'call' 'call_ln995' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 0.00>
ST_93 : Operation 521 [1/1] (0.00ns)   --->   "%empty_149 = wait i32 @_ssdm_op_Wait"   --->   Operation 521 'wait' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 522 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_1001_2, i32 %mac_res_stream"   --->   Operation 522 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 0.00>
ST_94 : Operation 523 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_1001_2, i32 %mac_res_stream"   --->   Operation 523 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 94> <Delay = 0.00>
ST_95 : Operation 524 [1/1] (0.00ns)   --->   "%empty_150 = wait i32 @_ssdm_op_Wait"   --->   Operation 524 'wait' 'empty_150' <Predicate = true> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.00>
ST_96 : Operation 525 [1/1] (0.00ns)   --->   "%empty_151 = wait i32 @_ssdm_op_Wait"   --->   Operation 525 'wait' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 526 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_367_1, i32 %mac_res_stream"   --->   Operation 526 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 96> <Delay = 0.00>
ST_97 : Operation 527 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_367_1, i32 %mac_res_stream"   --->   Operation 527 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 97> <Delay = 0.00>
ST_98 : Operation 528 [1/1] (0.00ns)   --->   "%empty_152 = wait i32 @_ssdm_op_Wait"   --->   Operation 528 'wait' 'empty_152' <Predicate = true> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.00>
ST_99 : Operation 529 [1/1] (0.00ns)   --->   "%empty_153 = wait i32 @_ssdm_op_Wait"   --->   Operation 529 'wait' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 530 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_380_2, i32 %vec_q_bram, i32 %q_stream"   --->   Operation 530 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 0.00>
ST_100 : Operation 531 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_380_2, i32 %vec_q_bram, i32 %q_stream"   --->   Operation 531 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 100> <Delay = 0.00>
ST_101 : Operation 532 [1/1] (0.00ns)   --->   "%empty_154 = wait i32 @_ssdm_op_Wait"   --->   Operation 532 'wait' 'empty_154' <Predicate = true> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.00>
ST_102 : Operation 533 [1/1] (0.00ns)   --->   "%empty_155 = wait i32 @_ssdm_op_Wait"   --->   Operation 533 'wait' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 534 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_386_3, i32 %mac_res_stream, i32 %q_stream, i32 %x_stream"   --->   Operation 534 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 102> <Delay = 0.00>
ST_103 : Operation 535 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_386_3, i32 %mac_res_stream, i32 %q_stream, i32 %x_stream"   --->   Operation 535 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 103> <Delay = 0.00>
ST_104 : Operation 536 [1/1] (0.00ns)   --->   "%empty_156 = wait i32 @_ssdm_op_Wait"   --->   Operation 536 'wait' 'empty_156' <Predicate = true> <Delay = 0.00>

State 105 <SV = 104> <Delay = 0.00>
ST_105 : Operation 537 [1/1] (0.00ns)   --->   "%empty_157 = wait i32 @_ssdm_op_Wait"   --->   Operation 537 'wait' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 538 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_514_1, i32 %x_stream"   --->   Operation 538 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 105> <Delay = 0.00>
ST_106 : Operation 539 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_514_1, i32 %x_stream"   --->   Operation 539 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 106> <Delay = 0.00>
ST_107 : Operation 540 [1/1] (0.00ns)   --->   "%empty_158 = wait i32 @_ssdm_op_Wait"   --->   Operation 540 'wait' 'empty_158' <Predicate = true> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>
ST_108 : Operation 541 [1/1] (0.00ns)   --->   "%empty_159 = wait i32 @_ssdm_op_Wait"   --->   Operation 541 'wait' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 542 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_526_2, i32 %alpha_read, i32 %reg_alpha, i32 %x_stream, i32 %z_old_stream, i32 %x_hat_stream"   --->   Operation 542 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 108> <Delay = 0.00>
ST_109 : Operation 543 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_526_2, i32 %alpha_read, i32 %reg_alpha, i32 %x_stream, i32 %z_old_stream, i32 %x_hat_stream"   --->   Operation 543 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 109> <Delay = 0.00>
ST_110 : Operation 544 [1/1] (0.00ns)   --->   "%empty_160 = wait i32 @_ssdm_op_Wait"   --->   Operation 544 'wait' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 545 [2/2] (0.00ns)   --->   "%call_ln1016 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1016]   --->   Operation 545 'call' 'call_ln1016' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 110> <Delay = 0.00>
ST_111 : Operation 546 [1/2] (0.00ns)   --->   "%call_ln1016 = call void @replicate_stream, i32 %x_hat_stream, i32 %x_hat_copy_1_stream, i32 %x_hat_copy_2_stream, i32 %x_hat_copy_3_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1016]   --->   Operation 546 'call' 'call_ln1016' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 111> <Delay = 0.00>
ST_112 : Operation 547 [1/1] (0.00ns)   --->   "%empty_161 = wait i32 @_ssdm_op_Wait"   --->   Operation 547 'wait' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 548 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_bram, i32 %x_hat_copy_3_stream, i32 %x_bram"   --->   Operation 548 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 112> <Delay = 0.00>
ST_113 : Operation 549 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_bram, i32 %x_hat_copy_3_stream, i32 %x_bram"   --->   Operation 549 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 113> <Delay = 0.00>
ST_114 : Operation 550 [1/1] (0.00ns)   --->   "%empty_162 = wait i32 @_ssdm_op_Wait"   --->   Operation 550 'wait' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 551 [16/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 551 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 0.00>
ST_115 : Operation 552 [15/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 552 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 0.00>
ST_116 : Operation 553 [14/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 553 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 554 [13/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 554 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 0.00>
ST_118 : Operation 555 [12/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 555 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 0.00>
ST_119 : Operation 556 [11/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 556 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 0.00>
ST_120 : Operation 557 [10/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 557 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 0.00>
ST_121 : Operation 558 [9/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 558 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 0.00>
ST_122 : Operation 559 [8/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 559 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 0.00>
ST_123 : Operation 560 [7/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 560 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 0.00>
ST_124 : Operation 561 [6/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 561 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 0.00>
ST_125 : Operation 562 [5/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 562 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 0.00>
ST_126 : Operation 563 [4/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 563 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 0.00>
ST_127 : Operation 564 [3/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 564 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 0.00>
ST_128 : Operation 565 [2/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 565 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.00>
ST_129 : Operation 566 [1/16] (0.00ns)   --->   "%call_ln1021 = call void @vec_add, i32 %x_hat_copy_1_stream, i32 %u_copy_2_stream, i32 %x_hat_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1021]   --->   Operation 566 'call' 'call_ln1021' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 129> <Delay = 0.00>
ST_130 : Operation 567 [1/1] (0.00ns)   --->   "%empty_163 = wait i32 @_ssdm_op_Wait"   --->   Operation 567 'wait' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 568 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_shrinkage, i32 %rho_read, i32 %x_hat_u_stream, i32 %z_stream"   --->   Operation 568 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 130> <Delay = 0.00>
ST_131 : Operation 569 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_shrinkage, i32 %rho_read, i32 %x_hat_u_stream, i32 %z_stream"   --->   Operation 569 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 131> <Delay = 0.00>
ST_132 : Operation 570 [1/1] (0.00ns)   --->   "%empty_164 = wait i32 @_ssdm_op_Wait"   --->   Operation 570 'wait' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 571 [2/2] (0.00ns)   --->   "%call_ln1026 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1026]   --->   Operation 571 'call' 'call_ln1026' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 132> <Delay = 0.00>
ST_133 : Operation 572 [1/2] (0.00ns)   --->   "%call_ln1026 = call void @replicate_stream, i32 %z_stream, i32 %z_old_stream, i32 %z_copy_1_stream, i32 %z_copy_2_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1026]   --->   Operation 572 'call' 'call_ln1026' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 133> <Delay = 0.00>
ST_134 : Operation 573 [1/1] (0.00ns)   --->   "%empty_165 = wait i32 @_ssdm_op_Wait"   --->   Operation 573 'wait' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 574 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_vec_sub4, i32 %x_hat_copy_2_stream, i32 %z_copy_1_stream, i32 %x_hat_z_stream"   --->   Operation 574 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 134> <Delay = 0.00>
ST_135 : Operation 575 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_vec_sub4, i32 %x_hat_copy_2_stream, i32 %z_copy_1_stream, i32 %x_hat_z_stream"   --->   Operation 575 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 135> <Delay = 0.00>
ST_136 : Operation 576 [1/1] (0.00ns)   --->   "%empty_166 = wait i32 @_ssdm_op_Wait"   --->   Operation 576 'wait' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 577 [16/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 577 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 136> <Delay = 0.00>
ST_137 : Operation 578 [15/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 578 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 137> <Delay = 0.00>
ST_138 : Operation 579 [14/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 579 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 138> <Delay = 0.00>
ST_139 : Operation 580 [13/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 580 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 139> <Delay = 0.00>
ST_140 : Operation 581 [12/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 581 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 140> <Delay = 0.00>
ST_141 : Operation 582 [11/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 582 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 141> <Delay = 0.00>
ST_142 : Operation 583 [10/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 583 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 142> <Delay = 0.00>
ST_143 : Operation 584 [9/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 584 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 143> <Delay = 0.00>
ST_144 : Operation 585 [8/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 585 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 144> <Delay = 0.00>
ST_145 : Operation 586 [7/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 586 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 0.00>
ST_146 : Operation 587 [6/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 587 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 0.00>
ST_147 : Operation 588 [5/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 588 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 147> <Delay = 0.00>
ST_148 : Operation 589 [4/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 589 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 148> <Delay = 0.00>
ST_149 : Operation 590 [3/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 590 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 149> <Delay = 0.00>
ST_150 : Operation 591 [2/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 591 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 150> <Delay = 0.00>
ST_151 : Operation 592 [1/16] (0.00ns)   --->   "%call_ln1032 = call void @vec_add, i32 %x_hat_z_stream, i32 %u_copy_3_stream, i32 %u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1032]   --->   Operation 592 'call' 'call_ln1032' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 151> <Delay = 0.00>
ST_152 : Operation 593 [1/1] (0.00ns)   --->   "%empty_167 = wait i32 @_ssdm_op_Wait"   --->   Operation 593 'wait' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 594 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_1045_3, i32 %sub1, i32 %r_norm_1_loc, i32 %s_norm_1_loc, i32 %norm_x_1_loc, i32 %norm_z_1_loc, i32 %norm_u_loc, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i32 %z_old_stream, i32 %u_stream, i32 %x_bram, i32 %z_copy_2_stream"   --->   Operation 594 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 152> <Delay = 0.00>
ST_153 : Operation 595 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_1045_3, i32 %sub1, i32 %r_norm_1_loc, i32 %s_norm_1_loc, i32 %norm_x_1_loc, i32 %norm_z_1_loc, i32 %norm_u_loc, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i32 %z_old_stream, i32 %u_stream, i32 %x_bram, i32 %z_copy_2_stream"   --->   Operation 595 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 2.29>
ST_154 : Operation 596 [1/1] (0.00ns)   --->   "%norm_u_loc_load = load i32 %norm_u_loc"   --->   Operation 596 'load' 'norm_u_loc_load' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 597 [1/1] (0.00ns)   --->   "%empty_168 = wait i32 @_ssdm_op_Wait"   --->   Operation 597 'wait' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 598 [12/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 598 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.29>
ST_155 : Operation 599 [11/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 599 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.29>
ST_156 : Operation 600 [1/1] (0.00ns)   --->   "%norm_x_1_loc_load = load i32 %norm_x_1_loc"   --->   Operation 600 'load' 'norm_x_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 601 [1/1] (0.00ns)   --->   "%norm_z_1_loc_load = load i32 %norm_z_1_loc"   --->   Operation 601 'load' 'norm_z_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 602 [12/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 602 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 603 [12/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 603 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 604 [10/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 604 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.29>
ST_157 : Operation 605 [11/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 605 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 606 [11/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 606 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 607 [9/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 607 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.29>
ST_158 : Operation 608 [10/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 608 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 609 [10/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 609 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 610 [8/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 610 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.29>
ST_159 : Operation 611 [9/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 611 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 612 [9/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 612 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 613 [7/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 613 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.29>
ST_160 : Operation 614 [8/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 614 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 615 [8/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 615 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 616 [6/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 616 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.29>
ST_161 : Operation 617 [7/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 617 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 618 [7/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 618 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 619 [5/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 619 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.29>
ST_162 : Operation 620 [6/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 620 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 621 [6/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 621 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 622 [4/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 622 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.29>
ST_163 : Operation 623 [5/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 623 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 624 [5/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 624 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 625 [3/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 625 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.29>
ST_164 : Operation 626 [4/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 626 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 627 [4/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 627 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 628 [2/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 628 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.29>
ST_165 : Operation 629 [3/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 629 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 630 [3/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 630 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 631 [1/12] (2.29ns)   --->   "%norm_u = fsqrt i32 @llvm.sqrt.f32, i32 %norm_u_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1090]   --->   Operation 631 'fsqrt' 'norm_u' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.32>
ST_166 : Operation 632 [2/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 632 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 633 [2/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 633 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 634 [4/4] (2.32ns)   --->   "%mul1_i1 = fmul i32 %norm_u, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 634 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.32>
ST_167 : Operation 635 [1/12] (2.29ns)   --->   "%norm_x = fsqrt i32 @llvm.sqrt.f32, i32 %norm_x_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1086]   --->   Operation 635 'fsqrt' 'norm_x' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 636 [1/12] (2.29ns)   --->   "%norm_z = fsqrt i32 @llvm.sqrt.f32, i32 %norm_z_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1088]   --->   Operation 636 'fsqrt' 'norm_z' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 637 [3/4] (2.32ns)   --->   "%mul1_i1 = fmul i32 %norm_u, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 637 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.32>
ST_168 : Operation 638 [2/2] (1.64ns)   --->   "%tmp_22 = fcmp_olt  i32 %norm_x, i32 %norm_z" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 638 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 639 [2/4] (2.32ns)   --->   "%mul1_i1 = fmul i32 %norm_u, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 639 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.32>
ST_169 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %norm_x" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 640 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224, i32 23, i32 30" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 641 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %bitcast_ln224" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 642 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln224_1 = bitcast i32 %norm_z" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 643 'bitcast' 'bitcast_ln224_1' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224_1, i32 23, i32 30" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 644 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i32 %bitcast_ln224_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 645 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 646 [1/1] (0.58ns)   --->   "%icmp_ln224 = icmp_ne  i8 %tmp_s, i8 255" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 646 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 647 [1/1] (0.75ns)   --->   "%icmp_ln224_1 = icmp_eq  i23 %trunc_ln224, i23 0" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 647 'icmp' 'icmp_ln224_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln224_1)   --->   "%or_ln224 = or i1 %icmp_ln224_1, i1 %icmp_ln224" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 648 'or' 'or_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 649 [1/1] (0.58ns)   --->   "%icmp_ln224_2 = icmp_ne  i8 %tmp_21, i8 255" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 649 'icmp' 'icmp_ln224_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 650 [1/1] (0.75ns)   --->   "%icmp_ln224_3 = icmp_eq  i23 %trunc_ln224_1, i23 0" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 650 'icmp' 'icmp_ln224_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln224_1)   --->   "%or_ln224_1 = or i1 %icmp_ln224_3, i1 %icmp_ln224_2" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 651 'or' 'or_ln224_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln224_1)   --->   "%and_ln224 = and i1 %or_ln224, i1 %or_ln224_1" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 652 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 653 [1/2] (1.64ns)   --->   "%tmp_22 = fcmp_olt  i32 %norm_x, i32 %norm_z" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 653 'fcmp' 'tmp_22' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 654 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln224_1 = and i1 %and_ln224, i1 %tmp_22" [/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:224]   --->   Operation 654 'and' 'and_ln224_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 655 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln868 = select i1 %and_ln224_1, i32 %norm_z, i32 %norm_x" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 655 'select' 'select_ln868' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 656 [1/4] (2.32ns)   --->   "%mul1_i1 = fmul i32 %norm_u, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 656 'fmul' 'mul1_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.32>
ST_170 : Operation 657 [4/4] (2.32ns)   --->   "%mul1_i = fmul i32 %select_ln868, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 657 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 658 [4/4] (2.32ns)   --->   "%mul2_i = fmul i32 %mul1_i1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 658 'fmul' 'mul2_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.32>
ST_171 : Operation 659 [3/4] (2.32ns)   --->   "%mul1_i = fmul i32 %select_ln868, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 659 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 660 [3/4] (2.32ns)   --->   "%mul2_i = fmul i32 %mul1_i1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 660 'fmul' 'mul2_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.32>
ST_172 : Operation 661 [2/4] (2.32ns)   --->   "%mul1_i = fmul i32 %select_ln868, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 661 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 662 [2/4] (2.32ns)   --->   "%mul2_i = fmul i32 %mul1_i1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 662 'fmul' 'mul2_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.32>
ST_173 : Operation 663 [1/4] (2.32ns)   --->   "%mul1_i = fmul i32 %select_ln868, i32 0.01" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 663 'fmul' 'mul1_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 664 [1/4] (2.32ns)   --->   "%mul2_i = fmul i32 %mul1_i1, i32 %rho_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 664 'fmul' 'mul2_i' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.29>
ST_174 : Operation 665 [1/1] (0.00ns)   --->   "%r_norm_1_loc_load = load i32 %r_norm_1_loc"   --->   Operation 665 'load' 'r_norm_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 666 [1/1] (0.00ns)   --->   "%s_norm_1_loc_load = load i32 %s_norm_1_loc"   --->   Operation 666 'load' 's_norm_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 667 [12/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 667 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 668 [12/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 668 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 669 [2/2] (1.54ns)   --->   "%conv2_i = fpext i32 %mul1_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 669 'fpext' 'conv2_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 670 [2/2] (1.54ns)   --->   "%conv3_i = fpext i32 %mul2_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 670 'fpext' 'conv3_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.29>
ST_175 : Operation 671 [11/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 671 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 672 [11/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 672 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 673 [1/2] (1.54ns)   --->   "%conv2_i = fpext i32 %mul1_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 673 'fpext' 'conv2_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 674 [1/2] (1.54ns)   --->   "%conv3_i = fpext i32 %mul2_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 674 'fpext' 'conv3_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.29>
ST_176 : Operation 675 [10/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 675 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 676 [10/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 676 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 677 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 677 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 678 [8/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 678 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.29>
ST_177 : Operation 679 [9/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 679 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 680 [9/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 680 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 681 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 681 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 682 [7/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 682 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.29>
ST_178 : Operation 683 [8/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 683 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 684 [8/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 684 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 685 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 685 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 686 [6/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 686 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.29>
ST_179 : Operation 687 [7/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 687 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 688 [7/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 688 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 689 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 689 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 690 [5/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 690 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.29>
ST_180 : Operation 691 [6/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 691 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 692 [6/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 692 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 693 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 693 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 694 [4/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 694 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.29>
ST_181 : Operation 695 [5/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 695 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 696 [5/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 696 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 697 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 697 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 698 [3/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 698 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.29>
ST_182 : Operation 699 [4/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 699 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 700 [4/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 700 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 701 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 701 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 702 [2/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 702 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.29>
ST_183 : Operation 703 [3/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 703 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 704 [3/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 704 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 705 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %conv2_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 705 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 706 [1/8] (1.90ns)   --->   "%add_i1 = dadd i64 %conv3_i, i64 0.000282843" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 706 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.29>
ST_184 : Operation 707 [2/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 707 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 708 [2/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 708 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 709 [2/2] (1.82ns)   --->   "%eps_pri = fptrunc i64 %add_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 709 'fptrunc' 'eps_pri' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 710 [2/2] (1.82ns)   --->   "%eps_dual = fptrunc i64 %add_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 710 'fptrunc' 'eps_dual' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.29>
ST_185 : Operation 711 [1/12] (2.29ns)   --->   "%r_norm = fsqrt i32 @llvm.sqrt.f32, i32 %r_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1082]   --->   Operation 711 'fsqrt' 'r_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 712 [1/12] (2.29ns)   --->   "%s_norm = fsqrt i32 @llvm.sqrt.f32, i32 %s_norm_1_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1084]   --->   Operation 712 'fsqrt' 's_norm' <Predicate = true> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 713 [1/2] (1.82ns)   --->   "%eps_pri = fptrunc i64 %add_i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:868]   --->   Operation 713 'fptrunc' 'eps_pri' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 714 [1/2] (1.82ns)   --->   "%eps_dual = fptrunc i64 %add_i1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:871]   --->   Operation 714 'fptrunc' 'eps_dual' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 186 <SV = 185> <Delay = 1.64>
ST_186 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln1099 = bitcast i32 %r_norm" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 715 'bitcast' 'bitcast_ln1099' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln1099, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 716 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln1099 = trunc i32 %bitcast_ln1099" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 717 'trunc' 'trunc_ln1099' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln1099_1 = bitcast i32 %eps_pri" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 718 'bitcast' 'bitcast_ln1099_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln1099_1, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 719 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln1099_1 = trunc i32 %bitcast_ln1099_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 720 'trunc' 'trunc_ln1099_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 721 [1/1] (0.58ns)   --->   "%icmp_ln1099 = icmp_ne  i8 %tmp_23, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 721 'icmp' 'icmp_ln1099' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 722 [1/1] (0.75ns)   --->   "%icmp_ln1099_1 = icmp_eq  i23 %trunc_ln1099, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 722 'icmp' 'icmp_ln1099_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 723 [1/1] (0.58ns)   --->   "%icmp_ln1099_2 = icmp_ne  i8 %tmp_24, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 723 'icmp' 'icmp_ln1099_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 724 [1/1] (0.75ns)   --->   "%icmp_ln1099_3 = icmp_eq  i23 %trunc_ln1099_1, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 724 'icmp' 'icmp_ln1099_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 725 [2/2] (1.64ns)   --->   "%tmp_25 = fcmp_olt  i32 %r_norm, i32 %eps_pri" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 725 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln1099_2 = bitcast i32 %s_norm" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 726 'bitcast' 'bitcast_ln1099_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln1099_2, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 727 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln1099_2 = trunc i32 %bitcast_ln1099_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 728 'trunc' 'trunc_ln1099_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln1099_3 = bitcast i32 %eps_dual" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 729 'bitcast' 'bitcast_ln1099_3' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln1099_3, i32 23, i32 30" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 730 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln1099_3 = trunc i32 %bitcast_ln1099_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 731 'trunc' 'trunc_ln1099_3' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 732 [1/1] (0.58ns)   --->   "%icmp_ln1099_4 = icmp_ne  i8 %tmp_26, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 732 'icmp' 'icmp_ln1099_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 733 [1/1] (0.75ns)   --->   "%icmp_ln1099_5 = icmp_eq  i23 %trunc_ln1099_2, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 733 'icmp' 'icmp_ln1099_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 734 [1/1] (0.58ns)   --->   "%icmp_ln1099_6 = icmp_ne  i8 %tmp_27, i8 255" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 734 'icmp' 'icmp_ln1099_6' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 735 [1/1] (0.75ns)   --->   "%icmp_ln1099_7 = icmp_eq  i23 %trunc_ln1099_3, i23 0" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 735 'icmp' 'icmp_ln1099_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 736 [2/2] (1.64ns)   --->   "%tmp_28 = fcmp_olt  i32 %s_norm, i32 %eps_dual" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 736 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.40>
ST_187 : Operation 737 [1/1] (0.00ns)   --->   "%i = load i32 %i_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 737 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 738 [1/1] (0.00ns)   --->   "%specloopname_ln967 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 738 'specloopname' 'specloopname_ln967' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 739 [1/1] (0.88ns)   --->   "%i_13 = add i32 %i, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 739 'add' 'i_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln1099_1)   --->   "%or_ln1099 = or i1 %icmp_ln1099_1, i1 %icmp_ln1099" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 740 'or' 'or_ln1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln1099_1)   --->   "%or_ln1099_1 = or i1 %icmp_ln1099_3, i1 %icmp_ln1099_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 741 'or' 'or_ln1099_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln1099_1)   --->   "%and_ln1099 = and i1 %or_ln1099, i1 %or_ln1099_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 742 'and' 'and_ln1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 743 [1/2] (1.64ns)   --->   "%tmp_25 = fcmp_olt  i32 %r_norm, i32 %eps_pri" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 743 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 744 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1099_1 = and i1 %and_ln1099, i1 %tmp_25" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 744 'and' 'and_ln1099_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1099)   --->   "%or_ln1099_2 = or i1 %icmp_ln1099_5, i1 %icmp_ln1099_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 745 'or' 'or_ln1099_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1099)   --->   "%or_ln1099_3 = or i1 %icmp_ln1099_7, i1 %icmp_ln1099_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 746 'or' 'or_ln1099_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1099)   --->   "%and_ln1099_2 = and i1 %or_ln1099_2, i1 %or_ln1099_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 747 'and' 'and_ln1099_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 748 [1/2] (1.64ns)   --->   "%tmp_28 = fcmp_olt  i32 %s_norm, i32 %eps_dual" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 748 'fcmp' 'tmp_28' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1099)   --->   "%and_ln1099_3 = and i1 %and_ln1099_2, i1 %tmp_28" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 749 'and' 'and_ln1099_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1099)   --->   "%and_ln1099_4 = and i1 %and_ln1099_3, i1 %and_ln1099_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 750 'and' 'and_ln1099_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln1099 = xor i1 %and_ln1099_4, i1 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1099]   --->   Operation 751 'xor' 'xor_ln1099' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 752 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %i_13, i32 1, i32 31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 752 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 753 [1/1] (0.84ns)   --->   "%icmp_ln967 = icmp_slt  i31 %tmp, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 753 'icmp' 'icmp_ln967' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 754 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_cond41 = and i1 %icmp_ln967, i1 %xor_ln1099" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 754 'and' 'or_cond41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 755 [1/1] (0.00ns)   --->   "%br_ln967 = br i1 %or_cond41, void %for.inc.i171.preheader, void %VITIS_LOOP_980_1.VITIS_LOOP_980_1_crit_edge" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 755 'br' 'br_ln967' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 756 [1/1] (0.38ns)   --->   "%store_ln967 = store i32 %i_13, i32 %i_8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:967]   --->   Operation 756 'store' 'store_ln967' <Predicate = (or_cond41)> <Delay = 0.38>
ST_187 : Operation 757 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_980_1"   --->   Operation 757 'br' 'br_ln0' <Predicate = (or_cond41)> <Delay = 0.00>
ST_187 : Operation 758 [1/1] (0.00ns)   --->   "%empty_169 = wait i32 @_ssdm_op_Wait"   --->   Operation 758 'wait' 'empty_169' <Predicate = (!or_cond41)> <Delay = 0.00>
ST_187 : Operation 759 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_1, i32 %u_stream"   --->   Operation 759 'call' 'call_ln0' <Predicate = (!or_cond41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_187 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %out_r_read, i32 5, i32 63" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 760 'partselect' 'trunc_ln1' <Predicate = (!or_cond41)> <Delay = 0.00>

State 188 <SV = 187> <Delay = 0.00>
ST_188 : Operation 761 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_1, i32 %u_stream"   --->   Operation 761 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 188> <Delay = 0.00>
ST_189 : Operation 762 [1/1] (0.00ns)   --->   "%empty_170 = wait i32 @_ssdm_op_Wait"   --->   Operation 762 'wait' 'empty_170' <Predicate = true> <Delay = 0.00>

State 190 <SV = 189> <Delay = 0.00>
ST_190 : Operation 763 [1/1] (0.00ns)   --->   "%empty_171 = wait i32 @_ssdm_op_Wait"   --->   Operation 763 'wait' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 764 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_15, i32 %z_old_stream"   --->   Operation 764 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 190> <Delay = 0.00>
ST_191 : Operation 765 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_15, i32 %z_old_stream"   --->   Operation 765 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 191> <Delay = 0.00>
ST_192 : Operation 766 [1/1] (0.00ns)   --->   "%empty_172 = wait i32 @_ssdm_op_Wait"   --->   Operation 766 'wait' 'empty_172' <Predicate = true> <Delay = 0.00>

State 193 <SV = 192> <Delay = 0.00>
ST_193 : Operation 767 [1/1] (0.00ns)   --->   "%empty_173 = wait i32 @_ssdm_op_Wait"   --->   Operation 767 'wait' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 768 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_16, i32 %z_copy_2_stream"   --->   Operation 768 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_193 : Operation 769 [2/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_mem, i256 %shiftreg_loc, i32 %x_bram"   --->   Operation 769 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 193> <Delay = 2.43>
ST_194 : Operation 770 [1/2] (0.00ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_VITIS_LOOP_843_16, i32 %z_copy_2_stream"   --->   Operation 770 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 771 [1/2] (1.04ns)   --->   "%call_ln0 = call void @krnl_bp_Pipeline_l_write_mem, i256 %shiftreg_loc, i32 %x_bram"   --->   Operation 771 'call' 'call_ln0' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1127 = sext i59 %trunc_ln1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 772 'sext' 'sext_ln1127' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 773 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i256 %gmem2, i64 %sext_ln1127" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 773 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 774 [1/1] (2.43ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i256P1A, i256 %gmem2_addr, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 774 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 2.43>
ST_195 : Operation 775 [1/1] (0.00ns)   --->   "%shiftreg_loc_load = load i256 %shiftreg_loc"   --->   Operation 775 'load' 'shiftreg_loc_load' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 776 [1/1] (2.43ns)   --->   "%write_ln1127 = write void @_ssdm_op_Write.m_axi.i256P1A, i256 %gmem2_addr, i256 %shiftreg_loc_load, i32 4294967295" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 776 'write' 'write_ln1127' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 2.43>
ST_196 : Operation 777 [68/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 777 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 2.43>
ST_197 : Operation 778 [67/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 778 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 2.43>
ST_198 : Operation 779 [66/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 779 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 2.43>
ST_199 : Operation 780 [65/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 780 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 2.43>
ST_200 : Operation 781 [64/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 781 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 2.43>
ST_201 : Operation 782 [63/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 782 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 2.43>
ST_202 : Operation 783 [62/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 783 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 2.43>
ST_203 : Operation 784 [61/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 784 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 2.43>
ST_204 : Operation 785 [60/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 785 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 2.43>
ST_205 : Operation 786 [59/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 786 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 2.43>
ST_206 : Operation 787 [58/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 787 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 2.43>
ST_207 : Operation 788 [57/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 788 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 2.43>
ST_208 : Operation 789 [56/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 789 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 2.43>
ST_209 : Operation 790 [55/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 790 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 2.43>
ST_210 : Operation 791 [54/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 791 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 2.43>
ST_211 : Operation 792 [53/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 792 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 2.43>
ST_212 : Operation 793 [52/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 793 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 2.43>
ST_213 : Operation 794 [51/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 794 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 213> <Delay = 2.43>
ST_214 : Operation 795 [50/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 795 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 2.43>
ST_215 : Operation 796 [49/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 796 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 2.43>
ST_216 : Operation 797 [48/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 797 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 2.43>
ST_217 : Operation 798 [47/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 798 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 2.43>
ST_218 : Operation 799 [46/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 799 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 2.43>
ST_219 : Operation 800 [45/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 800 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 219> <Delay = 2.43>
ST_220 : Operation 801 [44/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 801 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 2.43>
ST_221 : Operation 802 [43/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 802 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 2.43>
ST_222 : Operation 803 [42/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 803 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 222> <Delay = 2.43>
ST_223 : Operation 804 [41/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 804 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 2.43>
ST_224 : Operation 805 [40/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 805 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 2.43>
ST_225 : Operation 806 [39/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 806 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 225> <Delay = 2.43>
ST_226 : Operation 807 [38/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 807 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 2.43>
ST_227 : Operation 808 [37/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 808 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 2.43>
ST_228 : Operation 809 [36/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 809 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 2.43>
ST_229 : Operation 810 [35/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 810 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 2.43>
ST_230 : Operation 811 [34/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 811 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 230> <Delay = 2.43>
ST_231 : Operation 812 [33/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 812 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 231> <Delay = 2.43>
ST_232 : Operation 813 [32/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 813 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 232> <Delay = 2.43>
ST_233 : Operation 814 [31/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 814 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 2.43>
ST_234 : Operation 815 [30/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 815 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 2.43>
ST_235 : Operation 816 [29/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 816 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 2.43>
ST_236 : Operation 817 [28/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 817 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 2.43>
ST_237 : Operation 818 [27/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 818 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 237> <Delay = 2.43>
ST_238 : Operation 819 [26/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 819 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 2.43>
ST_239 : Operation 820 [25/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 820 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 239> <Delay = 2.43>
ST_240 : Operation 821 [24/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 821 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 2.43>
ST_241 : Operation 822 [23/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 822 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 2.43>
ST_242 : Operation 823 [22/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 823 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 2.43>
ST_243 : Operation 824 [21/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 824 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 243> <Delay = 2.43>
ST_244 : Operation 825 [20/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 825 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 2.43>
ST_245 : Operation 826 [19/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 826 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 2.43>
ST_246 : Operation 827 [18/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 827 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 2.43>
ST_247 : Operation 828 [17/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 828 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 247> <Delay = 2.43>
ST_248 : Operation 829 [16/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 829 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 248> <Delay = 2.43>
ST_249 : Operation 830 [15/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 830 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 249> <Delay = 2.43>
ST_250 : Operation 831 [14/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 831 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 2.43>
ST_251 : Operation 832 [13/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 832 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 2.43>
ST_252 : Operation 833 [12/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 833 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 2.43>
ST_253 : Operation 834 [11/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 834 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 2.43>
ST_254 : Operation 835 [10/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 835 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 2.43>
ST_255 : Operation 836 [9/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 836 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 255> <Delay = 2.43>
ST_256 : Operation 837 [8/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 837 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 256> <Delay = 2.43>
ST_257 : Operation 838 [7/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 838 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 2.43>
ST_258 : Operation 839 [6/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 839 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 2.43>
ST_259 : Operation 840 [5/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 840 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 2.43>
ST_260 : Operation 841 [4/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 841 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 2.43>
ST_261 : Operation 842 [3/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 842 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 261> <Delay = 2.43>
ST_262 : Operation 843 [2/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 843 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 2.43>
ST_263 : Operation 844 [1/68] (2.43ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i256P1A, i256 %gmem2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 844 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 845 [1/1] (0.00ns)   --->   "%ret_ln1127 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127]   --->   Operation 845 'ret' 'ret_ln1127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('out') on port 'out_r' [46]  (1 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [115]  (0 ns)
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_138', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem0' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [116]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) on port 'gmem1' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:19) [122]  (2.43 ns)

 <State 73>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln19', /home/bsheh002/ADMM07/alveo/src/bp.cpp:19) to 'krnl_bp_Pipeline_l_load_input1' [123]  (0.387 ns)

 <State 74>: 1ns
The critical path consists of the following:
	wire read operation ('alpha') on port 'alpha' [44]  (1 ns)

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 79>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 80>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 81>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 82>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 83>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('reg_alpha') [136]  (2.34 ns)

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0ns
The critical path consists of the following:

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 0ns
The critical path consists of the following:

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 0ns
The critical path consists of the following:

 <State 125>: 0ns
The critical path consists of the following:

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 0ns
The critical path consists of the following:

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 0ns
The critical path consists of the following:

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 0ns
The critical path consists of the following:

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0ns
The critical path consists of the following:

 <State 137>: 0ns
The critical path consists of the following:

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 0ns
The critical path consists of the following:

 <State 143>: 0ns
The critical path consists of the following:

 <State 144>: 0ns
The critical path consists of the following:

 <State 145>: 0ns
The critical path consists of the following:

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 0ns
The critical path consists of the following:

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 2.3ns
The critical path consists of the following:
	'load' operation ('norm_u_loc_load') on local variable 'norm_u_loc' [188]  (0 ns)
	'fsqrt' operation ('norm_u', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1090) [194]  (2.3 ns)

 <State 155>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_u', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1090) [194]  (2.3 ns)

 <State 156>: 2.3ns
The critical path consists of the following:
	'load' operation ('norm_x_1_loc_load') on local variable 'norm_x_1_loc' [186]  (0 ns)
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 157>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 158>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 159>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 160>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 161>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 162>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 163>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 164>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 165>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('norm_x', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1086) [192]  (2.3 ns)

 <State 166>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:871) [215]  (2.32 ns)

 <State 167>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:871) [215]  (2.32 ns)

 <State 168>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:871) [215]  (2.32 ns)

 <State 169>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:871) [215]  (2.32 ns)

 <State 170>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:868) [211]  (2.32 ns)

 <State 171>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:868) [211]  (2.32 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:868) [211]  (2.32 ns)

 <State 173>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1_i', /home/bsheh002/ADMM07/alveo/src/bp.cpp:868) [211]  (2.32 ns)

 <State 174>: 2.3ns
The critical path consists of the following:
	'load' operation ('r_norm_1_loc_load') on local variable 'r_norm_1_loc' [184]  (0 ns)
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 175>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 176>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 177>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 178>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 179>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 180>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 181>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 182>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 183>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 184>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 185>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('r_norm', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1082) [190]  (2.3 ns)

 <State 186>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1099) [233]  (1.65 ns)

 <State 187>: 2.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_25', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1099) [233]  (1.65 ns)
	'and' operation ('and_ln1099_1', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1099) [234]  (0.122 ns)
	'and' operation ('and_ln1099_4', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1099) [250]  (0 ns)
	'xor' operation ('xor_ln1099', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1099) [251]  (0.122 ns)
	'and' operation ('or_cond41', /home/bsheh002/ADMM07/alveo/src/bp.cpp:967) [254]  (0.122 ns)
	blocking operation 0.387 ns on control path)

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem2_addr', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [272]  (0 ns)
	bus request operation ('gmem2_addr_req', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [273]  (2.43 ns)

 <State 195>: 2.43ns
The critical path consists of the following:
	'load' operation ('shiftreg_loc_load') on local variable 'shiftreg_loc' [269]  (0 ns)
	bus write operation ('write_ln1127', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [274]  (2.43 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 197>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 198>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 199>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 201>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 202>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 203>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 204>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 205>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 206>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 207>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 208>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 209>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 210>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 211>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 212>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 213>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 214>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 215>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 216>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 217>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 218>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 219>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 220>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 221>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 222>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 223>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 224>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 225>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 226>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 227>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 228>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 229>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 230>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 231>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 232>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 233>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 234>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 235>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 236>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 237>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 238>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 239>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 240>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 241>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 242>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 243>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 244>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 245>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 246>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 247>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 248>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 249>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 250>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 251>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 252>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 253>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 254>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 255>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 256>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 257>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 258>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 259>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 260>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 261>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 262>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)

 <State 263>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) on port 'gmem2' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:1127) [275]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
