

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Mon Nov 16 14:30:48 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _TMR0	set	4054
    51  0000                     _LATDbits	set	3980
    52  0000                     _T0CON	set	4053
    53  0000                     _INTCON2bits	set	4081
    54  0000                     _ADCON1	set	4033
    55  0000                     _LATD	set	3980
    56  0000                     _PORTD	set	3971
    57  0000                     _LATB	set	3978
    58  0000                     _PORTB	set	3969
    59  0000                     _TRISD	set	3989
    60  0000                     _TRISB	set	3987
    61                           
    62                           ; #config settings
    63                           
    64                           	psect	cinit
    65  00007C                     __pcinit:
    66                           	callstack 0
    67  00007C                     start_initialization:
    68                           	callstack 0
    69  00007C                     __initialization:
    70                           	callstack 0
    71  00007C                     end_of_initialization:
    72                           	callstack 0
    73  00007C                     __end_of__initialization:
    74                           	callstack 0
    75  00007C  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    76  00007E  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    77  000080  0100               	movlb	0
    78  000082  EF09  F000         	goto	_main	;jump to C main() function
    79                           
    80                           	psect	cstackCOMRAM
    81  000001                     __pcstackCOMRAM:
    82                           	callstack 0
    83  000001                     ??_main:
    84  000001                     
    85                           ; 1 bytes @ 0x0
    86  000001                     	ds	1
    87                           
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 13 in file "main.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;		None
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2, status,0
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         0       0       0       0       0       0       0       0       0
   109 ;;      Temps:          1       0       0       0       0       0       0       0       0
   110 ;;      Totals:         1       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        1 bytes
   112 ;; Hardware stack levels required when called:    1
   113 ;; This function calls:
   114 ;;		Nothing
   115 ;; This function is called by:
   116 ;;		Startup code after reset
   117 ;; This function uses a non-reentrant model
   118 ;;
   119                           
   120                           	psect	text0
   121  000012                     __ptext0:
   122                           	callstack 0
   123  000012                     _main:
   124                           	callstack 30
   125  000012                     
   126                           ;main.c: 18: TRISB = 0b00000001;
   127  000012  0E01               	movlw	1
   128  000014  6E93               	movwf	147,c	;volatile
   129                           
   130                           ;main.c: 19: TRISD = 0b00000000;
   131  000016  0E00               	movlw	0
   132  000018  6E95               	movwf	149,c	;volatile
   133                           
   134                           ;main.c: 20: PORTB = 0;
   135  00001A  0E00               	movlw	0
   136  00001C  6E81               	movwf	129,c	;volatile
   137                           
   138                           ;main.c: 21: LATB = 0;
   139  00001E  0E00               	movlw	0
   140  000020  6E8A               	movwf	138,c	;volatile
   141                           
   142                           ;main.c: 22: PORTD = 0;
   143  000022  0E00               	movlw	0
   144  000024  6E83               	movwf	131,c	;volatile
   145                           
   146                           ;main.c: 23: LATD = 0;
   147  000026  0E00               	movlw	0
   148  000028  6E8C               	movwf	140,c	;volatile
   149                           
   150                           ;main.c: 25: ADCON1 = 0b00001111;
   151  00002A  0E0F               	movlw	15
   152  00002C  6EC1               	movwf	193,c	;volatile
   153  00002E                     
   154                           ;main.c: 27: INTCON2bits.RBPU = 0;
   155  00002E  9EF1               	bcf	241,7,c	;volatile
   156                           
   157                           ;main.c: 32: T0CON = 0b10011111;
   158  000030  0E9F               	movlw	159
   159  000032  6ED5               	movwf	213,c	;volatile
   160                           
   161                           ;main.c: 33: TMR0 = 0;
   162  000034  0E00               	movlw	0
   163  000036  6ED7               	movwf	215,c	;volatile
   164  000038  0E00               	movlw	0
   165  00003A  6ED6               	movwf	214,c	;volatile
   166  00003C                     l27:
   167  00003C  0004               	clrwdt		;# 
   168  00003E                     
   169                           ;main.c: 37: if (TMR0 > 10)
   170  00003E  50D7               	movf	215,w,c	;volatile
   171  000040  E109               	bnz	u10
   172  000042  0E0B               	movlw	11
   173  000044  5CD6               	subwf	214,w,c	;volatile
   174  000046  A0D8               	btfss	status,0,c
   175  000048  EF28  F000         	goto	u11
   176  00004C  EF2A  F000         	goto	u10
   177  000050                     u11:
   178  000050  EF1E  F000         	goto	l27
   179  000054                     u10:
   180  000054                     
   181                           ;main.c: 38: {;main.c: 39: LATDbits.LATD0 = ~LATDbits.LATD0;
   182  000054  B08C               	btfsc	140,0,c	;volatile
   183  000056  EF2F  F000         	goto	u21
   184  00005A  EF32  F000         	goto	u20
   185  00005E                     u21:
   186  00005E  0E01               	movlw	1
   187  000060  EF33  F000         	goto	u26
   188  000064                     u20:
   189  000064  0E00               	movlw	0
   190  000066                     u26:
   191  000066  0AFF               	xorlw	255
   192  000068  6E01               	movwf	??_main^0,c
   193  00006A  508C               	movf	140,w,c	;volatile
   194  00006C  1801               	xorwf	??_main^0,w,c
   195  00006E  0BFE               	andlw	-2
   196  000070  1801               	xorwf	??_main^0,w,c
   197  000072  6E8C               	movwf	140,c	;volatile
   198  000074  EF1E  F000         	goto	l27
   199  000078  EF07  F000         	goto	start
   200  00007C                     __end_of_main:
   201                           	callstack 0
   202                           
   203 ;; *************** function _isr *****************
   204 ;; Defined at:
   205 ;;		line 52 in file "main.c"
   206 ;; Parameters:    Size  Location     Type
   207 ;;		None
   208 ;; Auto vars:     Size  Location     Type
   209 ;;		None
   210 ;; Return value:  Size  Location     Type
   211 ;;                  1    wreg      void 
   212 ;; Registers used:
   213 ;;		None
   214 ;; Tracked objects:
   215 ;;		On entry : 0/0
   216 ;;		On exit  : 0/0
   217 ;;		Unchanged: 0/0
   218 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   219 ;;      Params:         0       0       0       0       0       0       0       0       0
   220 ;;      Locals:         0       0       0       0       0       0       0       0       0
   221 ;;      Temps:          0       0       0       0       0       0       0       0       0
   222 ;;      Totals:         0       0       0       0       0       0       0       0       0
   223 ;;Total ram usage:        0 bytes
   224 ;; Hardware stack levels used:    1
   225 ;; This function calls:
   226 ;;		Nothing
   227 ;; This function is called by:
   228 ;;		Interrupt level 2
   229 ;; This function uses a non-reentrant model
   230 ;;
   231                           
   232                           	psect	intcode
   233  000008                     __pintcode:
   234                           	callstack 0
   235  000008                     _isr:
   236                           	callstack 30
   237                           
   238                           ;incstack = 0
   239  000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   240  00000A  ED43  F000         	call	int_func,f	;refresh shadow registers
   241                           
   242                           	psect	intcode_body
   243  000086                     __pintcode_body:
   244                           	callstack 30
   245  000086                     int_func:
   246                           	callstack 30
   247  000086  0006               	pop		; remove dummy address from shadow register refresh
   248  000088  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   249  00008A  0011               	retfie		f
   250  00008C                     __end_of_isr:
   251                           	callstack 0
   252  0000                     
   253                           	psect	rparam
   254  0000                     
   255                           	psect	temp
   256  000002                     btemp:
   257                           	callstack 0
   258  000002                     	ds	1
   259  0000                     int$flags	set	btemp
   260  0000                     wtemp8	set	btemp+1
   261  0000                     ttemp5	set	btemp+1
   262  0000                     ttemp6	set	btemp+4
   263  0000                     ttemp7	set	btemp+8
   264                           
   265                           	psect	idloc
   266                           
   267                           ;Config register IDLOC0 @ 0x200000
   268                           ;	unspecified, using default values
   269  200000                     	org	2097152
   270  200000  FF                 	db	255
   271                           
   272                           ;Config register IDLOC1 @ 0x200001
   273                           ;	unspecified, using default values
   274  200001                     	org	2097153
   275  200001  FF                 	db	255
   276                           
   277                           ;Config register IDLOC2 @ 0x200002
   278                           ;	unspecified, using default values
   279  200002                     	org	2097154
   280  200002  FF                 	db	255
   281                           
   282                           ;Config register IDLOC3 @ 0x200003
   283                           ;	unspecified, using default values
   284  200003                     	org	2097155
   285  200003  FF                 	db	255
   286                           
   287                           ;Config register IDLOC4 @ 0x200004
   288                           ;	unspecified, using default values
   289  200004                     	org	2097156
   290  200004  FF                 	db	255
   291                           
   292                           ;Config register IDLOC5 @ 0x200005
   293                           ;	unspecified, using default values
   294  200005                     	org	2097157
   295  200005  FF                 	db	255
   296                           
   297                           ;Config register IDLOC6 @ 0x200006
   298                           ;	unspecified, using default values
   299  200006                     	org	2097158
   300  200006  FF                 	db	255
   301                           
   302                           ;Config register IDLOC7 @ 0x200007
   303                           ;	unspecified, using default values
   304  200007                     	org	2097159
   305  200007  FF                 	db	255
   306                           
   307                           	psect	config
   308                           
   309                           ;Config register CONFIG1L @ 0x300000
   310                           ;	PLL Prescaler Selection bits
   311                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   312                           ;	System Clock Postscaler Selection bits
   313                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   314                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   315                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   316  300000                     	org	3145728
   317  300000  00                 	db	0
   318                           
   319                           ;Config register CONFIG1H @ 0x300001
   320                           ;	Oscillator Selection bits
   321                           ;	FOSC = HS, HS oscillator (HS)
   322                           ;	Fail-Safe Clock Monitor Enable bit
   323                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   324                           ;	Internal/External Oscillator Switchover bit
   325                           ;	IESO = OFF, Oscillator Switchover mode disabled
   326  300001                     	org	3145729
   327  300001  0C                 	db	12
   328                           
   329                           ;Config register CONFIG2L @ 0x300002
   330                           ;	Power-up Timer Enable bit
   331                           ;	PWRT = OFF, PWRT disabled
   332                           ;	Brown-out Reset Enable bits
   333                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   334                           ;	Brown-out Reset Voltage bits
   335                           ;	BORV = 3, Minimum setting 2.05V
   336                           ;	USB Voltage Regulator Enable bit
   337                           ;	VREGEN = OFF, USB voltage regulator disabled
   338  300002                     	org	3145730
   339  300002  1F                 	db	31
   340                           
   341                           ;Config register CONFIG2H @ 0x300003
   342                           ;	Watchdog Timer Enable bit
   343                           ;	WDT = ON, WDT enabled
   344                           ;	Watchdog Timer Postscale Select bits
   345                           ;	WDTPS = 32768, 1:32768
   346  300003                     	org	3145731
   347  300003  1F                 	db	31
   348                           
   349                           ; Padding undefined space
   350  300004                     	org	3145732
   351  300004  FF                 	db	255
   352                           
   353                           ;Config register CONFIG3H @ 0x300005
   354                           ;	CCP2 MUX bit
   355                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   356                           ;	PORTB A/D Enable bit
   357                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   358                           ;	Low-Power Timer 1 Oscillator Enable bit
   359                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   360                           ;	MCLR Pin Enable bit
   361                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   362  300005                     	org	3145733
   363  300005  81                 	db	129
   364                           
   365                           ;Config register CONFIG4L @ 0x300006
   366                           ;	Stack Full/Underflow Reset Enable bit
   367                           ;	STVREN = ON, Stack full/underflow will cause Reset
   368                           ;	Single-Supply ICSP Enable bit
   369                           ;	LVP = ON, Single-Supply ICSP enabled
   370                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   371                           ;	ICPRT = OFF, ICPORT disabled
   372                           ;	Extended Instruction Set Enable bit
   373                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   374                           ;	Background Debugger Enable bit
   375                           ;	DEBUG = 0x1, unprogrammed default
   376  300006                     	org	3145734
   377  300006  85                 	db	133
   378                           
   379                           ; Padding undefined space
   380  300007                     	org	3145735
   381  300007  FF                 	db	255
   382                           
   383                           ;Config register CONFIG5L @ 0x300008
   384                           ;	Code Protection bit
   385                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   386                           ;	Code Protection bit
   387                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   388                           ;	Code Protection bit
   389                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   390                           ;	Code Protection bit
   391                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   392  300008                     	org	3145736
   393  300008  0F                 	db	15
   394                           
   395                           ;Config register CONFIG5H @ 0x300009
   396                           ;	Boot Block Code Protection bit
   397                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   398                           ;	Data EEPROM Code Protection bit
   399                           ;	CPD = OFF, Data EEPROM is not code-protected
   400  300009                     	org	3145737
   401  300009  C0                 	db	192
   402                           
   403                           ;Config register CONFIG6L @ 0x30000A
   404                           ;	Write Protection bit
   405                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   406                           ;	Write Protection bit
   407                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   408                           ;	Write Protection bit
   409                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   410                           ;	Write Protection bit
   411                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   412  30000A                     	org	3145738
   413  30000A  0F                 	db	15
   414                           
   415                           ;Config register CONFIG6H @ 0x30000B
   416                           ;	Configuration Register Write Protection bit
   417                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   418                           ;	Boot Block Write Protection bit
   419                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   420                           ;	Data EEPROM Write Protection bit
   421                           ;	WRTD = OFF, Data EEPROM is not write-protected
   422  30000B                     	org	3145739
   423  30000B  E0                 	db	224
   424                           
   425                           ;Config register CONFIG7L @ 0x30000C
   426                           ;	Table Read Protection bit
   427                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   428                           ;	Table Read Protection bit
   429                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   430                           ;	Table Read Protection bit
   431                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   432                           ;	Table Read Protection bit
   433                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   434  30000C                     	org	3145740
   435  30000C  0F                 	db	15
   436                           
   437                           ;Config register CONFIG7H @ 0x30000D
   438                           ;	Boot Block Table Read Protection bit
   439                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   440  30000D                     	org	3145741
   441  30000D  40                 	db	64
   442                           tosu	equ	0xFFF
   443                           tosh	equ	0xFFE
   444                           tosl	equ	0xFFD
   445                           stkptr	equ	0xFFC
   446                           pclatu	equ	0xFFB
   447                           pclath	equ	0xFFA
   448                           pcl	equ	0xFF9
   449                           tblptru	equ	0xFF8
   450                           tblptrh	equ	0xFF7
   451                           tblptrl	equ	0xFF6
   452                           tablat	equ	0xFF5
   453                           prodh	equ	0xFF4
   454                           prodl	equ	0xFF3
   455                           indf0	equ	0xFEF
   456                           postinc0	equ	0xFEE
   457                           postdec0	equ	0xFED
   458                           preinc0	equ	0xFEC
   459                           plusw0	equ	0xFEB
   460                           fsr0h	equ	0xFEA
   461                           fsr0l	equ	0xFE9
   462                           wreg	equ	0xFE8
   463                           indf1	equ	0xFE7
   464                           postinc1	equ	0xFE6
   465                           postdec1	equ	0xFE5
   466                           preinc1	equ	0xFE4
   467                           plusw1	equ	0xFE3
   468                           fsr1h	equ	0xFE2
   469                           fsr1l	equ	0xFE1
   470                           bsr	equ	0xFE0
   471                           indf2	equ	0xFDF
   472                           postinc2	equ	0xFDE
   473                           postdec2	equ	0xFDD
   474                           preinc2	equ	0xFDC
   475                           plusw2	equ	0xFDB
   476                           fsr2h	equ	0xFDA
   477                           fsr2l	equ	0xFD9
   478                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _isr in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _isr in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _isr in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _isr in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _isr in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _isr                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Mon Nov 16 14:30:48 2020

                     l27 003C                       u10 0054                       u11 0050  
                     u20 0064                       u21 005E                       u26 0066  
                    l790 0054                      l784 0012                      l786 002E  
                    l788 003E                      _isr 0008                     ?_isr 0001  
                   _LATB 000F8A                     _LATD 000F8C                     i2l36 0088  
                   _TMR0 000FD6                     _main 0012                     btemp 0002  
                   start 000E             ___param_bank 000000                    ??_isr 0001  
                  ?_main 0001                    _T0CON 000FD5                    _PORTB 000F81  
                  _PORTD 000F83                    _TRISB 000F93                    _TRISD 000F95  
                  ttemp5 0003                    ttemp6 0006                    ttemp7 000A  
                  status 000FD8                    wtemp8 0003          __initialization 007C  
           __end_of_main 007C                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1               __accesstop 0060  __end_of__initialization 007C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 007C                  __ramtop 0800  
                __ptext0 0012             __size_of_isr 0084           __pintcode_body 0086  
   end_of_initialization 007C                  int_func 0086      start_initialization 007C  
            __end_of_isr 008C                __pintcode 0008                 _LATDbits 000F8C  
            _INTCON2bits 000FF1                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 006A                 int$flags 0002                 intlevel2 0000  
