
gpio_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cf8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001e80  08001e80  00002e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001eb0  08001eb0  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001eb0  08001eb0  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001eb0  08001eb0  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001eb0  08001eb0  00002eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001eb4  08001eb4  00002eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001eb8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001ec4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001ec4  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000393c  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e45  00000000  00000000  00006978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003c8  00000000  00000000  000077c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002b3  00000000  00000000  00007b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001947f  00000000  00000000  00007e3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000535c  00000000  00000000  000212ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000938de  00000000  00000000  00026616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9ef4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d28  00000000  00000000  000b9f38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000bac60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e68 	.word	0x08001e68

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001e68 	.word	0x08001e68

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f962 	bl	8000494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f81c 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f860 	bl	8000298 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80001d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001dc:	4809      	ldr	r0, [pc, #36]	@ (8000204 <main+0x3c>)
 80001de:	f000 fc17 	bl	8000a10 <HAL_GPIO_ReadPin>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d006      	beq.n	80001f6 <main+0x2e>
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ee:	4806      	ldr	r0, [pc, #24]	@ (8000208 <main+0x40>)
 80001f0:	f000 fc26 	bl	8000a40 <HAL_GPIO_WritePin>
 80001f4:	e7f0      	b.n	80001d8 <main+0x10>
    }
    else
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 80001f6:	2201      	movs	r2, #1
 80001f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001fc:	4802      	ldr	r0, [pc, #8]	@ (8000208 <main+0x40>)
 80001fe:	f000 fc1f 	bl	8000a40 <HAL_GPIO_WritePin>
    if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8000202:	e7e9      	b.n	80001d8 <main+0x10>
 8000204:	48000800 	.word	0x48000800
 8000208:	48000400 	.word	0x48000400

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b090      	sub	sp, #64	@ 0x40
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0318 	add.w	r3, r7, #24
 8000216:	2228      	movs	r2, #40	@ 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f001 fdf8 	bl	8001e10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
 800022a:	60da      	str	r2, [r3, #12]
 800022c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800022e:	2301      	movs	r3, #1
 8000230:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000232:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000236:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000238:	2300      	movs	r3, #0
 800023a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800023c:	2301      	movs	r3, #1
 800023e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000240:	2302      	movs	r3, #2
 8000242:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000244:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000248:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800024a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800024e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fc0b 	bl	8000a70 <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000260:	f000 f882 	bl	8000368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000268:	2302      	movs	r3, #2
 800026a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000270:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000276:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800027a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2102      	movs	r1, #2
 8000280:	4618      	mov	r0, r3
 8000282:	f001 fc03 	bl	8001a8c <HAL_RCC_ClockConfig>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800028c:	f000 f86c 	bl	8000368 <Error_Handler>
  }
}
 8000290:	bf00      	nop
 8000292:	3740      	adds	r7, #64	@ 0x40
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}

08000298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b08a      	sub	sp, #40	@ 0x28
 800029c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0314 	add.w	r3, r7, #20
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]
 80002ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002ae:	4b2b      	ldr	r3, [pc, #172]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	4a2a      	ldr	r2, [pc, #168]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80002b8:	6153      	str	r3, [r2, #20]
 80002ba:	4b28      	ldr	r3, [pc, #160]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80002c2:	613b      	str	r3, [r7, #16]
 80002c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002c6:	4b25      	ldr	r3, [pc, #148]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	4a24      	ldr	r2, [pc, #144]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002d0:	6153      	str	r3, [r2, #20]
 80002d2:	4b22      	ldr	r3, [pc, #136]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80002da:	60fb      	str	r3, [r7, #12]
 80002dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002de:	4b1f      	ldr	r3, [pc, #124]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a1e      	ldr	r2, [pc, #120]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002e8:	6153      	str	r3, [r2, #20]
 80002ea:	4b1c      	ldr	r3, [pc, #112]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80002f2:	60bb      	str	r3, [r7, #8]
 80002f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f6:	4b19      	ldr	r3, [pc, #100]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a18      	ldr	r2, [pc, #96]	@ (800035c <MX_GPIO_Init+0xc4>)
 80002fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000300:	6153      	str	r3, [r2, #20]
 8000302:	4b16      	ldr	r3, [pc, #88]	@ (800035c <MX_GPIO_Init+0xc4>)
 8000304:	695b      	ldr	r3, [r3, #20]
 8000306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800030a:	607b      	str	r3, [r7, #4]
 800030c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000314:	4812      	ldr	r0, [pc, #72]	@ (8000360 <MX_GPIO_Init+0xc8>)
 8000316:	f000 fb93 	bl	8000a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800031a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800031e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000320:	2300      	movs	r3, #0
 8000322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000324:	2300      	movs	r3, #0
 8000326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	4619      	mov	r1, r3
 800032e:	480d      	ldr	r0, [pc, #52]	@ (8000364 <MX_GPIO_Init+0xcc>)
 8000330:	f000 f9fc 	bl	800072c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000334:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033a:	2301      	movs	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033e:	2300      	movs	r3, #0
 8000340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000342:	2300      	movs	r3, #0
 8000344:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000346:	f107 0314 	add.w	r3, r7, #20
 800034a:	4619      	mov	r1, r3
 800034c:	4804      	ldr	r0, [pc, #16]	@ (8000360 <MX_GPIO_Init+0xc8>)
 800034e:	f000 f9ed 	bl	800072c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000352:	bf00      	nop
 8000354:	3728      	adds	r7, #40	@ 0x28
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	40021000 	.word	0x40021000
 8000360:	48000400 	.word	0x48000400
 8000364:	48000800 	.word	0x48000800

08000368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800036c:	b672      	cpsid	i
}
 800036e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000370:	bf00      	nop
 8000372:	e7fd      	b.n	8000370 <Error_Handler+0x8>

08000374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800037a:	4b0f      	ldr	r3, [pc, #60]	@ (80003b8 <HAL_MspInit+0x44>)
 800037c:	699b      	ldr	r3, [r3, #24]
 800037e:	4a0e      	ldr	r2, [pc, #56]	@ (80003b8 <HAL_MspInit+0x44>)
 8000380:	f043 0301 	orr.w	r3, r3, #1
 8000384:	6193      	str	r3, [r2, #24]
 8000386:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <HAL_MspInit+0x44>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000392:	4b09      	ldr	r3, [pc, #36]	@ (80003b8 <HAL_MspInit+0x44>)
 8000394:	69db      	ldr	r3, [r3, #28]
 8000396:	4a08      	ldr	r2, [pc, #32]	@ (80003b8 <HAL_MspInit+0x44>)
 8000398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800039c:	61d3      	str	r3, [r2, #28]
 800039e:	4b06      	ldr	r3, [pc, #24]	@ (80003b8 <HAL_MspInit+0x44>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003a6:	603b      	str	r3, [r7, #0]
 80003a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003aa:	bf00      	nop
 80003ac:	370c      	adds	r7, #12
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40021000 	.word	0x40021000

080003bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003c0:	bf00      	nop
 80003c2:	e7fd      	b.n	80003c0 <NMI_Handler+0x4>

080003c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <HardFault_Handler+0x4>

080003cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <MemManage_Handler+0x4>

080003d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <BusFault_Handler+0x4>

080003dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <UsageFault_Handler+0x4>

080003e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr

080003f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f6:	bf00      	nop
 80003f8:	46bd      	mov	sp, r7
 80003fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fe:	4770      	bx	lr

08000400 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040e:	b580      	push	{r7, lr}
 8000410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000412:	f000 f885 	bl	8000520 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000420:	4b06      	ldr	r3, [pc, #24]	@ (800043c <SystemInit+0x20>)
 8000422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000426:	4a05      	ldr	r2, [pc, #20]	@ (800043c <SystemInit+0x20>)
 8000428:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800042c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000430:	bf00      	nop
 8000432:	46bd      	mov	sp, r7
 8000434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	e000ed00 	.word	0xe000ed00

08000440 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000478 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000444:	f7ff ffea 	bl	800041c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480c      	ldr	r0, [pc, #48]	@ (800047c <LoopForever+0x6>)
  ldr r1, =_edata
 800044a:	490d      	ldr	r1, [pc, #52]	@ (8000480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800044c:	4a0d      	ldr	r2, [pc, #52]	@ (8000484 <LoopForever+0xe>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a0a      	ldr	r2, [pc, #40]	@ (8000488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000460:	4c0a      	ldr	r4, [pc, #40]	@ (800048c <LoopForever+0x16>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800046e:	f001 fcd7 	bl	8001e20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000472:	f7ff fea9 	bl	80001c8 <main>

08000476 <LoopForever>:

LoopForever:
    b LoopForever
 8000476:	e7fe      	b.n	8000476 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000478:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800047c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000480:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000484:	08001eb8 	.word	0x08001eb8
  ldr r2, =_sbss
 8000488:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800048c:	2000002c 	.word	0x2000002c

08000490 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000490:	e7fe      	b.n	8000490 <ADC1_IRQHandler>
	...

08000494 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000498:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <HAL_Init+0x28>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a07      	ldr	r2, [pc, #28]	@ (80004bc <HAL_Init+0x28>)
 800049e:	f043 0310 	orr.w	r3, r3, #16
 80004a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a4:	2003      	movs	r0, #3
 80004a6:	f000 f90d 	bl	80006c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004aa:	2000      	movs	r0, #0
 80004ac:	f000 f808 	bl	80004c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004b0:	f7ff ff60 	bl	8000374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004b4:	2300      	movs	r3, #0
}
 80004b6:	4618      	mov	r0, r3
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40022000 	.word	0x40022000

080004c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004c8:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <HAL_InitTick+0x54>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b12      	ldr	r3, [pc, #72]	@ (8000518 <HAL_InitTick+0x58>)
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	4619      	mov	r1, r3
 80004d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004da:	fbb2 f3f3 	udiv	r3, r2, r3
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 f917 	bl	8000712 <HAL_SYSTICK_Config>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004ea:	2301      	movs	r3, #1
 80004ec:	e00e      	b.n	800050c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2b0f      	cmp	r3, #15
 80004f2:	d80a      	bhi.n	800050a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f4:	2200      	movs	r2, #0
 80004f6:	6879      	ldr	r1, [r7, #4]
 80004f8:	f04f 30ff 	mov.w	r0, #4294967295
 80004fc:	f000 f8ed 	bl	80006da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000500:	4a06      	ldr	r2, [pc, #24]	@ (800051c <HAL_InitTick+0x5c>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000506:	2300      	movs	r3, #0
 8000508:	e000      	b.n	800050c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800050a:	2301      	movs	r3, #1
}
 800050c:	4618      	mov	r0, r3
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000000 	.word	0x20000000
 8000518:	20000008 	.word	0x20000008
 800051c:	20000004 	.word	0x20000004

08000520 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000524:	4b06      	ldr	r3, [pc, #24]	@ (8000540 <HAL_IncTick+0x20>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	461a      	mov	r2, r3
 800052a:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <HAL_IncTick+0x24>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4413      	add	r3, r2
 8000530:	4a04      	ldr	r2, [pc, #16]	@ (8000544 <HAL_IncTick+0x24>)
 8000532:	6013      	str	r3, [r2, #0]
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	20000008 	.word	0x20000008
 8000544:	20000028 	.word	0x20000028

08000548 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  return uwTick;  
 800054c:	4b03      	ldr	r3, [pc, #12]	@ (800055c <HAL_GetTick+0x14>)
 800054e:	681b      	ldr	r3, [r3, #0]
}
 8000550:	4618      	mov	r0, r3
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	20000028 	.word	0x20000028

08000560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f003 0307 	and.w	r3, r3, #7
 800056e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000570:	4b0c      	ldr	r3, [pc, #48]	@ (80005a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000572:	68db      	ldr	r3, [r3, #12]
 8000574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000576:	68ba      	ldr	r2, [r7, #8]
 8000578:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800057c:	4013      	ands	r3, r2
 800057e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000588:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800058c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000592:	4a04      	ldr	r2, [pc, #16]	@ (80005a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000594:	68bb      	ldr	r3, [r7, #8]
 8000596:	60d3      	str	r3, [r2, #12]
}
 8000598:	bf00      	nop
 800059a:	3714      	adds	r7, #20
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	e000ed00 	.word	0xe000ed00

080005a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005ac:	4b04      	ldr	r3, [pc, #16]	@ (80005c0 <__NVIC_GetPriorityGrouping+0x18>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	0a1b      	lsrs	r3, r3, #8
 80005b2:	f003 0307 	and.w	r3, r3, #7
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000ed00 	.word	0xe000ed00

080005c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	6039      	str	r1, [r7, #0]
 80005ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	db0a      	blt.n	80005ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	b2da      	uxtb	r2, r3
 80005dc:	490c      	ldr	r1, [pc, #48]	@ (8000610 <__NVIC_SetPriority+0x4c>)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	0112      	lsls	r2, r2, #4
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	440b      	add	r3, r1
 80005e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005ec:	e00a      	b.n	8000604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	4908      	ldr	r1, [pc, #32]	@ (8000614 <__NVIC_SetPriority+0x50>)
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	f003 030f 	and.w	r3, r3, #15
 80005fa:	3b04      	subs	r3, #4
 80005fc:	0112      	lsls	r2, r2, #4
 80005fe:	b2d2      	uxtb	r2, r2
 8000600:	440b      	add	r3, r1
 8000602:	761a      	strb	r2, [r3, #24]
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000e100 	.word	0xe000e100
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000618:	b480      	push	{r7}
 800061a:	b089      	sub	sp, #36	@ 0x24
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f003 0307 	and.w	r3, r3, #7
 800062a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800062c:	69fb      	ldr	r3, [r7, #28]
 800062e:	f1c3 0307 	rsb	r3, r3, #7
 8000632:	2b04      	cmp	r3, #4
 8000634:	bf28      	it	cs
 8000636:	2304      	movcs	r3, #4
 8000638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	3304      	adds	r3, #4
 800063e:	2b06      	cmp	r3, #6
 8000640:	d902      	bls.n	8000648 <NVIC_EncodePriority+0x30>
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	3b03      	subs	r3, #3
 8000646:	e000      	b.n	800064a <NVIC_EncodePriority+0x32>
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	f04f 32ff 	mov.w	r2, #4294967295
 8000650:	69bb      	ldr	r3, [r7, #24]
 8000652:	fa02 f303 	lsl.w	r3, r2, r3
 8000656:	43da      	mvns	r2, r3
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	401a      	ands	r2, r3
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000660:	f04f 31ff 	mov.w	r1, #4294967295
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	fa01 f303 	lsl.w	r3, r1, r3
 800066a:	43d9      	mvns	r1, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000670:	4313      	orrs	r3, r2
         );
}
 8000672:	4618      	mov	r0, r3
 8000674:	3724      	adds	r7, #36	@ 0x24
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
	...

08000680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	3b01      	subs	r3, #1
 800068c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000690:	d301      	bcc.n	8000696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000692:	2301      	movs	r3, #1
 8000694:	e00f      	b.n	80006b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000696:	4a0a      	ldr	r2, [pc, #40]	@ (80006c0 <SysTick_Config+0x40>)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	3b01      	subs	r3, #1
 800069c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800069e:	210f      	movs	r1, #15
 80006a0:	f04f 30ff 	mov.w	r0, #4294967295
 80006a4:	f7ff ff8e 	bl	80005c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a8:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <SysTick_Config+0x40>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ae:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <SysTick_Config+0x40>)
 80006b0:	2207      	movs	r2, #7
 80006b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006b4:	2300      	movs	r3, #0
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	e000e010 	.word	0xe000e010

080006c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ff47 	bl	8000560 <__NVIC_SetPriorityGrouping>
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b086      	sub	sp, #24
 80006de:	af00      	add	r7, sp, #0
 80006e0:	4603      	mov	r3, r0
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006ec:	f7ff ff5c 	bl	80005a8 <__NVIC_GetPriorityGrouping>
 80006f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	68b9      	ldr	r1, [r7, #8]
 80006f6:	6978      	ldr	r0, [r7, #20]
 80006f8:	f7ff ff8e 	bl	8000618 <NVIC_EncodePriority>
 80006fc:	4602      	mov	r2, r0
 80006fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000702:	4611      	mov	r1, r2
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff5d 	bl	80005c4 <__NVIC_SetPriority>
}
 800070a:	bf00      	nop
 800070c:	3718      	adds	r7, #24
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}

08000712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b082      	sub	sp, #8
 8000716:	af00      	add	r7, sp, #0
 8000718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f7ff ffb0 	bl	8000680 <SysTick_Config>
 8000720:	4603      	mov	r3, r0
}
 8000722:	4618      	mov	r0, r3
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800072c:	b480      	push	{r7}
 800072e:	b087      	sub	sp, #28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800073a:	e14e      	b.n	80009da <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	2101      	movs	r1, #1
 8000742:	697b      	ldr	r3, [r7, #20]
 8000744:	fa01 f303 	lsl.w	r3, r1, r3
 8000748:	4013      	ands	r3, r2
 800074a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f000 8140 	beq.w	80009d4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 0303 	and.w	r3, r3, #3
 800075c:	2b01      	cmp	r3, #1
 800075e:	d005      	beq.n	800076c <HAL_GPIO_Init+0x40>
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f003 0303 	and.w	r3, r3, #3
 8000768:	2b02      	cmp	r3, #2
 800076a:	d130      	bne.n	80007ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	689b      	ldr	r3, [r3, #8]
 8000770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000772:	697b      	ldr	r3, [r7, #20]
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	2203      	movs	r2, #3
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	43db      	mvns	r3, r3
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	4013      	ands	r3, r2
 8000782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	68da      	ldr	r2, [r3, #12]
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	fa02 f303 	lsl.w	r3, r2, r3
 8000790:	693a      	ldr	r2, [r7, #16]
 8000792:	4313      	orrs	r3, r2
 8000794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007a2:	2201      	movs	r2, #1
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	fa02 f303 	lsl.w	r3, r2, r3
 80007aa:	43db      	mvns	r3, r3
 80007ac:	693a      	ldr	r2, [r7, #16]
 80007ae:	4013      	ands	r3, r2
 80007b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	091b      	lsrs	r3, r3, #4
 80007b8:	f003 0201 	and.w	r2, r3, #1
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	4313      	orrs	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	f003 0303 	and.w	r3, r3, #3
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	d017      	beq.n	800080a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	68db      	ldr	r3, [r3, #12]
 80007de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	2203      	movs	r2, #3
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43db      	mvns	r3, r3
 80007ec:	693a      	ldr	r2, [r7, #16]
 80007ee:	4013      	ands	r3, r2
 80007f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	689a      	ldr	r2, [r3, #8]
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	4313      	orrs	r3, r2
 8000802:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	693a      	ldr	r2, [r7, #16]
 8000808:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	f003 0303 	and.w	r3, r3, #3
 8000812:	2b02      	cmp	r3, #2
 8000814:	d123      	bne.n	800085e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	08da      	lsrs	r2, r3, #3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	3208      	adds	r2, #8
 800081e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000822:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	f003 0307 	and.w	r3, r3, #7
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	220f      	movs	r2, #15
 800082e:	fa02 f303 	lsl.w	r3, r2, r3
 8000832:	43db      	mvns	r3, r3
 8000834:	693a      	ldr	r2, [r7, #16]
 8000836:	4013      	ands	r3, r2
 8000838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	691a      	ldr	r2, [r3, #16]
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	f003 0307 	and.w	r3, r3, #7
 8000844:	009b      	lsls	r3, r3, #2
 8000846:	fa02 f303 	lsl.w	r3, r2, r3
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	4313      	orrs	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	08da      	lsrs	r2, r3, #3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3208      	adds	r2, #8
 8000858:	6939      	ldr	r1, [r7, #16]
 800085a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	2203      	movs	r2, #3
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	693a      	ldr	r2, [r7, #16]
 8000872:	4013      	ands	r3, r2
 8000874:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	f003 0203 	and.w	r2, r3, #3
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	693a      	ldr	r2, [r7, #16]
 8000888:	4313      	orrs	r3, r2
 800088a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800089a:	2b00      	cmp	r3, #0
 800089c:	f000 809a 	beq.w	80009d4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a0:	4b55      	ldr	r3, [pc, #340]	@ (80009f8 <HAL_GPIO_Init+0x2cc>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	4a54      	ldr	r2, [pc, #336]	@ (80009f8 <HAL_GPIO_Init+0x2cc>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	6193      	str	r3, [r2, #24]
 80008ac:	4b52      	ldr	r3, [pc, #328]	@ (80009f8 <HAL_GPIO_Init+0x2cc>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	f003 0301 	and.w	r3, r3, #1
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008b8:	4a50      	ldr	r2, [pc, #320]	@ (80009fc <HAL_GPIO_Init+0x2d0>)
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	089b      	lsrs	r3, r3, #2
 80008be:	3302      	adds	r3, #2
 80008c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	f003 0303 	and.w	r3, r3, #3
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	220f      	movs	r2, #15
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	43db      	mvns	r3, r3
 80008d6:	693a      	ldr	r2, [r7, #16]
 80008d8:	4013      	ands	r3, r2
 80008da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80008e2:	d013      	beq.n	800090c <HAL_GPIO_Init+0x1e0>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a46      	ldr	r2, [pc, #280]	@ (8000a00 <HAL_GPIO_Init+0x2d4>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d00d      	beq.n	8000908 <HAL_GPIO_Init+0x1dc>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a45      	ldr	r2, [pc, #276]	@ (8000a04 <HAL_GPIO_Init+0x2d8>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d007      	beq.n	8000904 <HAL_GPIO_Init+0x1d8>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	4a44      	ldr	r2, [pc, #272]	@ (8000a08 <HAL_GPIO_Init+0x2dc>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d101      	bne.n	8000900 <HAL_GPIO_Init+0x1d4>
 80008fc:	2303      	movs	r3, #3
 80008fe:	e006      	b.n	800090e <HAL_GPIO_Init+0x1e2>
 8000900:	2305      	movs	r3, #5
 8000902:	e004      	b.n	800090e <HAL_GPIO_Init+0x1e2>
 8000904:	2302      	movs	r3, #2
 8000906:	e002      	b.n	800090e <HAL_GPIO_Init+0x1e2>
 8000908:	2301      	movs	r3, #1
 800090a:	e000      	b.n	800090e <HAL_GPIO_Init+0x1e2>
 800090c:	2300      	movs	r3, #0
 800090e:	697a      	ldr	r2, [r7, #20]
 8000910:	f002 0203 	and.w	r2, r2, #3
 8000914:	0092      	lsls	r2, r2, #2
 8000916:	4093      	lsls	r3, r2
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	4313      	orrs	r3, r2
 800091c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800091e:	4937      	ldr	r1, [pc, #220]	@ (80009fc <HAL_GPIO_Init+0x2d0>)
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	089b      	lsrs	r3, r3, #2
 8000924:	3302      	adds	r3, #2
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800092c:	4b37      	ldr	r3, [pc, #220]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 800092e:	689b      	ldr	r3, [r3, #8]
 8000930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	43db      	mvns	r3, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000944:	2b00      	cmp	r3, #0
 8000946:	d003      	beq.n	8000950 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	4313      	orrs	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000950:	4a2e      	ldr	r2, [pc, #184]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000956:	4b2d      	ldr	r3, [pc, #180]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 8000958:	68db      	ldr	r3, [r3, #12]
 800095a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	43db      	mvns	r3, r3
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	4013      	ands	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d003      	beq.n	800097a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	4313      	orrs	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800097a:	4a24      	ldr	r2, [pc, #144]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000980:	4b22      	ldr	r3, [pc, #136]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	43db      	mvns	r3, r3
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4013      	ands	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000998:	2b00      	cmp	r3, #0
 800099a:	d003      	beq.n	80009a4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009a4:	4a19      	ldr	r2, [pc, #100]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009aa:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	43db      	mvns	r3, r3
 80009b4:	693a      	ldr	r2, [r7, #16]
 80009b6:	4013      	ands	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d003      	beq.n	80009ce <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009ce:	4a0f      	ldr	r2, [pc, #60]	@ (8000a0c <HAL_GPIO_Init+0x2e0>)
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	3301      	adds	r3, #1
 80009d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	fa22 f303 	lsr.w	r3, r2, r3
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	f47f aea9 	bne.w	800073c <HAL_GPIO_Init+0x10>
  }
}
 80009ea:	bf00      	nop
 80009ec:	bf00      	nop
 80009ee:	371c      	adds	r7, #28
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	40021000 	.word	0x40021000
 80009fc:	40010000 	.word	0x40010000
 8000a00:	48000400 	.word	0x48000400
 8000a04:	48000800 	.word	0x48000800
 8000a08:	48000c00 	.word	0x48000c00
 8000a0c:	40010400 	.word	0x40010400

08000a10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	460b      	mov	r3, r1
 8000a1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	691a      	ldr	r2, [r3, #16]
 8000a20:	887b      	ldrh	r3, [r7, #2]
 8000a22:	4013      	ands	r3, r2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d002      	beq.n	8000a2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	73fb      	strb	r3, [r7, #15]
 8000a2c:	e001      	b.n	8000a32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	460b      	mov	r3, r1
 8000a4a:	807b      	strh	r3, [r7, #2]
 8000a4c:	4613      	mov	r3, r2
 8000a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a50:	787b      	ldrb	r3, [r7, #1]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a56:	887a      	ldrh	r2, [r7, #2]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a5c:	e002      	b.n	8000a64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a5e:	887a      	ldrh	r2, [r7, #2]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a80:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d102      	bne.n	8000a96 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	f000 bff4 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 816d 	beq.w	8000d86 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000aac:	4bb4      	ldr	r3, [pc, #720]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b04      	cmp	r3, #4
 8000ab6:	d00c      	beq.n	8000ad2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ab8:	4bb1      	ldr	r3, [pc, #708]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b08      	cmp	r3, #8
 8000ac2:	d157      	bne.n	8000b74 <HAL_RCC_OscConfig+0x104>
 8000ac4:	4bae      	ldr	r3, [pc, #696]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ad0:	d150      	bne.n	8000b74 <HAL_RCC_OscConfig+0x104>
 8000ad2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ad6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ada:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000ade:	fa93 f3a3 	rbit	r3, r3
 8000ae2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ae6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aea:	fab3 f383 	clz	r3, r3
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000af2:	d802      	bhi.n	8000afa <HAL_RCC_OscConfig+0x8a>
 8000af4:	4ba2      	ldr	r3, [pc, #648]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	e015      	b.n	8000b26 <HAL_RCC_OscConfig+0xb6>
 8000afa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000afe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b02:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000b06:	fa93 f3a3 	rbit	r3, r3
 8000b0a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000b0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b12:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000b16:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000b1a:	fa93 f3a3 	rbit	r3, r3
 8000b1e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000b22:	4b97      	ldr	r3, [pc, #604]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b26:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b2a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000b2e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000b32:	fa92 f2a2 	rbit	r2, r2
 8000b36:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000b3a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000b3e:	fab2 f282 	clz	r2, r2
 8000b42:	b2d2      	uxtb	r2, r2
 8000b44:	f042 0220 	orr.w	r2, r2, #32
 8000b48:	b2d2      	uxtb	r2, r2
 8000b4a:	f002 021f 	and.w	r2, r2, #31
 8000b4e:	2101      	movs	r1, #1
 8000b50:	fa01 f202 	lsl.w	r2, r1, r2
 8000b54:	4013      	ands	r3, r2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 8114 	beq.w	8000d84 <HAL_RCC_OscConfig+0x314>
 8000b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f040 810b 	bne.w	8000d84 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	f000 bf85 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b84:	d106      	bne.n	8000b94 <HAL_RCC_OscConfig+0x124>
 8000b86:	4b7e      	ldr	r3, [pc, #504]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a7d      	ldr	r2, [pc, #500]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b90:	6013      	str	r3, [r2, #0]
 8000b92:	e036      	b.n	8000c02 <HAL_RCC_OscConfig+0x192>
 8000b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d10c      	bne.n	8000bbe <HAL_RCC_OscConfig+0x14e>
 8000ba4:	4b76      	ldr	r3, [pc, #472]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a75      	ldr	r2, [pc, #468]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000baa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4b73      	ldr	r3, [pc, #460]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a72      	ldr	r2, [pc, #456]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bba:	6013      	str	r3, [r2, #0]
 8000bbc:	e021      	b.n	8000c02 <HAL_RCC_OscConfig+0x192>
 8000bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000bce:	d10c      	bne.n	8000bea <HAL_RCC_OscConfig+0x17a>
 8000bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a6a      	ldr	r2, [pc, #424]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	4b68      	ldr	r3, [pc, #416]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a67      	ldr	r2, [pc, #412]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	e00b      	b.n	8000c02 <HAL_RCC_OscConfig+0x192>
 8000bea:	4b65      	ldr	r3, [pc, #404]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a64      	ldr	r2, [pc, #400]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	4b62      	ldr	r3, [pc, #392]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a61      	ldr	r2, [pc, #388]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000bfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c00:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c02:	4b5f      	ldr	r3, [pc, #380]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c06:	f023 020f 	bic.w	r2, r3, #15
 8000c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	495a      	ldr	r1, [pc, #360]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d054      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c2c:	f7ff fc8c 	bl	8000548 <HAL_GetTick>
 8000c30:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c34:	e00a      	b.n	8000c4c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c36:	f7ff fc87 	bl	8000548 <HAL_GetTick>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b64      	cmp	r3, #100	@ 0x64
 8000c44:	d902      	bls.n	8000c4c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	f000 bf19 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 8000c4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c50:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c54:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000c58:	fa93 f3a3 	rbit	r3, r3
 8000c5c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000c60:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c64:	fab3 f383 	clz	r3, r3
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c6c:	d802      	bhi.n	8000c74 <HAL_RCC_OscConfig+0x204>
 8000c6e:	4b44      	ldr	r3, [pc, #272]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	e015      	b.n	8000ca0 <HAL_RCC_OscConfig+0x230>
 8000c74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c78:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c7c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000c80:	fa93 f3a3 	rbit	r3, r3
 8000c84:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000c88:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c8c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000c90:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000c94:	fa93 f3a3 	rbit	r3, r3
 8000c98:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000c9c:	4b38      	ldr	r3, [pc, #224]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ca4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000ca8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000cac:	fa92 f2a2 	rbit	r2, r2
 8000cb0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000cb4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	b2d2      	uxtb	r2, r2
 8000cbe:	f042 0220 	orr.w	r2, r2, #32
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	f002 021f 	and.w	r2, r2, #31
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fa01 f202 	lsl.w	r2, r1, r2
 8000cce:	4013      	ands	r3, r2
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d0b0      	beq.n	8000c36 <HAL_RCC_OscConfig+0x1c6>
 8000cd4:	e057      	b.n	8000d86 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd6:	f7ff fc37 	bl	8000548 <HAL_GetTick>
 8000cda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cde:	e00a      	b.n	8000cf6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fc32 	bl	8000548 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	2b64      	cmp	r3, #100	@ 0x64
 8000cee:	d902      	bls.n	8000cf6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	f000 bec4 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 8000cf6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cfa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000d02:	fa93 f3a3 	rbit	r3, r3
 8000d06:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000d0a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d0e:	fab3 f383 	clz	r3, r3
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d16:	d802      	bhi.n	8000d1e <HAL_RCC_OscConfig+0x2ae>
 8000d18:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	e015      	b.n	8000d4a <HAL_RCC_OscConfig+0x2da>
 8000d1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d22:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d26:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000d2a:	fa93 f3a3 	rbit	r3, r3
 8000d2e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000d32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d36:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000d3a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000d3e:	fa93 f3a3 	rbit	r3, r3
 8000d42:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000d46:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <HAL_RCC_OscConfig+0x310>)
 8000d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d4e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000d52:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000d56:	fa92 f2a2 	rbit	r2, r2
 8000d5a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000d5e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	f042 0220 	orr.w	r2, r2, #32
 8000d6c:	b2d2      	uxtb	r2, r2
 8000d6e:	f002 021f 	and.w	r2, r2, #31
 8000d72:	2101      	movs	r1, #1
 8000d74:	fa01 f202 	lsl.w	r2, r1, r2
 8000d78:	4013      	ands	r3, r2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d1b0      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x270>
 8000d7e:	e002      	b.n	8000d86 <HAL_RCC_OscConfig+0x316>
 8000d80:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	f000 816c 	beq.w	8001074 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d9c:	4bcc      	ldr	r3, [pc, #816]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 030c 	and.w	r3, r3, #12
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00b      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000da8:	4bc9      	ldr	r3, [pc, #804]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 030c 	and.w	r3, r3, #12
 8000db0:	2b08      	cmp	r3, #8
 8000db2:	d16d      	bne.n	8000e90 <HAL_RCC_OscConfig+0x420>
 8000db4:	4bc6      	ldr	r3, [pc, #792]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d167      	bne.n	8000e90 <HAL_RCC_OscConfig+0x420>
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000dca:	fa93 f3a3 	rbit	r3, r3
 8000dce:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000dd2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dd6:	fab3 f383 	clz	r3, r3
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dde:	d802      	bhi.n	8000de6 <HAL_RCC_OscConfig+0x376>
 8000de0:	4bbb      	ldr	r3, [pc, #748]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	e013      	b.n	8000e0e <HAL_RCC_OscConfig+0x39e>
 8000de6:	2302      	movs	r3, #2
 8000de8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dec:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000df0:	fa93 f3a3 	rbit	r3, r3
 8000df4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000df8:	2302      	movs	r3, #2
 8000dfa:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000dfe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000e02:	fa93 f3a3 	rbit	r3, r3
 8000e06:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000e0a:	4bb1      	ldr	r3, [pc, #708]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e0e:	2202      	movs	r2, #2
 8000e10:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000e14:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000e18:	fa92 f2a2 	rbit	r2, r2
 8000e1c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000e20:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000e24:	fab2 f282 	clz	r2, r2
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f042 0220 	orr.w	r2, r2, #32
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	f002 021f 	and.w	r2, r2, #31
 8000e34:	2101      	movs	r1, #1
 8000e36:	fa01 f202 	lsl.w	r2, r1, r2
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d00a      	beq.n	8000e56 <HAL_RCC_OscConfig+0x3e6>
 8000e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	691b      	ldr	r3, [r3, #16]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d002      	beq.n	8000e56 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8000e50:	2301      	movs	r3, #1
 8000e52:	f000 be14 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e56:	4b9e      	ldr	r3, [pc, #632]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	21f8      	movs	r1, #248	@ 0xf8
 8000e6c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e70:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000e74:	fa91 f1a1 	rbit	r1, r1
 8000e78:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8000e7c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8000e80:	fab1 f181 	clz	r1, r1
 8000e84:	b2c9      	uxtb	r1, r1
 8000e86:	408b      	lsls	r3, r1
 8000e88:	4991      	ldr	r1, [pc, #580]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e8e:	e0f1      	b.n	8001074 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f000 8083 	beq.w	8000fa8 <HAL_RCC_OscConfig+0x538>
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000eac:	fa93 f3a3 	rbit	r3, r3
 8000eb0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8000eb4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eb8:	fab3 f383 	clz	r3, r3
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000ec2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	461a      	mov	r2, r3
 8000eca:	2301      	movs	r3, #1
 8000ecc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ece:	f7ff fb3b 	bl	8000548 <HAL_GetTick>
 8000ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed6:	e00a      	b.n	8000eee <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ed8:	f7ff fb36 	bl	8000548 <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d902      	bls.n	8000eee <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	f000 bdc8 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000ef8:	fa93 f3a3 	rbit	r3, r3
 8000efc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8000f00:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f04:	fab3 f383 	clz	r3, r3
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f0c:	d802      	bhi.n	8000f14 <HAL_RCC_OscConfig+0x4a4>
 8000f0e:	4b70      	ldr	r3, [pc, #448]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	e013      	b.n	8000f3c <HAL_RCC_OscConfig+0x4cc>
 8000f14:	2302      	movs	r3, #2
 8000f16:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f1a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000f1e:	fa93 f3a3 	rbit	r3, r3
 8000f22:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000f26:	2302      	movs	r3, #2
 8000f28:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000f2c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000f30:	fa93 f3a3 	rbit	r3, r3
 8000f34:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8000f38:	4b65      	ldr	r3, [pc, #404]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8000f42:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8000f46:	fa92 f2a2 	rbit	r2, r2
 8000f4a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8000f4e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000f52:	fab2 f282 	clz	r2, r2
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	f042 0220 	orr.w	r2, r2, #32
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	f002 021f 	and.w	r2, r2, #31
 8000f62:	2101      	movs	r1, #1
 8000f64:	fa01 f202 	lsl.w	r2, r1, r2
 8000f68:	4013      	ands	r3, r2
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0b4      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6e:	4b58      	ldr	r3, [pc, #352]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	21f8      	movs	r1, #248	@ 0xf8
 8000f84:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f88:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8000f8c:	fa91 f1a1 	rbit	r1, r1
 8000f90:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8000f94:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8000f98:	fab1 f181 	clz	r1, r1
 8000f9c:	b2c9      	uxtb	r1, r1
 8000f9e:	408b      	lsls	r3, r1
 8000fa0:	494b      	ldr	r1, [pc, #300]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	600b      	str	r3, [r1, #0]
 8000fa6:	e065      	b.n	8001074 <HAL_RCC_OscConfig+0x604>
 8000fa8:	2301      	movs	r3, #1
 8000faa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fae:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000fb2:	fa93 f3a3 	rbit	r3, r3
 8000fb6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8000fba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fbe:	fab3 f383 	clz	r3, r3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000fc8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	461a      	mov	r2, r3
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fab8 	bl	8000548 <HAL_GetTick>
 8000fd8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fdc:	e00a      	b.n	8000ff4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fde:	f7ff fab3 	bl	8000548 <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d902      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	f000 bd45 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001006:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800100a:	fab3 f383 	clz	r3, r3
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b3f      	cmp	r3, #63	@ 0x3f
 8001012:	d802      	bhi.n	800101a <HAL_RCC_OscConfig+0x5aa>
 8001014:	4b2e      	ldr	r3, [pc, #184]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	e013      	b.n	8001042 <HAL_RCC_OscConfig+0x5d2>
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001020:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001024:	fa93 f3a3 	rbit	r3, r3
 8001028:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800102c:	2302      	movs	r3, #2
 800102e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001032:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001036:	fa93 f3a3 	rbit	r3, r3
 800103a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800103e:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <HAL_RCC_OscConfig+0x660>)
 8001040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001042:	2202      	movs	r2, #2
 8001044:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001048:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800104c:	fa92 f2a2 	rbit	r2, r2
 8001050:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001054:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001058:	fab2 f282 	clz	r2, r2
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	f042 0220 	orr.w	r2, r2, #32
 8001062:	b2d2      	uxtb	r2, r2
 8001064:	f002 021f 	and.w	r2, r2, #31
 8001068:	2101      	movs	r1, #1
 800106a:	fa01 f202 	lsl.w	r2, r1, r2
 800106e:	4013      	ands	r3, r2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d1b4      	bne.n	8000fde <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001078:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 8115 	beq.w	80012b4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800108a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800108e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d07e      	beq.n	8001198 <HAL_RCC_OscConfig+0x728>
 800109a:	2301      	movs	r3, #1
 800109c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80010a4:	fa93 f3a3 	rbit	r3, r3
 80010a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80010ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010b0:	fab3 f383 	clz	r3, r3
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_RCC_OscConfig+0x664>)
 80010ba:	4413      	add	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	461a      	mov	r2, r3
 80010c0:	2301      	movs	r3, #1
 80010c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff fa40 	bl	8000548 <HAL_GetTick>
 80010c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010cc:	e00f      	b.n	80010ee <HAL_RCC_OscConfig+0x67e>
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010d8:	f7ff fa36 	bl	8000548 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d902      	bls.n	80010ee <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	f000 bcc8 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 80010ee:	2302      	movs	r3, #2
 80010f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80010f8:	fa93 f3a3 	rbit	r3, r3
 80010fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001104:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001108:	2202      	movs	r2, #2
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001110:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	fa93 f2a3 	rbit	r2, r3
 800111a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800111e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001128:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800112c:	2202      	movs	r2, #2
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	fa93 f2a3 	rbit	r2, r3
 800113e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001142:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001146:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001148:	4bb0      	ldr	r3, [pc, #704]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 800114a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800114c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001150:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001154:	2102      	movs	r1, #2
 8001156:	6019      	str	r1, [r3, #0]
 8001158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800115c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	fa93 f1a3 	rbit	r1, r3
 8001166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800116a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800116e:	6019      	str	r1, [r3, #0]
  return result;
 8001170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001174:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001184:	b2db      	uxtb	r3, r3
 8001186:	f003 031f 	and.w	r3, r3, #31
 800118a:	2101      	movs	r1, #1
 800118c:	fa01 f303 	lsl.w	r3, r1, r3
 8001190:	4013      	ands	r3, r2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d0a0      	beq.n	80010d8 <HAL_RCC_OscConfig+0x668>
 8001196:	e08d      	b.n	80012b4 <HAL_RCC_OscConfig+0x844>
 8001198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800119c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011a0:	2201      	movs	r2, #1
 80011a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	fa93 f2a3 	rbit	r2, r3
 80011b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80011ba:	601a      	str	r2, [r3, #0]
  return result;
 80011bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80011c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011c6:	fab3 f383 	clz	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b90      	ldr	r3, [pc, #576]	@ (8001410 <HAL_RCC_OscConfig+0x9a0>)
 80011d0:	4413      	add	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	461a      	mov	r2, r3
 80011d6:	2300      	movs	r3, #0
 80011d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011da:	f7ff f9b5 	bl	8000548 <HAL_GetTick>
 80011de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e2:	e00a      	b.n	80011fa <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011e4:	f7ff f9b0 	bl	8000548 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d902      	bls.n	80011fa <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	f000 bc42 	b.w	8001a7e <HAL_RCC_OscConfig+0x100e>
 80011fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001202:	2202      	movs	r2, #2
 8001204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800120a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	fa93 f2a3 	rbit	r2, r3
 8001214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001218:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001222:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001226:	2202      	movs	r2, #2
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800122e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	fa93 f2a3 	rbit	r2, r3
 8001238:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800123c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001246:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800124a:	2202      	movs	r2, #2
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001252:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	fa93 f2a3 	rbit	r2, r3
 800125c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001260:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001264:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001266:	4b69      	ldr	r3, [pc, #420]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 8001268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800126a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800126e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001272:	2102      	movs	r1, #2
 8001274:	6019      	str	r1, [r3, #0]
 8001276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800127a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	fa93 f1a3 	rbit	r1, r3
 8001284:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001288:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800128c:	6019      	str	r1, [r3, #0]
  return result;
 800128e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001292:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	fab3 f383 	clz	r3, r3
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	f003 031f 	and.w	r3, r3, #31
 80012a8:	2101      	movs	r1, #1
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d197      	bne.n	80011e4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 819e 	beq.w	8001606 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012d0:	4b4e      	ldr	r3, [pc, #312]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d116      	bne.n	800130a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012dc:	4b4b      	ldr	r3, [pc, #300]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	4a4a      	ldr	r2, [pc, #296]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80012e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	61d3      	str	r3, [r2, #28]
 80012e8:	4b48      	ldr	r3, [pc, #288]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80012ea:	69db      	ldr	r3, [r3, #28]
 80012ec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80012f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012f4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012fe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001302:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001304:	2301      	movs	r3, #1
 8001306:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130a:	4b42      	ldr	r3, [pc, #264]	@ (8001414 <HAL_RCC_OscConfig+0x9a4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001312:	2b00      	cmp	r3, #0
 8001314:	d11a      	bne.n	800134c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	4b3f      	ldr	r3, [pc, #252]	@ (8001414 <HAL_RCC_OscConfig+0x9a4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a3e      	ldr	r2, [pc, #248]	@ (8001414 <HAL_RCC_OscConfig+0x9a4>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001320:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001322:	f7ff f911 	bl	8000548 <HAL_GetTick>
 8001326:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132a:	e009      	b.n	8001340 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132c:	f7ff f90c 	bl	8000548 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	2b64      	cmp	r3, #100	@ 0x64
 800133a:	d901      	bls.n	8001340 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800133c:	2303      	movs	r3, #3
 800133e:	e39e      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	4b34      	ldr	r3, [pc, #208]	@ (8001414 <HAL_RCC_OscConfig+0x9a4>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0ef      	beq.n	800132c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800134c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d106      	bne.n	800136a <HAL_RCC_OscConfig+0x8fa>
 800135c:	4b2b      	ldr	r3, [pc, #172]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 800135e:	6a1b      	ldr	r3, [r3, #32]
 8001360:	4a2a      	ldr	r2, [pc, #168]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	6213      	str	r3, [r2, #32]
 8001368:	e035      	b.n	80013d6 <HAL_RCC_OscConfig+0x966>
 800136a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10c      	bne.n	8001394 <HAL_RCC_OscConfig+0x924>
 800137a:	4b24      	ldr	r3, [pc, #144]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 800137c:	6a1b      	ldr	r3, [r3, #32]
 800137e:	4a23      	ldr	r2, [pc, #140]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	6213      	str	r3, [r2, #32]
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	4a20      	ldr	r2, [pc, #128]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 800138c:	f023 0304 	bic.w	r3, r3, #4
 8001390:	6213      	str	r3, [r2, #32]
 8001392:	e020      	b.n	80013d6 <HAL_RCC_OscConfig+0x966>
 8001394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001398:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	2b05      	cmp	r3, #5
 80013a2:	d10c      	bne.n	80013be <HAL_RCC_OscConfig+0x94e>
 80013a4:	4b19      	ldr	r3, [pc, #100]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	4a18      	ldr	r2, [pc, #96]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6213      	str	r3, [r2, #32]
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	4a15      	ldr	r2, [pc, #84]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013b6:	f043 0301 	orr.w	r3, r3, #1
 80013ba:	6213      	str	r3, [r2, #32]
 80013bc:	e00b      	b.n	80013d6 <HAL_RCC_OscConfig+0x966>
 80013be:	4b13      	ldr	r3, [pc, #76]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013c4:	f023 0301 	bic.w	r3, r3, #1
 80013c8:	6213      	str	r3, [r2, #32]
 80013ca:	4b10      	ldr	r3, [pc, #64]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	4a0f      	ldr	r2, [pc, #60]	@ (800140c <HAL_RCC_OscConfig+0x99c>)
 80013d0:	f023 0304 	bic.w	r3, r3, #4
 80013d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	68db      	ldr	r3, [r3, #12]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 8087 	beq.w	80014f6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff f8ae 	bl	8000548 <HAL_GetTick>
 80013ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f0:	e012      	b.n	8001418 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff f8a9 	bl	8000548 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001402:	4293      	cmp	r3, r2
 8001404:	d908      	bls.n	8001418 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e339      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 800140a:	bf00      	nop
 800140c:	40021000 	.word	0x40021000
 8001410:	10908120 	.word	0x10908120
 8001414:	40007000 	.word	0x40007000
 8001418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800141c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001420:	2202      	movs	r2, #2
 8001422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001428:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	fa93 f2a3 	rbit	r2, r3
 8001432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001436:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001440:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001444:	2202      	movs	r2, #2
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	fa93 f2a3 	rbit	r2, r3
 8001456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800145e:	601a      	str	r2, [r3, #0]
  return result;
 8001460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001464:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001468:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800146a:	fab3 f383 	clz	r3, r3
 800146e:	b2db      	uxtb	r3, r3
 8001470:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d102      	bne.n	8001480 <HAL_RCC_OscConfig+0xa10>
 800147a:	4b98      	ldr	r3, [pc, #608]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 800147c:	6a1b      	ldr	r3, [r3, #32]
 800147e:	e013      	b.n	80014a8 <HAL_RCC_OscConfig+0xa38>
 8001480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001484:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001488:	2202      	movs	r2, #2
 800148a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001490:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f2a3 	rbit	r2, r3
 800149a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800149e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	4b8d      	ldr	r3, [pc, #564]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 80014a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80014ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80014b0:	2102      	movs	r1, #2
 80014b2:	6011      	str	r1, [r2, #0]
 80014b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80014b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	fa92 f1a2 	rbit	r1, r2
 80014c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80014c6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80014ca:	6011      	str	r1, [r2, #0]
  return result;
 80014cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80014d0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80014d4:	6812      	ldr	r2, [r2, #0]
 80014d6:	fab2 f282 	clz	r2, r2
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	f002 021f 	and.w	r2, r2, #31
 80014e6:	2101      	movs	r1, #1
 80014e8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ec:	4013      	ands	r3, r2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f43f af7f 	beq.w	80013f2 <HAL_RCC_OscConfig+0x982>
 80014f4:	e07d      	b.n	80015f2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f6:	f7ff f827 	bl	8000548 <HAL_GetTick>
 80014fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001500:	f7ff f822 	bl	8000548 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001510:	4293      	cmp	r3, r2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e2b2      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 8001518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001520:	2202      	movs	r2, #2
 8001522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001528:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	fa93 f2a3 	rbit	r2, r3
 8001532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001536:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001540:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001544:	2202      	movs	r2, #2
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800154c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	fa93 f2a3 	rbit	r2, r3
 8001556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800155a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800155e:	601a      	str	r2, [r3, #0]
  return result;
 8001560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001564:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156a:	fab3 f383 	clz	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d102      	bne.n	8001580 <HAL_RCC_OscConfig+0xb10>
 800157a:	4b58      	ldr	r3, [pc, #352]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	e013      	b.n	80015a8 <HAL_RCC_OscConfig+0xb38>
 8001580:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001584:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001588:	2202      	movs	r2, #2
 800158a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001590:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	fa93 f2a3 	rbit	r2, r3
 800159a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800159e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	4b4d      	ldr	r3, [pc, #308]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 80015a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015ac:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80015b0:	2102      	movs	r1, #2
 80015b2:	6011      	str	r1, [r2, #0]
 80015b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015b8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80015bc:	6812      	ldr	r2, [r2, #0]
 80015be:	fa92 f1a2 	rbit	r1, r2
 80015c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015c6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80015ca:	6011      	str	r1, [r2, #0]
  return result;
 80015cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015d0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	fab2 f282 	clz	r2, r2
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015e0:	b2d2      	uxtb	r2, r2
 80015e2:	f002 021f 	and.w	r2, r2, #31
 80015e6:	2101      	movs	r1, #1
 80015e8:	fa01 f202 	lsl.w	r2, r1, r2
 80015ec:	4013      	ands	r3, r2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d186      	bne.n	8001500 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015f2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d105      	bne.n	8001606 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015fa:	4b38      	ldr	r3, [pc, #224]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	4a37      	ldr	r2, [pc, #220]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 8001600:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001604:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800160a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8232 	beq.w	8001a7c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001618:	4b30      	ldr	r3, [pc, #192]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	f000 8201 	beq.w	8001a28 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800162a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	2b02      	cmp	r3, #2
 8001634:	f040 8157 	bne.w	80018e6 <HAL_RCC_OscConfig+0xe76>
 8001638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001640:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001644:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800164a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	fa93 f2a3 	rbit	r2, r3
 8001654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001658:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800165c:	601a      	str	r2, [r3, #0]
  return result;
 800165e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001662:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001666:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001668:	fab3 f383 	clz	r3, r3
 800166c:	b2db      	uxtb	r3, r3
 800166e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001672:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	461a      	mov	r2, r3
 800167a:	2300      	movs	r3, #0
 800167c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7fe ff63 	bl	8000548 <HAL_GetTick>
 8001682:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001686:	e009      	b.n	800169c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001688:	f7fe ff5e 	bl	8000548 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e1f0      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 800169c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016a0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80016a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ae:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	fa93 f2a3 	rbit	r2, r3
 80016b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016bc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80016c0:	601a      	str	r2, [r3, #0]
  return result;
 80016c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80016ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016cc:	fab3 f383 	clz	r3, r3
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80016d4:	d804      	bhi.n	80016e0 <HAL_RCC_OscConfig+0xc70>
 80016d6:	4b01      	ldr	r3, [pc, #4]	@ (80016dc <HAL_RCC_OscConfig+0xc6c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	e029      	b.n	8001730 <HAL_RCC_OscConfig+0xcc0>
 80016dc:	40021000 	.word	0x40021000
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	fa93 f2a3 	rbit	r2, r3
 80016fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001700:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800170a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800170e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001718:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	fa93 f2a3 	rbit	r2, r3
 8001722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001726:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	4bc3      	ldr	r3, [pc, #780]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 800172e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001730:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001734:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001738:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800173c:	6011      	str	r1, [r2, #0]
 800173e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001742:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001746:	6812      	ldr	r2, [r2, #0]
 8001748:	fa92 f1a2 	rbit	r1, r2
 800174c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001750:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001754:	6011      	str	r1, [r2, #0]
  return result;
 8001756:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800175a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	fab2 f282 	clz	r2, r2
 8001764:	b2d2      	uxtb	r2, r2
 8001766:	f042 0220 	orr.w	r2, r2, #32
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	f002 021f 	and.w	r2, r2, #31
 8001770:	2101      	movs	r1, #1
 8001772:	fa01 f202 	lsl.w	r2, r1, r2
 8001776:	4013      	ands	r3, r2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d185      	bne.n	8001688 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800177c:	4baf      	ldr	r3, [pc, #700]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001788:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001794:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	430b      	orrs	r3, r1
 800179e:	49a7      	ldr	r1, [pc, #668]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	604b      	str	r3, [r1, #4]
 80017a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80017ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80017b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	fa93 f2a3 	rbit	r2, r3
 80017c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80017c8:	601a      	str	r2, [r3, #0]
  return result;
 80017ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80017d2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d4:	fab3 f383 	clz	r3, r3
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80017de:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	461a      	mov	r2, r3
 80017e6:	2301      	movs	r3, #1
 80017e8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ea:	f7fe fead 	bl	8000548 <HAL_GetTick>
 80017ee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f2:	e009      	b.n	8001808 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f4:	f7fe fea8 	bl	8000548 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e13a      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 8001808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001810:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	fa93 f2a3 	rbit	r2, r3
 8001824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001828:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800182c:	601a      	str	r2, [r3, #0]
  return result;
 800182e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001832:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001836:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001840:	d802      	bhi.n	8001848 <HAL_RCC_OscConfig+0xdd8>
 8001842:	4b7e      	ldr	r3, [pc, #504]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	e027      	b.n	8001898 <HAL_RCC_OscConfig+0xe28>
 8001848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001850:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800185a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	fa93 f2a3 	rbit	r2, r3
 8001864:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001868:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001872:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001876:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001880:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	fa93 f2a3 	rbit	r2, r3
 800188a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	4b69      	ldr	r3, [pc, #420]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 8001896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001898:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800189c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80018a0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80018a4:	6011      	str	r1, [r2, #0]
 80018a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018aa:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	fa92 f1a2 	rbit	r1, r2
 80018b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018b8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80018bc:	6011      	str	r1, [r2, #0]
  return result;
 80018be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	fab2 f282 	clz	r2, r2
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	f042 0220 	orr.w	r2, r2, #32
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	f002 021f 	and.w	r2, r2, #31
 80018d8:	2101      	movs	r1, #1
 80018da:	fa01 f202 	lsl.w	r2, r1, r2
 80018de:	4013      	ands	r3, r2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d087      	beq.n	80017f4 <HAL_RCC_OscConfig+0xd84>
 80018e4:	e0ca      	b.n	8001a7c <HAL_RCC_OscConfig+0x100c>
 80018e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ea:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80018ee:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	fa93 f2a3 	rbit	r2, r3
 8001902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001906:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800190a:	601a      	str	r2, [r3, #0]
  return result;
 800190c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001910:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001914:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001916:	fab3 f383 	clz	r3, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001920:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	461a      	mov	r2, r3
 8001928:	2300      	movs	r3, #0
 800192a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7fe fe0c 	bl	8000548 <HAL_GetTick>
 8001930:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001934:	e009      	b.n	800194a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001936:	f7fe fe07 	bl	8000548 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e099      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 800194a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001952:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800195c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fa93 f2a3 	rbit	r2, r3
 8001966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800196e:	601a      	str	r2, [r3, #0]
  return result;
 8001970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001974:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001978:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800197a:	fab3 f383 	clz	r3, r3
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b3f      	cmp	r3, #63	@ 0x3f
 8001982:	d802      	bhi.n	800198a <HAL_RCC_OscConfig+0xf1a>
 8001984:	4b2d      	ldr	r3, [pc, #180]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	e027      	b.n	80019da <HAL_RCC_OscConfig+0xf6a>
 800198a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800198e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800199c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019aa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80019b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fa93 f2a3 	rbit	r2, r3
 80019cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <HAL_RCC_OscConfig+0xfcc>)
 80019d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019de:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80019e2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019e6:	6011      	str	r1, [r2, #0]
 80019e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019ec:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80019f0:	6812      	ldr	r2, [r2, #0]
 80019f2:	fa92 f1a2 	rbit	r1, r2
 80019f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019fa:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80019fe:	6011      	str	r1, [r2, #0]
  return result;
 8001a00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a04:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	fab2 f282 	clz	r2, r2
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	f042 0220 	orr.w	r2, r2, #32
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	f002 021f 	and.w	r2, r2, #31
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a20:	4013      	ands	r3, r2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d187      	bne.n	8001936 <HAL_RCC_OscConfig+0xec6>
 8001a26:	e029      	b.n	8001a7c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d103      	bne.n	8001a40 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e020      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
 8001a3c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_RCC_OscConfig+0x1018>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a48:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001a4c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d10b      	bne.n	8001a78 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001a60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001a64:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d001      	beq.n	8001a7c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e000      	b.n	8001a7e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000

08001a8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b09e      	sub	sp, #120	@ 0x78
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e154      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa4:	4b89      	ldr	r3, [pc, #548]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d910      	bls.n	8001ad4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab2:	4b86      	ldr	r3, [pc, #536]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f023 0207 	bic.w	r2, r3, #7
 8001aba:	4984      	ldr	r1, [pc, #528]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac2:	4b82      	ldr	r3, [pc, #520]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d001      	beq.n	8001ad4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e13c      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d008      	beq.n	8001af2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae0:	4b7b      	ldr	r3, [pc, #492]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	4978      	ldr	r1, [pc, #480]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 80cd 	beq.w	8001c9a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d137      	bne.n	8001b78 <HAL_RCC_ClockConfig+0xec>
 8001b08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b10:	fa93 f3a3 	rbit	r3, r3
 8001b14:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001b16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b18:	fab3 f383 	clz	r3, r3
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b20:	d802      	bhi.n	8001b28 <HAL_RCC_ClockConfig+0x9c>
 8001b22:	4b6b      	ldr	r3, [pc, #428]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	e00f      	b.n	8001b48 <HAL_RCC_ClockConfig+0xbc>
 8001b28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001b30:	fa93 f3a3 	rbit	r3, r3
 8001b34:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b36:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001b3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001b3e:	fa93 f3a3 	rbit	r3, r3
 8001b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b44:	4b62      	ldr	r3, [pc, #392]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001b4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001b50:	fa92 f2a2 	rbit	r2, r2
 8001b54:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001b56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001b58:	fab2 f282 	clz	r2, r2
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	f042 0220 	orr.w	r2, r2, #32
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	f002 021f 	and.w	r2, r2, #31
 8001b68:	2101      	movs	r1, #1
 8001b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d171      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e0ea      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d137      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x164>
 8001b80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b84:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b88:	fa93 f3a3 	rbit	r3, r3
 8001b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b98:	d802      	bhi.n	8001ba0 <HAL_RCC_ClockConfig+0x114>
 8001b9a:	4b4d      	ldr	r3, [pc, #308]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	e00f      	b.n	8001bc0 <HAL_RCC_ClockConfig+0x134>
 8001ba0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ba8:	fa93 f3a3 	rbit	r3, r3
 8001bac:	647b      	str	r3, [r7, #68]	@ 0x44
 8001bae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8001bb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bbc:	4b44      	ldr	r3, [pc, #272]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bc4:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001bc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001bc8:	fa92 f2a2 	rbit	r2, r2
 8001bcc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001bce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001bd0:	fab2 f282 	clz	r2, r2
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	f042 0220 	orr.w	r2, r2, #32
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	f002 021f 	and.w	r2, r2, #31
 8001be0:	2101      	movs	r1, #1
 8001be2:	fa01 f202 	lsl.w	r2, r1, r2
 8001be6:	4013      	ands	r3, r2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d135      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e0ae      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bf6:	fa93 f3a3 	rbit	r3, r3
 8001bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfe:	fab3 f383 	clz	r3, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c06:	d802      	bhi.n	8001c0e <HAL_RCC_ClockConfig+0x182>
 8001c08:	4b31      	ldr	r3, [pc, #196]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	e00d      	b.n	8001c2a <HAL_RCC_ClockConfig+0x19e>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	623b      	str	r3, [r7, #32]
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	61fb      	str	r3, [r7, #28]
 8001c26:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	61ba      	str	r2, [r7, #24]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	fa92 f2a2 	rbit	r2, r2
 8001c34:	617a      	str	r2, [r7, #20]
  return result;
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	fab2 f282 	clz	r2, r2
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	f042 0220 	orr.w	r2, r2, #32
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	f002 021f 	and.w	r2, r2, #31
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e07a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c58:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 0203 	bic.w	r2, r3, #3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	491a      	ldr	r1, [pc, #104]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c6a:	f7fe fc6d 	bl	8000548 <HAL_GetTick>
 8001c6e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c70:	e00a      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c72:	f7fe fc69 	bl	8000548 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e062      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c88:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <HAL_RCC_ClockConfig+0x244>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 020c 	and.w	r2, r3, #12
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d1eb      	bne.n	8001c72 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d215      	bcs.n	8001cd4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca8:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 0207 	bic.w	r2, r3, #7
 8001cb0:	4906      	ldr	r1, [pc, #24]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ccc <HAL_RCC_ClockConfig+0x240>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d006      	beq.n	8001cd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e041      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2c2>
 8001cca:	bf00      	nop
 8001ccc:	40022000 	.word	0x40022000
 8001cd0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d008      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d58 <HAL_RCC_ClockConfig+0x2cc>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	491a      	ldr	r1, [pc, #104]	@ (8001d58 <HAL_RCC_ClockConfig+0x2cc>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d009      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <HAL_RCC_ClockConfig+0x2cc>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4912      	ldr	r1, [pc, #72]	@ (8001d58 <HAL_RCC_ClockConfig+0x2cc>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d12:	f000 f829 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d16:	4601      	mov	r1, r0
 8001d18:	4b0f      	ldr	r3, [pc, #60]	@ (8001d58 <HAL_RCC_ClockConfig+0x2cc>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d20:	22f0      	movs	r2, #240	@ 0xf0
 8001d22:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	fa92 f2a2 	rbit	r2, r2
 8001d2a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	fab2 f282 	clz	r2, r2
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	40d3      	lsrs	r3, r2
 8001d36:	4a09      	ldr	r2, [pc, #36]	@ (8001d5c <HAL_RCC_ClockConfig+0x2d0>)
 8001d38:	5cd3      	ldrb	r3, [r2, r3]
 8001d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d3e:	4a08      	ldr	r2, [pc, #32]	@ (8001d60 <HAL_RCC_ClockConfig+0x2d4>)
 8001d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d42:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <HAL_RCC_ClockConfig+0x2d8>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fbba 	bl	80004c0 <HAL_InitTick>
  
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3778      	adds	r7, #120	@ 0x78
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08001e80 	.word	0x08001e80
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d002      	beq.n	8001d98 <HAL_RCC_GetSysClockFreq+0x30>
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d003      	beq.n	8001d9e <HAL_RCC_GetSysClockFreq+0x36>
 8001d96:	e026      	b.n	8001de6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d98:	4b19      	ldr	r3, [pc, #100]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d9a:	613b      	str	r3, [r7, #16]
      break;
 8001d9c:	e026      	b.n	8001dec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	0c9b      	lsrs	r3, r3, #18
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001da8:	5cd3      	ldrb	r3, [r2, r3]
 8001daa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001dac:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8001dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db0:	f003 030f 	and.w	r3, r3, #15
 8001db4:	4a14      	ldr	r2, [pc, #80]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001db6:	5cd3      	ldrb	r3, [r2, r3]
 8001db8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d008      	beq.n	8001dd6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001dc4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	fb02 f303 	mul.w	r3, r2, r3
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	e004      	b.n	8001de0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	613b      	str	r3, [r7, #16]
      break;
 8001de4:	e002      	b.n	8001dec <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001de8:	613b      	str	r3, [r7, #16]
      break;
 8001dea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dec:	693b      	ldr	r3, [r7, #16]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	371c      	adds	r7, #28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	007a1200 	.word	0x007a1200
 8001e04:	08001e90 	.word	0x08001e90
 8001e08:	08001ea0 	.word	0x08001ea0
 8001e0c:	003d0900 	.word	0x003d0900

08001e10 <memset>:
 8001e10:	4402      	add	r2, r0
 8001e12:	4603      	mov	r3, r0
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d100      	bne.n	8001e1a <memset+0xa>
 8001e18:	4770      	bx	lr
 8001e1a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e1e:	e7f9      	b.n	8001e14 <memset+0x4>

08001e20 <__libc_init_array>:
 8001e20:	b570      	push	{r4, r5, r6, lr}
 8001e22:	4d0d      	ldr	r5, [pc, #52]	@ (8001e58 <__libc_init_array+0x38>)
 8001e24:	4c0d      	ldr	r4, [pc, #52]	@ (8001e5c <__libc_init_array+0x3c>)
 8001e26:	1b64      	subs	r4, r4, r5
 8001e28:	10a4      	asrs	r4, r4, #2
 8001e2a:	2600      	movs	r6, #0
 8001e2c:	42a6      	cmp	r6, r4
 8001e2e:	d109      	bne.n	8001e44 <__libc_init_array+0x24>
 8001e30:	4d0b      	ldr	r5, [pc, #44]	@ (8001e60 <__libc_init_array+0x40>)
 8001e32:	4c0c      	ldr	r4, [pc, #48]	@ (8001e64 <__libc_init_array+0x44>)
 8001e34:	f000 f818 	bl	8001e68 <_init>
 8001e38:	1b64      	subs	r4, r4, r5
 8001e3a:	10a4      	asrs	r4, r4, #2
 8001e3c:	2600      	movs	r6, #0
 8001e3e:	42a6      	cmp	r6, r4
 8001e40:	d105      	bne.n	8001e4e <__libc_init_array+0x2e>
 8001e42:	bd70      	pop	{r4, r5, r6, pc}
 8001e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e48:	4798      	blx	r3
 8001e4a:	3601      	adds	r6, #1
 8001e4c:	e7ee      	b.n	8001e2c <__libc_init_array+0xc>
 8001e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e52:	4798      	blx	r3
 8001e54:	3601      	adds	r6, #1
 8001e56:	e7f2      	b.n	8001e3e <__libc_init_array+0x1e>
 8001e58:	08001eb0 	.word	0x08001eb0
 8001e5c:	08001eb0 	.word	0x08001eb0
 8001e60:	08001eb0 	.word	0x08001eb0
 8001e64:	08001eb4 	.word	0x08001eb4

08001e68 <_init>:
 8001e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e6a:	bf00      	nop
 8001e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e6e:	bc08      	pop	{r3}
 8001e70:	469e      	mov	lr, r3
 8001e72:	4770      	bx	lr

08001e74 <_fini>:
 8001e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e76:	bf00      	nop
 8001e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e7a:	bc08      	pop	{r3}
 8001e7c:	469e      	mov	lr, r3
 8001e7e:	4770      	bx	lr
