{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366795328383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366795328385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 12:22:07 2013 " "Processing started: Wed Apr 24 12:22:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366795328385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366795328385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366795328385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1366795332738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/pll_27/pll_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/pll_27/pll_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_27-SYN " "Found design unit 1: pll_27-SYN" {  } { { "../SG_Project/VHDL/SG/pll_27/pll_27.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/pll_27/pll_27.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333705 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_27 " "Found entity 1: pll_27" {  } { { "../SG_Project/VHDL/SG/pll_27/pll_27.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/pll_27/pll_27.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/pll_50/pll_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/pll_50/pll_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50-SYN " "Found design unit 1: pll_50-SYN" {  } { { "../SG_Project/VHDL/SG/pll_50/pll_50.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/pll_50/pll_50.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333730 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "../SG_Project/VHDL/SG/pll_50/pll_50.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/pll_50/pll_50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/wbs_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/wbs_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wbs_reg-rtl_wbs_reg " "Found design unit 1: wbs_reg-rtl_wbs_reg" {  } { { "../SG_Project/VHDL/wbs_reg.vhd" "" { Text "H:/Project/SG_Project/VHDL/wbs_reg.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333755 ""} { "Info" "ISGN_ENTITY_NAME" "1 wbs_reg " "Found entity 1: wbs_reg" {  } { { "../SG_Project/VHDL/wbs_reg.vhd" "" { Text "H:/Project/SG_Project/VHDL/wbs_reg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/vesa_pic_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_pic_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vesa_pic_gen-sim_vesa_pic_gen " "Found design unit 1: vesa_pic_gen-sim_vesa_pic_gen" {  } { { "../SG_Project/VHDL/vesa_pic_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333777 ""} { "Info" "ISGN_ENTITY_NAME" "1 vesa_pic_gen " "Found entity 1: vesa_pic_gen" {  } { { "../SG_Project/VHDL/vesa_pic_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_pic_gen.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/vesa_pic_col.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_pic_col.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vesa_pic_col-sim_vesa_pic_col " "Found design unit 1: vesa_pic_col-sim_vesa_pic_col" {  } { { "../SG_Project/VHDL/vesa_pic_col.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_pic_col.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333814 ""} { "Info" "ISGN_ENTITY_NAME" "1 vesa_pic_col " "Found entity 1: vesa_pic_col" {  } { { "../SG_Project/VHDL/vesa_pic_col.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_pic_col.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/vesa_gen_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_gen_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vesa_gen_ctrl-rtl_vesa_gen_ctrl " "Found design unit 1: vesa_gen_ctrl-rtl_vesa_gen_ctrl" {  } { { "../SG_Project/VHDL/vesa_gen_ctrl.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333833 ""} { "Info" "ISGN_ENTITY_NAME" "1 vesa_gen_ctrl " "Found entity 1: vesa_gen_ctrl" {  } { { "../SG_Project/VHDL/vesa_gen_ctrl.vhd" "" { Text "H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/uart_tx_gen_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_tx_gen_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_gen_model-arc_uart_tx_gen_model " "Found design unit 1: uart_tx_gen_model-arc_uart_tx_gen_model" {  } { { "../SG_Project/VHDL/uart_tx_gen_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333854 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_gen_model " "Found entity 1: uart_tx_gen_model" {  } { { "../SG_Project/VHDL/uart_tx_gen_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_tx_gen_model.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arc_uart_tx " "Found design unit 1: uart_tx-arc_uart_tx" {  } { { "../SG_Project/VHDL/uart_tx.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_tx.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333874 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../SG_Project/VHDL/uart_tx.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_tx.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arc_uart_rx " "Found design unit 1: uart_rx-arc_uart_rx" {  } { { "../SG_Project/VHDL/uart_rx.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_rx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333898 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../SG_Project/VHDL/uart_rx.vhd" "" { Text "H:/Project/SG_Project/VHDL/uart_rx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/txt_util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/txt_util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util_pkg " "Found design unit 1: txt_util_pkg" {  } { { "../SG_Project/VHDL/txt_util_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/txt_util_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util_pkg-body " "Found design unit 2: txt_util_pkg-body" {  } { { "../SG_Project/VHDL/txt_util_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/txt_util_pkg.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/tx_path_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/tx_path_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path_wbm-rtl_tx_path_wbm " "Found design unit 1: tx_path_wbm-rtl_tx_path_wbm" {  } { { "../SG_Project/VHDL/tx_path_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path_wbm.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333942 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path_wbm " "Found entity 1: tx_path_wbm" {  } { { "../SG_Project/VHDL/tx_path_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path_wbm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/tx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/tx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path-arc_tx_path " "Found design unit 1: tx_path-arc_tx_path" {  } { { "../SG_Project/VHDL/tx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333969 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path " "Found entity 1: tx_path" {  } { { "../SG_Project/VHDL/tx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/top_synthesis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/top_synthesis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synthesis-top_synthesis_rtl " "Found design unit 1: top_synthesis-top_synthesis_rtl" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795333989 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synthesis " "Found entity 1: top_synthesis" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795333989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795333989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/synthetic_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/synthetic_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthetic_frame_generator-rtl_synthetic_frame_generator " "Found design unit 1: synthetic_frame_generator-rtl_synthetic_frame_generator" {  } { { "../SG_Project/VHDL/synthetic_frame_generator.vhd" "" { Text "H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334011 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthetic_frame_generator " "Found entity 1: synthetic_frame_generator" {  } { { "../SG_Project/VHDL/synthetic_frame_generator.vhd" "" { Text "H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sync_rst_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sync_rst_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_rst_gen-rtl_sync_rst_gen " "Found design unit 1: sync_rst_gen-rtl_sync_rst_gen" {  } { { "../SG_Project/VHDL/sync_rst_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/sync_rst_gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334030 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_rst_gen " "Found entity 1: sync_rst_gen" {  } { { "../SG_Project/VHDL/sync_rst_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/sync_rst_gen.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sdram_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_rw-arc_sdram_rw " "Found design unit 1: sdram_rw-arc_sdram_rw" {  } { { "../SG_Project/VHDL/sdram_rw.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_rw.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334050 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw " "Found entity 1: sdram_rw" {  } { { "../SG_Project/VHDL/sdram_rw.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_rw.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sdram_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_MODEL-SDRAM_MODEL " "Found design unit 1: SDRAM_MODEL-SDRAM_MODEL" {  } { { "../SG_Project/VHDL/sdram_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_model.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334069 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_MODEL " "Found entity 1: SDRAM_MODEL" {  } { { "../SG_Project/VHDL/sdram_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_model.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl_sdram_controller " "Found design unit 1: sdram_controller-rtl_sdram_controller" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334097 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sdram_altddio_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_altddio_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_altddio_out-SYN " "Found design unit 1: sdram_altddio_out-SYN" {  } { { "../SG_Project/VHDL/sdram_altddio_out.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_altddio_out.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334117 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_altddio_out " "Found entity 1: sdram_altddio_out" {  } { { "../SG_Project/VHDL/sdram_altddio_out.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_altddio_out.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/rx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/rx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path-rtl_rx_path " "Found design unit 1: rx_path-rtl_rx_path" {  } { { "../SG_Project/VHDL/rx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334148 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path " "Found entity 1: rx_path" {  } { { "../SG_Project/VHDL/rx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/reset_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/reset_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_debouncer-rtl_reset_debouncer " "Found design unit 1: reset_debouncer-rtl_reset_debouncer" {  } { { "../SG_Project/VHDL/reset_debouncer.vhd" "" { Text "H:/Project/SG_Project/VHDL/reset_debouncer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334162 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_debouncer " "Found entity 1: reset_debouncer" {  } { { "../SG_Project/VHDL/reset_debouncer.vhd" "" { Text "H:/Project/SG_Project/VHDL/reset_debouncer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/reset_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/reset_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_blk_top-rtl_reset_blk_top " "Found design unit 1: reset_blk_top-rtl_reset_blk_top" {  } { { "../SG_Project/VHDL/reset_blk_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/reset_blk_top.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334180 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_blk_top " "Found entity 1: reset_blk_top" {  } { { "../SG_Project/VHDL/reset_blk_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/reset_blk_top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/rd_wr_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/rd_wr_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_wr_ctr-rtl_rd_wr_ctr " "Found design unit 1: rd_wr_ctr-rtl_rd_wr_ctr" {  } { { "../SG_Project/VHDL/rd_wr_ctr.vhd" "" { Text "H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334201 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_wr_ctr " "Found entity 1: rd_wr_ctr" {  } { { "../SG_Project/VHDL/rd_wr_ctr.vhd" "" { Text "H:/Project/SG_Project/VHDL/rd_wr_ctr.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/ram_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/ram_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-arc_ram_simple " "Found design unit 1: ram_simple-arc_ram_simple" {  } { { "../SG_Project/VHDL/ram_simple.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_simple.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334229 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Found entity 1: ram_simple" {  } { { "../SG_Project/VHDL/ram_simple.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_simple.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/ram_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/ram_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic_pkg " "Found design unit 1: ram_generic_pkg" {  } { { "../SG_Project/VHDL/ram_generic_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334245 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_generic_pkg-body " "Found design unit 2: ram_generic_pkg-body" {  } { { "../SG_Project/VHDL/ram_generic_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_generic_pkg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic-rtl_ram_generic " "Found design unit 1: ram_generic-rtl_ram_generic" {  } { { "../SG_Project/VHDL/ram_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_generic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334266 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_generic " "Found entity 1: ram_generic" {  } { { "../SG_Project/VHDL/ram_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/ram_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../SG_Project/VHDL/pll.vhd" "" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334289 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../SG_Project/VHDL/pll.vhd" "" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/pixel_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/pixel_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_mng-rtl_pixel_mng " "Found design unit 1: pixel_mng-rtl_pixel_mng" {  } { { "../SG_Project/VHDL/pixel_mng.vhd" "" { Text "H:/Project/SG_Project/VHDL/pixel_mng.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334317 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_mng " "Found entity 1: pixel_mng" {  } { { "../SG_Project/VHDL/pixel_mng.vhd" "" { Text "H:/Project/SG_Project/VHDL/pixel_mng.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mux_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mux_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generic-mux_generic_arc " "Found design unit 1: mux_generic-mux_generic_arc" {  } { { "../SG_Project/VHDL/mux_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/mux_generic.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generic " "Found entity 1: mux_generic" {  } { { "../SG_Project/VHDL/mux_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/mux_generic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mp_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mp_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_enc-rtl_mp_enc " "Found design unit 1: mp_enc-rtl_mp_enc" {  } { { "../SG_Project/VHDL/mp_enc.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_enc.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_enc " "Found entity 1: mp_enc" {  } { { "../SG_Project/VHDL/mp_enc.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_enc.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mp_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mp_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_dec-rtl_mp_dec " "Found design unit 1: mp_dec-rtl_mp_dec" {  } { { "../SG_Project/VHDL/mp_dec.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_dec.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_dec " "Found entity 1: mp_dec" {  } { { "../SG_Project/VHDL/mp_dec.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_dec.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_mng_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_mng_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_top-rtl_mem_mng_top " "Found design unit 1: mem_mng_top-rtl_mem_mng_top" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334413 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_top " "Found entity 1: mem_mng_top" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_mng_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_mng_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mng_arbiter-rtl_mem_mng_arbiter " "Found design unit 1: mem_mng_arbiter-rtl_mem_mng_arbiter" {  } { { "../SG_Project/VHDL/mem_mng_arbiter.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334436 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mng_arbiter " "Found entity 1: mem_mng_arbiter" {  } { { "../SG_Project/VHDL/mem_mng_arbiter.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_wr_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs " "Found design unit 1: mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs" {  } { { "../SG_Project/VHDL/mem_ctrl_wr_wbs.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334461 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbs " "Found entity 1: mem_ctrl_wr_wbs" {  } { { "../SG_Project/VHDL/mem_ctrl_wr_wbs.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_wr_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm " "Found design unit 1: mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm" {  } { { "../SG_Project/VHDL/mem_ctrl_wr_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334490 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr_wbm " "Found entity 1: mem_ctrl_wr_wbm" {  } { { "../SG_Project/VHDL/mem_ctrl_wr_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_wr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_wr-rtl_mem_ctrl_wr " "Found design unit 1: mem_ctrl_wr-rtl_mem_ctrl_wr" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334516 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_wr " "Found entity 1: mem_ctrl_wr" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_rd_wbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd_wbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs " "Found design unit 1: mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs" {  } { { "../SG_Project/VHDL/mem_ctrl_rd_wbs.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbs " "Found entity 1: mem_ctrl_rd_wbs" {  } { { "../SG_Project/VHDL/mem_ctrl_rd_wbs.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_rd_wbm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd_wbm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm " "Found design unit 1: mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm" {  } { { "../SG_Project/VHDL/mem_ctrl_rd_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd_wbm " "Found entity 1: mem_ctrl_rd_wbm" {  } { { "../SG_Project/VHDL/mem_ctrl_rd_wbm.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mem_ctrl_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl_rd-rtl_mem_ctrl_rd " "Found design unit 1: mem_ctrl_rd-rtl_mem_ctrl_rd" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl_rd " "Found entity 1: mem_ctrl_rd" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mds_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mds_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mds_top_tb-sim_mds_top_tb " "Found design unit 1: mds_top_tb-sim_mds_top_tb" {  } { { "../SG_Project/VHDL/mds_top_tb.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334613 ""} { "Info" "ISGN_ENTITY_NAME" "1 mds_top_tb " "Found entity 1: mds_top_tb" {  } { { "../SG_Project/VHDL/mds_top_tb.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/mds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mds_top-rtl_mds_top " "Found design unit 1: mds_top-rtl_mds_top" {  } { { "../SG_Project/VHDL/mds_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334644 ""} { "Info" "ISGN_ENTITY_NAME" "1 mds_top " "Found entity 1: mds_top" {  } { { "../SG_Project/VHDL/mds_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/intercon_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/intercon_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_pkg " "Found design unit 1: intercon_pkg" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 intercon_pkg-body " "Found design unit 2: intercon_pkg-body" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/intercon_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/intercon_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon_mux-intercon_mux_rtl " "Found design unit 1: intercon_mux-intercon_mux_rtl" {  } { { "../SG_Project/VHDL/intercon_mux.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_mux.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334689 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon_mux " "Found entity 1: intercon_mux" {  } { { "../SG_Project/VHDL/intercon_mux.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_mux.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intercon-intercon_rtl " "Found design unit 1: intercon-intercon_rtl" {  } { { "../SG_Project/VHDL/intercon.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334711 ""} { "Info" "ISGN_ENTITY_NAME" "1 intercon " "Found entity 1: intercon" {  } { { "../SG_Project/VHDL/intercon.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/img_man_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/img_man_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_top-rtl_img_man_top " "Found design unit 1: img_man_top-rtl_img_man_top" {  } { { "../SG_Project/VHDL/img_man_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/img_man_top.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334734 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_top " "Found entity 1: img_man_top" {  } { { "../SG_Project/VHDL/img_man_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/img_man_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/img_man_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/img_man_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_man_manager-rtl_img_man_manager " "Found design unit 1: img_man_manager-rtl_img_man_manager" {  } { { "../SG_Project/VHDL/img_man_manager.vhd" "" { Text "H:/Project/SG_Project/VHDL/img_man_manager.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334758 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_man_manager " "Found entity 1: img_man_manager" {  } { { "../SG_Project/VHDL/img_man_manager.vhd" "" { Text "H:/Project/SG_Project/VHDL/img_man_manager.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "../SG_Project/VHDL/Hexss.vhd" "" { Text "H:/Project/SG_Project/VHDL/Hexss.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334779 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "../SG_Project/VHDL/Hexss.vhd" "" { Text "H:/Project/SG_Project/VHDL/Hexss.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/global_nets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/global_nets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_nets_top-rtl_global_nets_top " "Found design unit 1: global_nets_top-rtl_global_nets_top" {  } { { "../SG_Project/VHDL/global_nets_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/global_nets_top.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334800 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_nets_top " "Found entity 1: global_nets_top" {  } { { "../SG_Project/VHDL/global_nets_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/global_nets_top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/gen_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/gen_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_reg-rtl_gen_reg " "Found design unit 1: gen_reg-rtl_gen_reg" {  } { { "../SG_Project/VHDL/gen_reg.vhd" "" { Text "H:/Project/SG_Project/VHDL/gen_reg.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334821 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_reg " "Found entity 1: gen_reg" {  } { { "../SG_Project/VHDL/gen_reg.vhd" "" { Text "H:/Project/SG_Project/VHDL/gen_reg.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/disp_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/disp_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_ctrl_top-rtl_disp_ctrl_top " "Found design unit 1: disp_ctrl_top-rtl_disp_ctrl_top" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334853 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_ctrl_top " "Found entity 1: disp_ctrl_top" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/dec_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/dec_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_generic-dec_generic_arc " "Found design unit 1: dec_generic-dec_generic_arc" {  } { { "../SG_Project/VHDL/dec_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/dec_generic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334876 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_generic " "Found entity 1: dec_generic" {  } { { "../SG_Project/VHDL/dec_generic.vhd" "" { Text "H:/Project/SG_Project/VHDL/dec_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/dc_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/dc_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_fifo-SYN " "Found design unit 1: dc_fifo-SYN" {  } { { "../SG_Project/VHDL/dc_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/dc_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334893 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc_fifo " "Found entity 1: dc_fifo" {  } { { "../SG_Project/VHDL/dc_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/dc_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/clk_blk_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/clk_blk_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_blk_top-rtl_clk_blk_top " "Found design unit 1: clk_blk_top-rtl_clk_blk_top" {  } { { "../SG_Project/VHDL/clk_blk_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/clk_blk_top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334909 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_blk_top " "Found entity 1: clk_blk_top" {  } { { "../SG_Project/VHDL/clk_blk_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/clk_blk_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/checksum_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/checksum_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checksum_calc-arc_checksum_calc " "Found design unit 1: checksum_calc-arc_checksum_calc" {  } { { "../SG_Project/VHDL/checksum_calc.vhd" "" { Text "H:/Project/SG_Project/VHDL/checksum_calc.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334928 ""} { "Info" "ISGN_ENTITY_NAME" "1 checksum_calc " "Found entity 1: checksum_calc" {  } { { "../SG_Project/VHDL/checksum_calc.vhd" "" { Text "H:/Project/SG_Project/VHDL/checksum_calc.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/bmp_io_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/bmp_io_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BMP_io_package " "Found design unit 1: BMP_io_package" {  } { { "../SG_Project/VHDL/BMP_io_package.vhd" "" { Text "H:/Project/SG_Project/VHDL/BMP_io_package.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BMP_io_package-body " "Found design unit 2: BMP_io_package-body" {  } { { "../SG_Project/VHDL/BMP_io_package.vhd" "" { Text "H:/Project/SG_Project/VHDL/BMP_io_package.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/bilinear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/bilinear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bilinear-rtl_bilinear " "Found design unit 1: bilinear-rtl_bilinear" {  } { { "../SG_Project/VHDL/bilinear.vhd" "" { Text "H:/Project/SG_Project/VHDL/bilinear.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334976 ""} { "Info" "ISGN_ENTITY_NAME" "1 bilinear " "Found entity 1: bilinear" {  } { { "../SG_Project/VHDL/bilinear.vhd" "" { Text "H:/Project/SG_Project/VHDL/bilinear.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/altera_16to8_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/altera_16to8_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_16to8_dc_ram-SYN " "Found design unit 1: altera_16to8_dc_ram-SYN" {  } { { "../SG_Project/VHDL/altera_16to8_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795334998 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_16to8_dc_ram " "Found entity 1: altera_16to8_dc_ram" {  } { { "../SG_Project/VHDL/altera_16to8_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795334998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795334998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/altera_8to16_dc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/altera_8to16_dc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_8to16_dc_ram-SYN " "Found design unit 1: altera_8to16_dc_ram-SYN" {  } { { "../SG_Project/VHDL/altera_8to16_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335019 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_8to16_dc_ram " "Found entity 1: altera_8to16_dc_ram" {  } { { "../SG_Project/VHDL/altera_8to16_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/addr_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/addr_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_calc-arc_addr_calc " "Found design unit 1: addr_calc-arc_addr_calc" {  } { { "../SG_Project/VHDL/addr_calc.vhd" "" { Text "H:/Project/SG_Project/VHDL/addr_calc.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335048 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_calc " "Found entity 1: addr_calc" {  } { { "../SG_Project/VHDL/addr_calc.vhd" "" { Text "H:/Project/SG_Project/VHDL/addr_calc.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/symbol_generator_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/symbol_generator_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Symbol_Generator_Top-rtl_Symbol_Generator_Top " "Found design unit 1: Symbol_Generator_Top-rtl_Symbol_Generator_Top" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Symbol_Generator_Top " "Found entity 1: Symbol_Generator_Top" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/sg_wbm_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/sg_wbm_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SG_WBM_IF-rtl_SG_WBM_IF " "Found design unit 1: SG_WBM_IF-rtl_SG_WBM_IF" {  } { { "../SG_Project/VHDL/SG/SG_WBM_IF.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/SG_WBM_IF.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335102 ""} { "Info" "ISGN_ENTITY_NAME" "1 SG_WBM_IF " "Found entity 1: SG_WBM_IF" {  } { { "../SG_Project/VHDL/SG/SG_WBM_IF.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/SG_WBM_IF.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/ram_300.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/ram_300.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_300-RAM_300_rtl " "Found design unit 1: RAM_300-RAM_300_rtl" {  } { { "../SG_Project/VHDL/SG/RAM_300.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/RAM_300.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335123 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_300 " "Found entity 1: RAM_300" {  } { { "../SG_Project/VHDL/SG/RAM_300.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/RAM_300.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/opcode_unite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/opcode_unite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_unite-opcode_unite_rtl " "Found design unit 1: opcode_unite-opcode_unite_rtl" {  } { { "../SG_Project/VHDL/SG/opcode_unite.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335144 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_unite " "Found entity 1: opcode_unite" {  } { { "../SG_Project/VHDL/SG/opcode_unite.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/opcode_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/opcode_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_store-opcode_store_rtl " "Found design unit 1: opcode_store-opcode_store_rtl" {  } { { "../SG_Project/VHDL/SG/opcode_store.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335167 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_store " "Found entity 1: opcode_store" {  } { { "../SG_Project/VHDL/SG/opcode_store.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_store.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2_rtl " "Found design unit 1: mux2-mux2_rtl" {  } { { "../SG_Project/VHDL/SG/mux2.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/mux2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335187 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../SG_Project/VHDL/SG/mux2.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/mux2.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manager-manager_rtl " "Found design unit 1: manager-manager_rtl" {  } { { "../SG_Project/VHDL/SG/manager.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/manager.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335212 ""} { "Info" "ISGN_ENTITY_NAME" "1 manager " "Found entity 1: manager" {  } { { "../SG_Project/VHDL/SG/manager.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/manager.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/clk_reset_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/clk_reset_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_reset_model-sim_clk_reset_model " "Found design unit 1: clk_reset_model-sim_clk_reset_model" {  } { { "../SG_Project/VHDL/SG/clk_reset_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335230 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_reset_model " "Found entity 1: clk_reset_model" {  } { { "../SG_Project/VHDL/SG/clk_reset_model.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/clk_reset_model.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_fifo-arc_general_fifo " "Found design unit 1: general_fifo-arc_general_fifo" {  } { { "../SG_Project/VHDL/SG/general_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/general_fifo.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335250 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_fifo " "Found entity 1: general_fifo" {  } { { "../SG_Project/VHDL/SG/general_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/general_fifo.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/sg_project/vhdl/sg/led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-led_rtl " "Found design unit 1: led-led_rtl" {  } { { "../SG_Project/VHDL/SG/led.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/led.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366795335270 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../SG_Project/VHDL/SG/led.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/led.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795335270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795335270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synthesis " "Elaborating entity \"top_synthesis\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366795337610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_nets_top global_nets_top:global_nets_inst " "Elaborating entity \"global_nets_top\" for hierarchy \"global_nets_top:global_nets_inst\"" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "global_nets_inst" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795337666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_blk_top global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst " "Elaborating entity \"clk_blk_top\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\"" {  } { { "../SG_Project/VHDL/global_nets_top.vhd" "clk_blk_inst" { Text "H:/Project/SG_Project/VHDL/global_nets_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795337711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\"" {  } { { "../SG_Project/VHDL/clk_blk_top.vhd" "pll_inst" { Text "H:/Project/SG_Project/VHDL/clk_blk_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795337762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../SG_Project/VHDL/pll.vhd" "altpll_component" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../SG_Project/VHDL/pll.vhd" "" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366795338476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338477 ""}  } { { "../SG_Project/VHDL/pll.vhd" "" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366795338477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_blk_top global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst " "Elaborating entity \"reset_blk_top\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\"" {  } { { "../SG_Project/VHDL/global_nets_top.vhd" "reset_blk_inst" { Text "H:/Project/SG_Project/VHDL/global_nets_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_debouncer global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst " "Elaborating entity \"reset_debouncer\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|reset_debouncer:rst_deb_inst\"" {  } { { "../SG_Project/VHDL/reset_blk_top.vhd" "rst_deb_inst" { Text "H:/Project/SG_Project/VHDL/reset_blk_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_rst_gen global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst " "Elaborating entity \"sync_rst_gen\" for hierarchy \"global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\"" {  } { { "../SG_Project/VHDL/reset_blk_top.vhd" "sync_rst_sdram_inst" { Text "H:/Project/SG_Project/VHDL/reset_blk_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mds_top mds_top:mds_top_inst " "Elaborating entity \"mds_top\" for hierarchy \"mds_top:mds_top_inst\"" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "mds_top_inst" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPEN_disp_dat_o mds_top.vhd(634) " "Verilog HDL or VHDL warning at mds_top.vhd(634): object \"OPEN_disp_dat_o\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mds_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795338598 "|top_synthesis|mds_top:mds_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPEN_disp_we_o mds_top.vhd(635) " "Verilog HDL or VHDL warning at mds_top.vhd(635): object \"OPEN_disp_we_o\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mds_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 635 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795338598 "|top_synthesis|mds_top:mds_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:mds_top_inst\|intercon:intercon_z_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:mds_top_inst\|intercon:intercon_z_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "intercon_z_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338602 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SG_BASE_ADDR intercon_pkg.vhd(40) " "VHDL Variable Declaration warning at intercon_pkg.vhd(40): used initial value expression for variable \"SG_BASE_ADDR\" because variable was never assigned a value" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 40 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1366795338638 "|top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SG_ADDR_SPACE intercon_pkg.vhd(41) " "VHDL Variable Declaration warning at intercon_pkg.vhd(41): used initial value expression for variable \"SG_ADDR_SPACE\" because variable was never assigned a value" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 41 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1366795338638 "|top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon mds_top:mds_top_inst\|intercon:intercon_y_inst " "Elaborating entity \"intercon\" for hierarchy \"mds_top:mds_top_inst\|intercon:intercon_y_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "intercon_y_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338643 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SG_BASE_ADDR intercon_pkg.vhd(40) " "VHDL Variable Declaration warning at intercon_pkg.vhd(40): used initial value expression for variable \"SG_BASE_ADDR\" because variable was never assigned a value" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 40 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1366795338676 "|top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SG_ADDR_SPACE intercon_pkg.vhd(41) " "VHDL Variable Declaration warning at intercon_pkg.vhd(41): used initial value expression for variable \"SG_ADDR_SPACE\" because variable was never assigned a value" {  } { { "../SG_Project/VHDL/intercon_pkg.vhd" "" { Text "H:/Project/SG_Project/VHDL/intercon_pkg.vhd" 41 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1366795338676 "|top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intercon_mux mds_top:mds_top_inst\|intercon_mux:intercon_x_inst " "Elaborating entity \"intercon_mux\" for hierarchy \"mds_top:mds_top_inst\|intercon_mux:intercon_x_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "intercon_x_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_top mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst " "Elaborating entity \"mem_mng_top\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "mem_mng_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst " "Elaborating entity \"mem_ctrl_wr\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "mem_ctrl_wr_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_wr.vhd(218) " "Verilog HDL or VHDL warning at mem_ctrl_wr.vhd(218): object \"ram_rst\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795338752 "|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_8to16_dc_ram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst " "Elaborating entity \"altera_8to16_dc_ram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "ram1_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_Project/VHDL/altera_8to16_dc_ram.vhd" "altsyncram_component" { Text "H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795338885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_Project/VHDL/altera_8to16_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366795338904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795338904 ""}  } { { "../SG_Project/VHDL/altera_8to16_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366795338904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4l1 " "Found entity 1: altsyncram_a4l1" {  } { { "db/altsyncram_a4l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795339018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795339018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated " "Elaborating entity \"altsyncram_a4l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8l1 " "Found entity 1: altsyncram_s8l1" {  } { { "db/altsyncram_s8l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_s8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795339147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795339147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1 " "Elaborating entity \"altsyncram_s8l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|altera_8to16_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_a4l1:auto_generated\|altsyncram_s8l1:altsyncram1\"" {  } { { "db/altsyncram_a4l1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbs mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_wr_wbs\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbs:wbs_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "wbs_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_wr_wbm mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_wr_wbm\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_wr:mem_ctrl_wr_inst\|mem_ctrl_wr_wbm:wbm_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_wr.vhd" "wbm_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_mng_arbiter mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst " "Elaborating entity \"mem_mng_arbiter\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_mng_arbiter:arbiter_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "arbiter_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst " "Elaborating entity \"mem_ctrl_rd\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "mem_ctrl_rd_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "type_reg_d2 mem_ctrl_rd.vhd(241) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(241): object \"type_reg_d2\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339284 "|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr_reg_d2 mem_ctrl_rd.vhd(242) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(242): object \"rd_addr_reg_d2\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339284 "|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rst mem_ctrl_rd.vhd(260) " "Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(260): object \"ram_rst\" assigned a value but never read" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339284 "|top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_16to8_dc_ram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst " "Elaborating entity \"altera_16to8_dc_ram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "ram1_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_Project/VHDL/altera_16to8_dc_ram.vhd" "altsyncram_component" { Text "H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "../SG_Project/VHDL/altera_16to8_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366795339345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795339345 ""}  } { { "../SG_Project/VHDL/altera_16to8_dc_ram.vhd" "" { Text "H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366795339345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l1 " "Found entity 1: altsyncram_b4l1" {  } { { "db/altsyncram_b4l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795339450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795339450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated " "Elaborating entity \"altsyncram_b4l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8l1 " "Found entity 1: altsyncram_t8l1" {  } { { "db/altsyncram_t8l1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_t8l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795339575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795339575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8l1 mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1 " "Elaborating entity \"altsyncram_t8l1\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|altera_16to8_dc_ram:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_b4l1:auto_generated\|altsyncram_t8l1:altsyncram1\"" {  } { { "db/altsyncram_b4l1.tdf" "altsyncram1" { Text "H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbs mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst " "Elaborating entity \"mem_ctrl_rd_wbs\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbs:wbs_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "wbs_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl_rd_wbm mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst " "Elaborating entity \"mem_ctrl_rd_wbm\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|mem_ctrl_rd:mem_ctrl_rd_inst\|mem_ctrl_rd_wbm:wbm_inst\"" {  } { { "../SG_Project/VHDL/mem_ctrl_rd.vhd" "wbm_inst" { Text "H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "gen_reg_type_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:2:gen_reg_dbg_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "\\dbg_reg_generate:2:gen_reg_dbg_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:1:gen_reg_dbg_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "\\dbg_reg_generate:1:gen_reg_dbg_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|gen_reg:\\dbg_reg_generate:0:gen_reg_dbg_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "\\dbg_reg_generate:0:gen_reg_dbg_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:mds_top_inst\|mem_mng_top:mem_mng_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../SG_Project/VHDL/mem_mng_top.vhd" "wbs_reg_inst" { Text "H:/Project/SG_Project/VHDL/mem_mng_top.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_ctrl_top mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst " "Elaborating entity \"disp_ctrl_top\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "disp_ctrl_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw disp_ctrl_top.vhd(173) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(173): object \"wrusedw\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339828 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_full disp_ctrl_top.vhd(174) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(174): object \"sc_fifo_full\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339828 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_dout disp_ctrl_top.vhd(176) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(176): object \"sc_fifo_dout\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_fifo_dout_val disp_ctrl_top.vhd(177) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(177): object \"sc_fifo_dout_val\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_din_ack disp_ctrl_top.vhd(221) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(221): used implicit default value for signal \"left_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 221 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_frame_reg_rd_en disp_ctrl_top.vhd(222) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(222): object \"left_frame_reg_rd_en\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "left_frame_reg_dout_valid disp_ctrl_top.vhd(223) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(223): used implicit default value for signal \"left_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_din_ack disp_ctrl_top.vhd(224) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(224): used implicit default value for signal \"right_frame_reg_din_ack\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795339829 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_frame_reg_rd_en disp_ctrl_top.vhd(225) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(225): object \"right_frame_reg_rd_en\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339830 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "right_frame_reg_dout_valid disp_ctrl_top.vhd(226) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(226): used implicit default value for signal \"right_frame_reg_dout_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 226 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795339830 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_unite_reg_dout_valid disp_ctrl_top.vhd(253) " "Verilog HDL or VHDL warning at disp_ctrl_top.vhd(253): object \"opcode_unite_reg_dout_valid\" assigned a value but never read" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339830 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_s disp_ctrl_top.vhd(272) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(272): used explicit default value for signal \"zero_s\" because signal was never assigned a value" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 272 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1366795339830 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_s disp_ctrl_top.vhd(273) " "VHDL Signal Declaration warning at disp_ctrl_top.vhd(273): used explicit default value for signal \"zeros_s\" because signal was never assigned a value" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 273 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1366795339830 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_mng mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst " "Elaborating entity \"pixel_mng\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|pixel_mng:pixel_mng_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "pixel_mng_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SG_WBM_IF mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|SG_WBM_IF:SG_WBM_IF_inst " "Elaborating entity \"SG_WBM_IF\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|SG_WBM_IF:SG_WBM_IF_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "SG_WBM_IF_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_cnt SG_WBM_IF.vhd(98) " "Verilog HDL or VHDL warning at SG_WBM_IF.vhd(98): object \"dbg_cnt\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/SG_WBM_IF.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/SG_WBM_IF.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795339887 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_fifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst " "Elaborating entity \"dc_fifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "dc_fifo_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795339890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../SG_Project/VHDL/dc_fifo.vhd" "dcfifo_component" { Text "H:/Project/SG_Project/VHDL/dc_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../SG_Project/VHDL/dc_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/dc_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366795340241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366795340241 ""}  } { { "../SG_Project/VHDL/dc_fifo.vhd" "" { Text "H:/Project/SG_Project/VHDL/dc_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366795340241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k3n1 " "Found entity 1: dcfifo_k3n1" {  } { { "db/dcfifo_k3n1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795340345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795340345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k3n1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated " "Elaborating entity \"dcfifo_k3n1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_odb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_odb " "Found entity 1: a_gray2bin_odb" {  } { { "db/a_gray2bin_odb.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_gray2bin_odb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795340443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795340443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_odb mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_odb\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_gray2bin_odb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g_gray2bin" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795340567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795340567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Elaborating entity \"a_graycounter_s96\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "rdptr_g1p" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jgc " "Found entity 1: a_graycounter_jgc" {  } { { "db/a_graycounter_jgc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_jgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795340711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795340711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jgc mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p " "Elaborating entity \"a_graycounter_jgc\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_jgc:wrptr_g1p\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_g1p" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "H:/Project/SG_PnR_proj/db/a_graycounter_igc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795340854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795340854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp " "Elaborating entity \"a_graycounter_igc\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|a_graycounter_igc:wrptr_gp\"" {  } { { "db/dcfifo_k3n1.tdf" "wrptr_gp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795340858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p61 " "Found entity 1: altsyncram_1p61" {  } { { "db/altsyncram_1p61.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p61 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram " "Elaborating entity \"altsyncram_1p61\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\"" {  } { { "db/dcfifo_k3n1.tdf" "fifo_ram" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dve1 " "Found entity 1: altsyncram_dve1" {  } { { "db/altsyncram_dve1.tdf" "" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dve1 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12 " "Elaborating entity \"altsyncram_dve1\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\"" {  } { { "db/altsyncram_1p61.tdf" "altsyncram12" { Text "H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "H:/Project/SG_PnR_proj/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14 " "Elaborating entity \"decode_o37\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|decode_o37:decode14\"" {  } { { "db/altsyncram_dve1.tdf" "decode14" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8u7 " "Found entity 1: mux_8u7" {  } { { "db/mux_8u7.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_8u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8u7 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16 " "Elaborating entity \"mux_8u7\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|altsyncram_1p61:fifo_ram\|altsyncram_dve1:altsyncram12\|mux_8u7:mux16\"" {  } { { "db/altsyncram_dve1.tdf" "mux16" { Text "H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ahe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ahe " "Found entity 1: dffpipe_ahe" {  } { { "db/dffpipe_ahe.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_ahe.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ahe mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr " "Elaborating entity \"dffpipe_ahe\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_ahe:rdaclr\"" {  } { { "db/dcfifo_k3n1.tdf" "rdaclr" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0eb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0eb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0eb " "Found entity 1: alt_synch_pipe_0eb" {  } { { "db/alt_synch_pipe_0eb.tdf" "" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_0eb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0eb mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_0eb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0eb\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_0eb:rs_dgwp\"" {  } { { "db/dcfifo_k3n1.tdf" "rs_dgwp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_0eb:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_0eb:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_0eb.tdf" "dffpipe5" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_0eb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr " "Elaborating entity \"dffpipe_9d9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_k3n1.tdf" "wraclr" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795341983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795341983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|dffpipe_se9:ws_brp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_brp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795341988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795342064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795342064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_k3n1.tdf" "ws_dgrp" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "H:/Project/SG_PnR_proj/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795342139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795342139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe9 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe9\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe9" { Text "H:/Project/SG_PnR_proj/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "H:/Project/SG_PnR_proj/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795342268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795342268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_r16\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_k3n1.tdf" "rdempty_eq_comp1_lsb" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "H:/Project/SG_PnR_proj/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366795342442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366795342442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo:dc_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_k3n1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_k3n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|general_fifo:sc_fifo_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "sc_fifo_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vesa_gen_ctrl mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst " "Elaborating entity \"vesa_gen_ctrl\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|vesa_gen_ctrl:vesa_gen_ctrl_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "vesa_gen_ctrl_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synthetic_frame_generator mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst " "Elaborating entity \"synthetic_frame_generator\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|synthetic_frame_generator:synth_pic_gen_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "synth_pic_gen_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "gen_reg_type_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_upper_frame_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "gen_reg_upper_frame_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_lower_frame_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "gen_reg_lower_frame_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_opcode_unite_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_opcode_unite_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "gen_reg_opcode_unite_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_version_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|gen_reg:gen_reg_version_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "gen_reg_version_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbs_reg mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|wbs_reg:wbs_reg_inst " "Elaborating entity \"wbs_reg\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|wbs_reg:wbs_reg_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "wbs_reg_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol_Generator_Top mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst " "Elaborating entity \"Symbol_Generator_Top\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\"" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "Symbol_Generator_Top_inst" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_str_empty Symbol_Generator_Top.vhd(216) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(216): object \"op_str_empty\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342717 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_str_full Symbol_Generator_Top.vhd(217) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(217): object \"op_str_full\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342717 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_str_used Symbol_Generator_Top.vhd(218) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(218): object \"op_str_used\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342717 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_a_used Symbol_Generator_Top.vhd(225) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(225): object \"fifo_a_used\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_a_full Symbol_Generator_Top.vhd(226) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(226): object \"fifo_a_full\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_b_used Symbol_Generator_Top.vhd(228) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(228): object \"fifo_b_used\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_b_full Symbol_Generator_Top.vhd(229) " "Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(229): object \"fifo_b_full\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fifo_a_flush Symbol_Generator_Top.vhd(239) " "VHDL Signal Declaration warning at Symbol_Generator_Top.vhd(239): used explicit default value for signal \"fifo_a_flush\" because signal was never assigned a value" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fifo_b_flush Symbol_Generator_Top.vhd(240) " "VHDL Signal Declaration warning at Symbol_Generator_Top.vhd(240): used explicit default value for signal \"fifo_b_flush\" because signal was never assigned a value" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1366795342718 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_unite mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst " "Elaborating entity \"opcode_unite\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_unite:opcode_unite_inst\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "opcode_unite_inst" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_store mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst " "Elaborating entity \"opcode_store\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "opcode_store_inst" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_cnt_i opcode_store.vhd(80) " "Verilog HDL or VHDL warning at opcode_store.vhd(80): object \"op_cnt_i\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/opcode_store.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_store.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342760 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_valid_fifo opcode_store.vhd(91) " "Verilog HDL or VHDL warning at opcode_store.vhd(91): object \"dout_valid_fifo\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/opcode_store.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/opcode_store.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342760 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifo:general_fifo_inst " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|opcode_store:opcode_store_inst\|general_fifo:general_fifo_inst\"" {  } { { "../SG_Project/VHDL/SG/opcode_store.vhd" "general_fifo_inst" { Text "H:/Project/SG_Project/VHDL/SG/opcode_store.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_300 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst " "Elaborating entity \"RAM_300\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|RAM_300:RAM_300_inst\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "RAM_300_inst" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manager mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|manager:manager_inst " "Elaborating entity \"manager\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|manager:manager_inst\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "manager_inst" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_in_trg_dev_active manager.vhd(130) " "Verilog HDL or VHDL warning at manager.vhd(130): object \"req_in_trg_dev_active\" assigned a value but never read" {  } { { "../SG_Project/VHDL/SG/manager.vhd" "" { Text "H:/Project/SG_Project/VHDL/SG/manager.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342817 "|top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifo:fifo_A " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|general_fifo:fifo_A\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "fifo_A" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|mux2:mux2_inst " "Elaborating entity \"mux2\" for hierarchy \"mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|Symbol_Generator_Top:Symbol_Generator_Top_inst\|mux2:mux2_inst\"" {  } { { "../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" "mux2_inst" { Text "H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller mds_top:mds_top_inst\|sdram_controller:sdr_ctrl " "Elaborating entity \"sdram_controller\" for hierarchy \"mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "sdr_ctrl" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path mds_top:mds_top_inst\|rx_path:rx_path_inst " "Elaborating entity \"rx_path\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "rx_path_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_dout_valid rx_path.vhd(229) " "Verilog HDL or VHDL warning at rx_path.vhd(229): object \"ram_dout_valid\" assigned a value but never read" {  } { { "../SG_Project/VHDL/rx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795342905 "|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mds_top:mds_top_inst\|rx_path:rx_path_inst\|uart_rx:uart_rx_c " "Elaborating entity \"uart_rx\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|uart_rx:uart_rx_c\"" {  } { { "../SG_Project/VHDL/rx_path.vhd" "uart_rx_c" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec mds_top:mds_top_inst\|rx_path:rx_path_inst\|mp_dec:mp_dec1 " "Elaborating entity \"mp_dec\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|mp_dec:mp_dec1\"" {  } { { "../SG_Project/VHDL/rx_path.vhd" "mp_dec1" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342927 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr mp_dec.vhd(152) " "VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal \"sof_sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/mp_dec.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_dec.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795342947 "|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr_cnt mp_dec.vhd(153) " "VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal \"sof_sr_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../SG_Project/VHDL/mp_dec.vhd" "" { Text "H:/Project/SG_Project/VHDL/mp_dec.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366795342948 "|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1 " "Elaborating entity \"ram_simple\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|ram_simple:ram_inst1\"" {  } { { "../SG_Project/VHDL/rx_path.vhd" "ram_inst1" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum_calc mds_top:mds_top_inst\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec " "Elaborating entity \"checksum_calc\" for hierarchy \"mds_top:mds_top_inst\|rx_path:rx_path_inst\|checksum_calc:checksum_inst_dec\"" {  } { { "../SG_Project/VHDL/rx_path.vhd" "checksum_inst_dec" { Text "H:/Project/SG_Project/VHDL/rx_path.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "checksum_init_val checksum_calc.vhd(123) " "VHDL Process Statement warning at checksum_calc.vhd(123): signal \"checksum_init_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SG_Project/VHDL/checksum_calc.vhd" "" { Text "H:/Project/SG_Project/VHDL/checksum_calc.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366795342979 "|top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path mds_top:mds_top_inst\|tx_path:tx_path_inst " "Elaborating entity \"tx_path\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "tx_path_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795342982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mp_enc_done tx_path.vhd(381) " "Verilog HDL or VHDL warning at tx_path.vhd(381): object \"mp_enc_done\" assigned a value but never read" {  } { { "../SG_Project/VHDL/tx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795343011 "|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbs_reg_stb tx_path.vhd(421) " "Verilog HDL or VHDL warning at tx_path.vhd(421): object \"wbs_reg_stb\" assigned a value but never read" {  } { { "../SG_Project/VHDL/tx_path.vhd" "" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366795343011 "|top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mds_top:mds_top_inst\|tx_path:tx_path_inst\|uart_tx:uart_tx_c " "Elaborating entity \"uart_tx\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|uart_tx:uart_tx_c\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "uart_tx_c" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_enc mds_top:mds_top_inst\|tx_path:tx_path_inst\|mp_enc:mp_enc1 " "Elaborating entity \"mp_enc\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|mp_enc:mp_enc1\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "mp_enc1" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifo:fifo_inst1 " "Elaborating entity \"general_fifo\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|general_fifo:fifo_inst1\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "fifo_inst1" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_reg_type_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "gen_reg_type_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_dbg_cmd_reg_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "gen_dbg_cmd_reg_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:gen_reg_addr_reg_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "gen_reg_addr_reg_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "\\rd_burst_reg_generate:1:gen_rd_burst_reg_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst " "Elaborating entity \"gen_reg\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|gen_reg:\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "\\rd_burst_reg_generate:0:gen_rd_burst_reg_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_wbm mds_top:mds_top_inst\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst " "Elaborating entity \"tx_path_wbm\" for hierarchy \"mds_top:mds_top_inst\|tx_path:tx_path_inst\|tx_path_wbm:tx_wbm_inst\"" {  } { { "../SG_Project/VHDL/tx_path.vhd" "tx_wbm_inst" { Text "H:/Project/SG_Project/VHDL/tx_path.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led mds_top:mds_top_inst\|led:led_inst " "Elaborating entity \"led\" for hierarchy \"mds_top:mds_top_inst\|led:led_inst\"" {  } { { "../SG_Project/VHDL/mds_top.vhd" "led_inst" { Text "H:/Project/SG_Project/VHDL/mds_top.vhd" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:lsb_mem_hexss_inst " "Elaborating entity \"hexss\" for hierarchy \"hexss:lsb_mem_hexss_inst\"" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "lsb_mem_hexss_inst" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366795343215 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dbg_sdram_acive mds_top_inst " "Port \"dbg_sdram_acive\" does not exist in macrofunction \"mds_top_inst\"" {  } { { "../SG_Project/VHDL/top_synthesis.vhd" "mds_top_inst" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 221 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1 1366795343850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1366795343905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366795345013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 12:22:25 2013 " "Processing ended: Wed Apr 24 12:22:25 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366795345013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366795345013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366795345013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366795345013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 43 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 43 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366795347120 ""}
