Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec  1 17:04:18 2020
| Host         : ubuntu running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 89 register/latch pins with no clock driven by root clock pin: color_blobs/pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 839 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9266 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.760        0.000                      0                10733        0.005        0.000                      0                10733        3.000        0.000                       0                  9268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.760        0.000                      0                10733        0.137        0.000                      0                10733        6.712        0.000                       0                  9264  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.761        0.000                      0                10733        0.137        0.000                      0                10733        6.712        0.000                       0                  9264  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.760        0.000                      0                10733        0.005        0.000                      0                10733  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.760        0.000                      0                10733        0.005        0.000                      0                10733  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.789ns (41.932%)  route 3.862ns (58.068%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.734 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.006     5.741    color_blobs/converter/A[15]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.675ns (41.971%)  route 3.698ns (58.029%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.620 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.843     5.463    color_blobs/converter/A[11]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.580ns (40.839%)  route 3.738ns (59.161%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.525 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.882     5.407    color_blobs/converter/A[12]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.540ns (40.468%)  route 3.737ns (59.532%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.485 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.881     5.366    color_blobs/converter/A[9]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.561ns (40.914%)  route 3.698ns (59.086%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.506 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.843     5.349    color_blobs/converter/A[7]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.677ns (42.946%)  route 3.556ns (57.054%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.622 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.701     5.323    color_blobs/converter/A[14]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.654ns (42.798%)  route 3.547ns (57.202%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.599 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.691     5.291    color_blobs/converter/A[13]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.466ns (40.076%)  route 3.687ns (59.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.411 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.832     5.243    color_blobs/converter/A[8]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.563ns (41.883%)  route 3.556ns (58.117%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.508 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.701     5.209    color_blobs/converter/A[10]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.317ns (38.275%)  route 3.737ns (61.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.262 r  color_blobs/converter/h_top_reg_i_5/O[3]
                         net (fo=1, routed)           0.881     5.143    color_blobs/converter/A[5]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.089    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.391ns (72.181%)  route 0.151ns (27.819%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y99         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.150    -0.304    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[5]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.259    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.107 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.107    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.054 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.054    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.197    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.078    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y66         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.343    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.836    -0.837    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.492    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.558    -0.606    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.419    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.827    -0.846    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.022    -0.571    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.555    -0.609    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.422    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.824    -0.849    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.022    -0.574    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y13     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y11     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y15     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y12     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y14     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y16     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y15     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y16     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y10     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y11     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y69     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y71     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y71     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.789ns (41.932%)  route 3.862ns (58.068%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.734 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.006     5.741    color_blobs/converter/A[15]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.502    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.675ns (41.971%)  route 3.698ns (58.029%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.620 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.843     5.463    color_blobs/converter/A[11]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.502    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.580ns (40.839%)  route 3.738ns (59.161%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.525 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.882     5.407    color_blobs/converter/A[12]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.540ns (40.468%)  route 3.737ns (59.532%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.485 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.881     5.366    color_blobs/converter/A[9]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.499    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.561ns (40.914%)  route 3.698ns (59.086%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.506 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.843     5.349    color_blobs/converter/A[7]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.502    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.677ns (42.946%)  route 3.556ns (57.054%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.622 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.701     5.323    color_blobs/converter/A[14]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.654ns (42.798%)  route 3.547ns (57.202%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.599 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.691     5.291    color_blobs/converter/A[13]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.499    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.466ns (40.076%)  route 3.687ns (59.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.411 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.832     5.243    color_blobs/converter/A[8]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.503    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.563ns (41.883%)  route 3.556ns (58.117%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.508 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.701     5.209    color_blobs/converter/A[10]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.506    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.317ns (38.275%)  route 3.737ns (61.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.262 r  color_blobs/converter/h_top_reg_i_5/O[3]
                         net (fo=1, routed)           0.881     5.143    color_blobs/converter/A[5]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.130    14.403    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    10.499    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.089    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.391ns (72.181%)  route 0.151ns (27.819%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y99         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.150    -0.304    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[5]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.259    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.107 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.107    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.054 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.054    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.197    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.078    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y66         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.343    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.836    -0.837    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.492    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.226    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.558    -0.606    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.419    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.827    -0.846    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.022    -0.571    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.555    -0.609    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.422    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.824    -0.849    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.022    -0.574    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y13     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y11     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y15     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y12     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y14     color_blobs/b_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y16     color_blobs/r_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y15     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y16     color_blobs/g_mask_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y10     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y11     color_blobs/frame_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y69     color_blobs/converter/v_delay_reg[19][4]_srl19/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y71     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X30Y71     color_blobs/converter/v_delay_reg[19][5]_srl19/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][2]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][3]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][6]_srl19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.692       6.712      SLICE_X34Y71     color_blobs/converter/v_delay_reg[19][7]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     blank_buff_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y63     vsync_buff_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y85     color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.789ns (41.932%)  route 3.862ns (58.068%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.734 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.006     5.741    color_blobs/converter/A[15]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.675ns (41.971%)  route 3.698ns (58.029%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.620 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.843     5.463    color_blobs/converter/A[11]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.580ns (40.839%)  route 3.738ns (59.161%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.525 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.882     5.407    color_blobs/converter/A[12]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.540ns (40.468%)  route 3.737ns (59.532%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.485 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.881     5.366    color_blobs/converter/A[9]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.561ns (40.914%)  route 3.698ns (59.086%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.506 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.843     5.349    color_blobs/converter/A[7]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.677ns (42.946%)  route 3.556ns (57.054%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.622 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.701     5.323    color_blobs/converter/A[14]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.654ns (42.798%)  route 3.547ns (57.202%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.599 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.691     5.291    color_blobs/converter/A[13]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.466ns (40.076%)  route 3.687ns (59.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.411 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.832     5.243    color_blobs/converter/A[8]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.563ns (41.883%)  route 3.556ns (58.117%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.508 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.701     5.209    color_blobs/converter/A[10]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.317ns (38.275%)  route 3.737ns (61.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.262 r  color_blobs/converter/h_top_reg_i_5/O[3]
                         net (fo=1, routed)           0.881     5.143    color_blobs/converter/A[5]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.132    -0.197    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.092    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.089    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.391ns (72.181%)  route 0.151ns (27.819%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y99         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.150    -0.304    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[5]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.259    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.107 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.107    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.054 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.054    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.132    -0.197    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.092    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.078    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y66         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.343    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.836    -0.837    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.360    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.558    -0.606    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.419    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.827    -0.846    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.022    -0.439    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.555    -0.609    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.422    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.824    -0.849    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.132    -0.464    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.022    -0.442    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.789ns (41.932%)  route 3.862ns (58.068%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.734 r  color_blobs/converter/h_top_reg_i_2/O[1]
                         net (fo=1, routed)           1.006     5.741    color_blobs/converter/A[15]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 2.675ns (41.971%)  route 3.698ns (58.029%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.620 r  color_blobs/converter/h_top_reg_i_3/O[1]
                         net (fo=1, routed)           0.843     5.463    color_blobs/converter/A[11]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.580ns (40.839%)  route 3.738ns (59.161%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.525 r  color_blobs/converter/h_top_reg_i_3/O[2]
                         net (fo=1, routed)           0.882     5.407    color_blobs/converter/A[12]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.540ns (40.468%)  route 3.737ns (59.532%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.485 r  color_blobs/converter/h_top_reg_i_4/O[3]
                         net (fo=1, routed)           0.881     5.366    color_blobs/converter/A[9]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.561ns (40.914%)  route 3.698ns (59.086%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.506 r  color_blobs/converter/h_top_reg_i_4/O[1]
                         net (fo=1, routed)           0.843     5.349    color_blobs/converter/A[7]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.901    10.500    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.677ns (42.946%)  route 3.556ns (57.054%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.400 r  color_blobs/converter/h_top_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.400    color_blobs/converter/h_top_reg_i_3_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.622 r  color_blobs/converter/h_top_reg_i_2/O[0]
                         net (fo=1, routed)           0.701     5.323    color_blobs/converter/A[14]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.654ns (42.798%)  route 3.547ns (57.202%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.599 r  color_blobs/converter/h_top_reg_i_3/O[3]
                         net (fo=1, routed)           0.691     5.291    color_blobs/converter/A[13]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.466ns (40.076%)  route 3.687ns (59.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.411 r  color_blobs/converter/h_top_reg_i_4/O[2]
                         net (fo=1, routed)           0.832     5.243    color_blobs/converter/A[8]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.900    10.501    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.563ns (41.883%)  route 3.556ns (58.117%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.172 r  color_blobs/converter/h_top_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.172    color_blobs/converter/h_top_reg_i_5_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  color_blobs/converter/h_top_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.286    color_blobs/converter/h_top_reg_i_4_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.508 r  color_blobs/converter/h_top_reg_i_3/O[0]
                         net (fo=1, routed)           0.701     5.209    color_blobs/converter/A[10]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.897    10.504    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 color_blobs/converter/my_g_delay2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_top_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.317ns (38.275%)  route 3.737ns (61.725%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.629    -0.911    color_blobs/converter/clk_out1
    SLICE_X35Y68         FDRE                                         r  color_blobs/converter/my_g_delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  color_blobs/converter/my_g_delay2_reg[2]/Q
                         net (fo=16, routed)          1.044     0.590    color_blobs/converter/my_g_delay2[2]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.124     0.714 r  color_blobs/converter/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.714    color_blobs/converter/i__carry_i_6_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.250 r  color_blobs/converter/h_top2_inferred__0/i__carry/CO[2]
                         net (fo=13, routed)          0.743     1.993    color_blobs/converter/p_0_in
    SLICE_X33Y67         LUT6 (Prop_lut6_I4_O)        0.313     2.306 r  color_blobs/converter/h_top_reg_i_43/O
                         net (fo=1, routed)           0.570     2.876    color_blobs/converter/h_top_reg_i_43_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.000 r  color_blobs/converter/h_top_reg_i_21/O
                         net (fo=2, routed)           0.498     3.498    color_blobs/converter/p_1_in[3]
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.622 r  color_blobs/converter/h_top_reg_i_25/O
                         net (fo=1, routed)           0.000     3.622    color_blobs/converter/h_top_reg_i_25_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.262 r  color_blobs/converter/h_top_reg_i_5/O[3]
                         net (fo=1, routed)           0.881     5.143    color_blobs/converter/A[5]
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        1.610    13.974    color_blobs/converter/clk_out1
    DSP48_X0Y26          DSP48E1                                      r  color_blobs/converter/h_top_reg/CLK
                         clock pessimism              0.559    14.533    
                         clock uncertainty           -0.132    14.401    
    DSP48_X0Y26          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    10.497    color_blobs/converter/h_top_reg
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.132    -0.197    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.092    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.089    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.370ns (72.864%)  route 0.138ns (27.136%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.087 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.087    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.391ns (72.181%)  route 0.151ns (27.819%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X43Y99         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.150    -0.304    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[5]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.259 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.259    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.107 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.107    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.054 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.054    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[8]
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134    -0.065    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.835    -0.838    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.132    -0.197    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.092    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X49Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.137    -0.319    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][6]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.183 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.183    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.143    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.078 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.078    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.832    -0.841    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.132    -0.200    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.095    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.567    -0.597    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X29Y66         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.343    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.836    -0.837    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y65         FDRE                                         r  color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.070    -0.360    color_blobs/converter/h_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.381ns (73.439%)  route 0.138ns (26.561%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.569    -0.595    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y98         FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.317    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][2]
    SLICE_X44Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.136    -0.181 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.181    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.142 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.141    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.076 r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.076    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.833    -0.840    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y100        FDRE                                         r  color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.132    -0.199    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    color_blobs/red_cf/c_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.558    -0.606    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.419    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.827    -0.846    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y72         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.022    -0.439    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.555    -0.609    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.422    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=9266, routed)        0.824    -0.849    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y74         FDRE                                         r  color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.132    -0.464    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.022    -0.442    color_blobs/converter/s_div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.020    





