# HLSæµç¨‹å¿«é€ŸæŒ‡å—

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. Cä»¿çœŸ (éªŒè¯åŠŸèƒ½)

```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn
make hls_csim
```

**é¢„æœŸè¾“å‡º**:
```
TEST PASSED!
INFO: [SIM 211-1] CSim done with 0 errors.
Maximum error: 0
```

**ç”¨é€”**: éªŒè¯CNNåŠŸèƒ½æ­£ç¡®æ€§ï¼Œä½¿ç”¨floatç±»å‹ï¼Œé€Ÿåº¦å¿«

### 2. ç»¼åˆ (ç”Ÿæˆç¡¬ä»¶)

```bash
make hls_synth
```

**é¢„æœŸè¾“å‡º**:
```
Synthesis completed.
Performance & Resource Estimates:
+ Timing: 
  * Target clock: 10.00ns (100MHz)
  * Estimated clock: ~8.5ns
+ Latency: ...
+ Resources:
  * LUT: ~42,000 (79%)
  * FF: ~40,000 (37%)
  * DSP: ~90 (41%)
  * BRAM: ~140 (50%)
```

**ç”¨é€”**: ç”ŸæˆRTLï¼Œæ£€æŸ¥èµ„æºä½¿ç”¨å’Œæ—¶åº

### 3. ååŒä»¿çœŸ (éªŒè¯RTL)

```bash
make hls_cosim
```

**é¢„æœŸè¾“å‡º**:
```
RTL Co-simulation: PASS
Latency: ...cycles
Throughput: ...
```

**ç”¨é€”**: éªŒè¯RTLä¸Cæ¨¡å‹ä¸€è‡´æ€§

## ğŸ“‹ å®Œæ•´æµç¨‹

### æ–¹æ¡ˆA: åˆ†æ­¥æ‰§è¡Œ (æ¨è)

```bash
# 1. Cä»¿çœŸ (~10ç§’)
make hls_csim

# 2. å¦‚æœCä»¿çœŸé€šè¿‡ï¼Œè¿è¡Œç»¼åˆ (~5-10åˆ†é’Ÿ)
make hls_synth

# 3. æ£€æŸ¥ç»¼åˆæŠ¥å‘Š
cat tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt

# 4. å¦‚æœèµ„æºæ»¡æ„ï¼Œè¿è¡ŒååŒä»¿çœŸ (~30åˆ†é’Ÿ)
make hls_cosim
```

### æ–¹æ¡ˆB: ä¸€é”®æ‰§è¡Œ (è€—æ—¶é•¿)

```bash
# ä¿®æ”¹ run_hls.tclï¼Œè®¾ç½®æ‰€æœ‰æ­¥éª¤ä¸º1
cd tests/hw
# ç¼–è¾‘ run_hls.tcl:
#   set CSIM 1
#   set CSYNTH 1
#   set COSIM 1

vitis_hls -f run_hls.tcl
```

## ğŸ”§ é«˜çº§é€‰é¡¹

### æŒ‡å®šFPGAå™¨ä»¶

```bash
# é»˜è®¤: xc7z020clg400-1 (Zynq 7020)
make hls_csim

# æŒ‡å®šå…¶ä»–å™¨ä»¶
make hls_csim XPART=xc7z020clg484-1
make hls_synth XPART=xc7z035ffg676-2
```

### ä¿®æ”¹æ—¶é’Ÿé¢‘ç‡

ç¼–è¾‘ `tests/hw/run_hls.tcl`:
```tcl
# Clock period (100 MHz = 10 ns)
set CLKP 10  # æ”¹ä¸º 8 = 125MHz, æˆ– 12 = 83MHz
```

### ä¿®æ”¹ä¼˜åŒ–é€‰é¡¹

ç¼–è¾‘ `tests/hw/hls_config.tcl`:
```tcl
# Pipelineé…ç½®
config_compile -pipeline_loops 64  # æ”¹ä¸º32æˆ–128

# DSPé…ç½®
config_schedule -enable_dsp_full_reg  # ç§»é™¤æ­¤è¡Œç¦ç”¨DSPå…¨å¯„å­˜å™¨
```

## ğŸ“Š è¾“å‡ºæ–‡ä»¶

### Cä»¿çœŸ

```
tests/hw/hls_cnn.prj/sol/csim/
â”œâ”€â”€ build/           # ç¼–è¯‘çš„å¯æ‰§è¡Œæ–‡ä»¶
â””â”€â”€ report/          # ä»¿çœŸæŠ¥å‘Š
```

### ç»¼åˆ

```
tests/hw/hls_cnn.prj/sol/syn/
â”œâ”€â”€ report/
â”‚   â”œâ”€â”€ uut_top_csynth.rpt       # èµ„æºå’Œæ€§èƒ½æŠ¥å‘Š
â”‚   â””â”€â”€ uut_top_csynth.xml       # XMLæ ¼å¼æŠ¥å‘Š
â”œâ”€â”€ verilog/         # ç”Ÿæˆçš„RTLä»£ç 
â””â”€â”€ vhdl/            # VHDLä»£ç (å¦‚æœé€‰æ‹©)
```

### ååŒä»¿çœŸ

```
tests/hw/hls_cnn.prj/sol/sim/
â”œâ”€â”€ report/          # ååŒä»¿çœŸæŠ¥å‘Š
â”œâ”€â”€ verilog/         # ä»¿çœŸä½¿ç”¨çš„RTL
â””â”€â”€ wrapc/           # C wrapperæ–‡ä»¶
```

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜1: undefined symbolé”™è¯¯

**ç°è±¡**:
```
ld.lld: error: undefined symbol: uut_top(float*, ...)
```

**è§£å†³**: å·²ä¿®å¤ï¼ç¡®ä¿ä½¿ç”¨æœ€æ–°çš„ `run_hls.tcl`

### é—®é¢˜2: ç»¼åˆèµ„æºè¶…é™

**ç°è±¡**:
```
ERROR: [XFORM] Resource usage exceeds available resources
```

**è§£å†³**:
1. æ£€æŸ¥ `hls_config.tcl` ä¼˜åŒ–é€‰é¡¹
2. å‡å°‘æ•°ç»„åˆ†åŒº
3. é™ä½pipelineç›®æ ‡

### é—®é¢˜3: æ—¶åºä¸æ»¡è¶³

**ç°è±¡**:
```
WARNING: [SYN] Timing constraints not met
Estimated clock: 11.5ns (target: 10ns)
```

**è§£å†³**:
1. å¢åŠ æ—¶é’Ÿå‘¨æœŸ: `set CLKP 12`
2. å¯ç”¨DSPå…¨å¯„å­˜å™¨: `config_schedule -enable_dsp_full_reg`
3. å¢åŠ pipeline II: ä¿®æ”¹æºä»£ç ä¸­çš„ `#pragma HLS PIPELINE II=8`

## ğŸ“š æŸ¥çœ‹æŠ¥å‘Š

### ç»¼åˆæŠ¥å‘Š

```bash
# æ€§èƒ½å’Œèµ„æºæ€»è§ˆ
cat tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt | less

# æŸ¥æ‰¾ç‰¹å®šä¿¡æ¯
grep "LUT" tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt
grep "Latency" tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt
```

### å…³é”®æŒ‡æ ‡

1. **èµ„æºä½¿ç”¨**
   - LUT < 53,200 (Zynq 7020é™åˆ¶)
   - FF < 106,400
   - DSP < 220
   - BRAM < 280 (18K blocks)

2. **æ—¶åº**
   - Clock period: 10ns (100MHz)
   - Slack: åº”ä¸ºæ­£å€¼

3. **å»¶è¿Ÿ**
   - Min latency: æœ€å°æ‰§è¡Œå‘¨æœŸ
   - Max latency: æœ€å¤§æ‰§è¡Œå‘¨æœŸ
   - Interval: ååç‡(æ¯éš”å¤šå°‘å‘¨æœŸå¯å¤„ç†ä¸€ä¸ªæ–°è¾“å…¥)

## ğŸ’¡ æç¤º

1. **Cä»¿çœŸä¼˜å…ˆ**: å…ˆç¡®ä¿Cä»¿çœŸé€šè¿‡å†ç»¼åˆ
2. **å¢é‡ä¼˜åŒ–**: ä¸€æ¬¡è°ƒæ•´ä¸€ä¸ªå‚æ•°
3. **ä¿å­˜æŠ¥å‘Š**: æ¯æ¬¡ç»¼åˆåä¿å­˜æŠ¥å‘Šæ–‡ä»¶
4. **ç‰ˆæœ¬æ§åˆ¶**: é‡è¦çš„é…ç½®æäº¤åˆ°Git

## ğŸ“– ç›¸å…³æ–‡æ¡£

- **[CSIM_FIX.md](CSIM_FIX.md)** - Cä»¿çœŸä¿®å¤è¯¦ç»†è¯´æ˜
- **[README_CSIM_FIX.md](README_CSIM_FIX.md)** - å¿«é€Ÿä¿®å¤æ€»ç»“
- **[Vitis HLS User Guide](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls)**

---

**å¿«é€Ÿå‘½ä»¤å‚è€ƒ**:
```bash
# Cä»¿çœŸ
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn && make hls_csim

# ç»¼åˆ
make hls_synth

# æŸ¥çœ‹æŠ¥å‘Š
cat tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt | grep -A 20 "Performance & Resource Estimates"
```
