// Seed: 3389961436
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  always @(posedge id_1);
endmodule
module module_1 (
    input tri1 id_0,
    inout wire id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    inout supply1 id_10,
    inout tri id_11
    , id_20,
    input uwire id_12,
    output uwire id_13,
    output wor id_14,
    input uwire id_15,
    input wor id_16,
    input supply1 id_17,
    input tri0 id_18
);
  always_latch @(posedge -1 === id_2);
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
