

================================================================
== Vitis HLS Report for 'update_1'
================================================================
* Date:           Tue Jan 16 03:00:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.862 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1  |     4098|     4098|         9|          8|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|    1547|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     349|    -|
|Register         |        -|     -|      300|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      300|    1896|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln105_1_fu_357_p2   |         +|   0|  0|   17|          10|           1|
    |add_ln105_fu_794_p2     |         +|   0|  0|   39|          32|          13|
    |add_ln107_fu_788_p2     |         +|   0|  0|   39|          32|           4|
    |add_ln12_1_fu_582_p2    |         +|   0|  0|   39|          32|           2|
    |add_ln12_2_fu_676_p2    |         +|   0|  0|   39|          32|           3|
    |add_ln12_3_fu_761_p2    |         +|   0|  0|   39|          32|           3|
    |add_ln12_fu_480_p2      |         +|   0|  0|   39|          32|           1|
    |add_ln13_1_fu_546_p2    |         +|   0|  0|   28|          21|           2|
    |add_ln13_2_fu_633_p2    |         +|   0|  0|   39|          32|           3|
    |add_ln13_3_fu_639_p2    |         +|   0|  0|   28|          21|           3|
    |add_ln13_4_fu_719_p2    |         +|   0|  0|   39|          32|           3|
    |add_ln13_5_fu_725_p2    |         +|   0|  0|   28|          21|           3|
    |add_ln13_fu_540_p2      |         +|   0|  0|   39|          32|           2|
    |add_ln9_1_fu_569_p2     |         +|   0|  0|   28|          21|           2|
    |add_ln9_2_fu_663_p2     |         +|   0|  0|   28|          21|           3|
    |add_ln9_3_fu_748_p2     |         +|   0|  0|   28|          21|           3|
    |add_ln9_fu_466_p2       |         +|   0|  0|   28|          21|           1|
    |grp_fu_331_p2           |         +|   0|  0|   39|          32|           1|
    |ashr_ln109_1_fu_507_p2  |      ashr|   0|  0|   96|          32|          32|
    |ashr_ln109_2_fu_526_p2  |      ashr|   0|  0|   96|          32|          32|
    |ashr_ln109_3_fu_609_p2  |      ashr|   0|  0|   96|          32|          32|
    |ashr_ln109_fu_397_p2    |      ashr|   0|  0|   96|          32|          32|
    |icmp_ln105_fu_363_p2    |      icmp|   0|  0|   11|          10|          11|
    |or_ln109_1_fu_418_p2    |        or|   0|  0|   11|          11|           2|
    |or_ln109_2_fu_428_p2    |        or|   0|  0|   11|          11|           2|
    |or_ln109_fu_386_p2      |        or|   0|  0|   11|          11|           1|
    |or_ln12_1_fu_602_p2     |        or|   0|  0|  128|         128|           2|
    |or_ln12_2_fu_696_p2     |        or|   0|  0|  128|         128|           2|
    |or_ln12_3_fu_781_p2     |        or|   0|  0|  128|         128|           2|
    |or_ln12_fu_500_p2       |        or|   0|  0|  128|         128|           2|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |not_mark_a_fu_351_p2    |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1547|        1162|         209|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |a_address0                        |  26|          5|   11|         55|
    |a_d0                              |  20|          4|   32|        128|
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_blockID_phi_fu_314_p4  |   9|          2|   10|         20|
    |b_address0                        |  14|          3|   11|         33|
    |b_address1                        |  14|          3|   11|         33|
    |blockID_reg_310                   |   9|          2|   10|         20|
    |bucket_address0                   |  49|          9|   11|         99|
    |checkdata_address0                |  26|          5|   21|        105|
    |checkdata_address1                |  26|          5|   21|        105|
    |checkdata_d0                      |  26|          5|  128|        640|
    |checkdata_d1                      |  26|          5|  128|        640|
    |checkdata_we0                     |   9|          2|   16|         32|
    |checkdata_we1                     |   9|          2|   16|         32|
    |global_time_1_o                   |   9|          2|   32|         64|
    |inc_i14_lcssa17_reg_321           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 349|         69|  492|       2083|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln105_1_reg_826      |  10|   0|   10|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b_load_1_reg_869         |  32|   0|   32|          0|
    |b_load_3_reg_901         |  32|   0|   32|          0|
    |blockID_reg_310          |  10|   0|   10|          0|
    |bucket_addr_1_reg_913    |  11|   0|   11|          0|
    |bucket_addr_2_reg_933    |  11|   0|   11|          0|
    |bucket_addr_3_reg_943    |  11|   0|   11|          0|
    |bucket_addr_reg_864      |  11|   0|   11|          0|
    |empty_17_reg_835         |   9|   0|    9|          0|
    |exp_cast_reg_805         |   5|   0|   32|         27|
    |icmp_ln105_reg_831       |   1|   0|    1|          0|
    |inc_i14_lcssa17_reg_321  |  32|   0|   32|          0|
    |not_mark_a_reg_818       |   1|   0|    1|          0|
    |reg_338                  |  32|   0|   32|          0|
    |shl_ln_reg_843           |   9|   0|   11|          2|
    |tmp_1_reg_859            |  11|   0|   11|          0|
    |tmp_2_reg_928            |  11|   0|   11|          0|
    |tmp_3_reg_938            |  11|   0|   11|          0|
    |tmp_s_reg_908            |  11|   0|   11|          0|
    |trunc_ln109_1_reg_896    |   2|   0|    2|          0|
    |trunc_ln109_2_reg_918    |   2|   0|    2|          0|
    |trunc_ln109_3_reg_923    |   2|   0|    2|          0|
    |trunc_ln9_reg_886        |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 300|   0|  329|         29|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|       update.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|       update.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|       update.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|       update.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|       update.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|       update.1|  return value|
|a_address0              |  out|   11|   ap_memory|              a|         array|
|a_ce0                   |  out|    1|   ap_memory|              a|         array|
|a_we0                   |  out|    1|   ap_memory|              a|         array|
|a_d0                    |  out|   32|   ap_memory|              a|         array|
|bucket_address0         |  out|   11|   ap_memory|         bucket|         array|
|bucket_ce0              |  out|    1|   ap_memory|         bucket|         array|
|bucket_we0              |  out|    1|   ap_memory|         bucket|         array|
|bucket_d0               |  out|   32|   ap_memory|         bucket|         array|
|bucket_q0               |   in|   32|   ap_memory|         bucket|         array|
|b_address0              |  out|   11|   ap_memory|              b|         array|
|b_ce0                   |  out|    1|   ap_memory|              b|         array|
|b_q0                    |   in|   32|   ap_memory|              b|         array|
|b_address1              |  out|   11|   ap_memory|              b|         array|
|b_ce1                   |  out|    1|   ap_memory|              b|         array|
|b_q1                    |   in|   32|   ap_memory|              b|         array|
|checkdata_address0      |  out|   21|   ap_memory|      checkdata|         array|
|checkdata_ce0           |  out|    1|   ap_memory|      checkdata|         array|
|checkdata_we0           |  out|   16|   ap_memory|      checkdata|         array|
|checkdata_d0            |  out|  128|   ap_memory|      checkdata|         array|
|checkdata_address1      |  out|   21|   ap_memory|      checkdata|         array|
|checkdata_ce1           |  out|    1|   ap_memory|      checkdata|         array|
|checkdata_we1           |  out|   16|   ap_memory|      checkdata|         array|
|checkdata_d1            |  out|  128|   ap_memory|      checkdata|         array|
|exp                     |   in|    5|     ap_none|            exp|        scalar|
|mark_a                  |   in|    1|     ap_none|         mark_a|        scalar|
|global_time_1_i         |   in|   32|     ap_ovld|  global_time_1|       pointer|
|global_time_1_o         |  out|   32|     ap_ovld|  global_time_1|       pointer|
|global_time_1_o_ap_vld  |  out|    1|     ap_ovld|  global_time_1|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

