
*** Running vivado
    with args -log play_control_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source play_control_test.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source play_control_test.tcl -notrace
Command: link_design -top play_control_test -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.480 ; gain = 0.000 ; free physical = 2345 ; free virtual = 10170
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.039 ; gain = 0.000 ; free physical = 2236 ; free virtual = 10061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1995.883 ; gain = 76.871 ; free physical = 2214 ; free virtual = 10039

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9a77dbd6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.641 ; gain = 498.758 ; free physical = 1804 ; free virtual = 9629

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Phase 1 Initialization | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Phase 2 Timer Update And Timing Data Collection | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Retarget | Checksum: 9a77dbd6
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 9a77dbd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Constant propagation | Checksum: 9a77dbd6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 996636f7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2799.477 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Sweep | Checksum: 996636f7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 996636f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
BUFG optimization | Checksum: 996636f7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 996636f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
Shift Register Optimization | Checksum: 996636f7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 996636f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
Post Processing Netlist | Checksum: 996636f7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
Phase 9 Finalization | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2831.492 ; gain = 32.016 ; free physical = 1497 ; free virtual = 9322
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
Ending Netlist Obfuscation Task | Checksum: 1ae2d3a8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.492 ; gain = 0.000 ; free physical = 1497 ; free virtual = 9322
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file play_control_test_drc_opted.rpt -pb play_control_test_drc_opted.pb -rpx play_control_test_drc_opted.rpx
Command: report_drc -file play_control_test_drc_opted.rpt -pb play_control_test_drc_opted.pb -rpx play_control_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1484 ; free virtual = 9309
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1484 ; free virtual = 9309
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1484 ; free virtual = 9309
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1484 ; free virtual = 9309
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1484 ; free virtual = 9309
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1483 ; free virtual = 9309
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1483 ; free virtual = 9309
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9302
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c24e2e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9302
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1476 ; free virtual = 9302

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3657d0c

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1465 ; free virtual = 9291

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 147f3799c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1464 ; free virtual = 9289

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 147f3799c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1464 ; free virtual = 9289
Phase 1 Placer Initialization | Checksum: 147f3799c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1464 ; free virtual = 9289

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14e072d5a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1443 ; free virtual = 9268

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13efaf914

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1449 ; free virtual = 9275

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13efaf914

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1449 ; free virtual = 9275

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 119aa625b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 39 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 0 LUT, combined 24 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f0db03ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273
Phase 2.4 Global Placement Core | Checksum: 1f31ddd43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273
Phase 2 Global Placement | Checksum: 1f31ddd43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 142d3e45e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9272

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a209d5da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d613acb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1913a148c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 164ece9ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e792badc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23a4a12b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273
Phase 3 Detail Placement | Checksum: 23a4a12b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c55d7137

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.388 | TNS=-133.139 |
Phase 1 Physical Synthesis Initialization | Checksum: 2117dc907

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1448 ; free virtual = 9273
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2117dc907

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c55d7137

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1447 ; free virtual = 9273

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.201. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1787a73b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
Phase 4.1 Post Commit Optimization | Checksum: 1787a73b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1787a73b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1787a73b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
Phase 4.3 Placer Reporting | Checksum: 1787a73b3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17dfa9005

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
Ending Placer Task | Checksum: 1670f6adb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1439 ; free virtual = 9264
INFO: [runtcl-4] Executing : report_io -file play_control_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1425 ; free virtual = 9250
INFO: [runtcl-4] Executing : report_utilization -file play_control_test_utilization_placed.rpt -pb play_control_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file play_control_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9256
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9256
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1429 ; free virtual = 9255
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1429 ; free virtual = 9255
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1429 ; free virtual = 9256
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1429 ; free virtual = 9256
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1428 ; free virtual = 9255
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1428 ; free virtual = 9255
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1411 ; free virtual = 9237
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.07s |  WALL: 0.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1411 ; free virtual = 9237

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-66.224 |
Phase 1 Physical Synthesis Initialization | Checksum: 2547c3323

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1410 ; free virtual = 9236
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-66.224 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2547c3323

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1410 ; free virtual = 9236

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-66.224 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[6]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[6]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[6]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.183 | TNS=-66.206 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net k[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.180 | TNS=-65.366 |
INFO: [Physopt 32-81] Processed net k[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.174 | TNS=-65.150 |
INFO: [Physopt 32-702] Processed net k[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg[0].  Re-placed instance music2sound_0/c0_next0_carry_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.098 | TNS=-63.272 |
INFO: [Physopt 32-710] Processed net music2sound_0/c0_next[6]. Critical path length was reduced through logic transformation on cell music2sound_0/c0_reg[6]_C_i_1_comp.
INFO: [Physopt 32-735] Processed net music2sound_0/en_p. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.063 | TNS=-63.198 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[11]_C_n_0.  Re-placed instance music2sound_0/c0_reg_reg[11]_C
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[11]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.045 | TNS=-63.180 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[11]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net music2sound_0/en_p. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net music2sound_0/en_p. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/en_p. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.038 | TNS=-64.613 |
INFO: [Physopt 32-702] Processed net music2sound_0/en_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net music2sound_0/c_reg[9]_i_5_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.028 | TNS=-64.393 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.013 | TNS=-64.069 |
INFO: [Physopt 32-81] Processed net music2sound_0/c_reg[9]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.000 | TNS=-65.459 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[5].  Re-placed instance music2sound_0/c_reg_reg[5]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-65.316 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[0].  Re-placed instance music2sound_0/c_reg_reg[0]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-65.174 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[1].  Re-placed instance music2sound_0/c_reg_reg[1]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-65.032 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[2].  Re-placed instance music2sound_0/c_reg_reg[2]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-64.890 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[3].  Re-placed instance music2sound_0/c_reg_reg[3]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-64.757 |
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg_reg_n_0_[4].  Re-placed instance music2sound_0/c_reg_reg[4]
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.995 | TNS=-64.624 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[10]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net k[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-64.462 |
INFO: [Physopt 32-81] Processed net k[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-64.154 |
INFO: [Physopt 32-702] Processed net music2sound_0/c_reg[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg[8].  Re-placed instance music2sound_0/c_reg[9]_i_14
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.965 | TNS=-63.856 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg[4].  Re-placed instance music2sound_0/c_reg[9]_i_11
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.947 | TNS=-63.536 |
INFO: [Physopt 32-81] Processed net k[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.945 | TNS=-63.408 |
INFO: [Physopt 32-81] Processed net k[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.925 | TNS=-62.100 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.916 | TNS=-61.860 |
INFO: [Physopt 32-81] Processed net music2sound_0/c0_reg[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.911 | TNS=-61.760 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_next[11].  Re-placed instance music2sound_0/c0_reg[11]_C_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.901 | TNS=-61.385 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.890 | TNS=-61.145 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[9]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[9]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[9]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.883 | TNS=-61.138 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[12]_C_n_0.  Re-placed instance music2sound_0/c0_reg_reg[12]_C
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[12]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.883 | TNS=-61.044 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[9]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_next[9].  Re-placed instance music2sound_0/c0_reg[9]_C_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.861 | TNS=-60.567 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[1]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.843 | TNS=-60.463 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next0_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.832 | TNS=-60.419 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.819 | TNS=-60.385 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g1_b1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.806 | TNS=-60.185 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[7]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_next[7].  Re-placed instance music2sound_0/c0_reg[7]_C_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.789 | TNS=-59.741 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_next[10].  Re-placed instance music2sound_0/c0_reg[10]_C_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.789 | TNS=-59.996 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[12]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_next[12].  Re-placed instance music2sound_0/c0_reg[12]_C_i_1
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.782 | TNS=-60.186 |
INFO: [Physopt 32-702] Processed net music2sound_0/c_reg_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net music2sound_0/en_p_repN_1. Critical path length was reduced through logic transformation on cell music2sound_0/c_reg[9]_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.776 | TNS=-57.426 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[4]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[4]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[4]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.770 | TNS=-57.388 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[1]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[1]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[1]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.761 | TNS=-57.208 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next0_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.761 | TNS=-57.168 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[3]_C_n_0.  Re-placed instance music2sound_0/c0_reg_reg[3]_C
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[3]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.753 | TNS=-57.145 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[3]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[3]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[3]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.748 | TNS=-57.122 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[0]_C_n_0.  Re-placed instance music2sound_0/c0_reg_reg[0]_C
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[0]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.741 | TNS=-57.109 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next0_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.738 | TNS=-57.075 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[0]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[0]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[0]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.738 | TNS=-57.060 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[3]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_next[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.738 | TNS=-56.812 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[4]_P_n_0.  Re-placed instance music2sound_0/c0_reg_reg[4]_P
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[4]_P_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.738 | TNS=-56.804 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[12]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[8]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.737 | TNS=-56.782 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg[7].  Re-placed instance music2sound_0/c_reg[9]_i_4
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.724 | TNS=-56.254 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[5]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.719 | TNS=-56.202 |
INFO: [Physopt 32-81] Processed net k[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.713 | TNS=-56.014 |
INFO: [Physopt 32-702] Processed net music2sound_0/c_reg[9]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net music2sound_0/c0_reg[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.701 | TNS=-55.750 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[6]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.695 | TNS=-55.618 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg[3].  Re-placed instance music2sound_0/c_reg[9]_i_7
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.677 | TNS=-55.222 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-54.054 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[4]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.668 | TNS=-54.014 |
INFO: [Physopt 32-81] Processed net music2sound_0/c0_reg[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-53.772 |
INFO: [Physopt 32-81] Processed net k[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.658 | TNS=-53.756 |
INFO: [Physopt 32-702] Processed net k[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/sel[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net music2sound_0/g0_b0_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.657 | TNS=-53.752 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.657 | TNS=-53.664 |
INFO: [Physopt 32-81] Processed net k[5]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[5]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.653 | TNS=-53.628 |
INFO: [Physopt 32-81] Processed net music2sound_0/c0_reg[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.648 | TNS=-53.364 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g1_b1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-53.320 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[10]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.637 | TNS=-53.188 |
INFO: [Physopt 32-702] Processed net music2sound_0/musicROM[0][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net k[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.635 | TNS=-53.060 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[12]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/en_p. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.595 | TNS=-52.070 |
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/musicROM[0][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.594 | TNS=-51.718 |
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[10]_C_n_0.  Re-placed instance music2sound_0/c0_reg_reg[10]_C
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[10]_C_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.576 | TNS=-51.691 |
INFO: [Physopt 32-702] Processed net music2sound_0/c_reg[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c_reg[9]_i_13_n_0.  Re-placed instance music2sound_0/c_reg[9]_i_13
INFO: [Physopt 32-735] Processed net music2sound_0/c_reg[9]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.573 | TNS=-51.721 |
INFO: [Physopt 32-702] Processed net k[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/sel[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/g0_b0_i_27_n_0.  Re-placed instance music2sound_0/g0_b0_i_27
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.567 | TNS=-51.693 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[10]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[7]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.559 | TNS=-51.581 |
INFO: [Physopt 32-702] Processed net music2sound_0/musicROM[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/g0_b0_i_8_n_0.  Re-placed instance music2sound_0/g0_b0_i_8
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.556 | TNS=-51.515 |
INFO: [Physopt 32-702] Processed net music2sound_0/c_reg[9]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[9]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.544 | TNS=-51.251 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0.  Re-placed instance music2sound_0/c0_reg_reg[3]_LDC_i_2
INFO: [Physopt 32-735] Processed net music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.526 | TNS=-50.613 |
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net music2sound_0/g0_b0_i_82_n_0.  Re-placed instance music2sound_0/g0_b0_i_82
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b0_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.524 | TNS=-50.609 |
INFO: [Physopt 32-663] Processed net k[7].  Re-placed instance k_reg[7]
INFO: [Physopt 32-735] Processed net k[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.523 | TNS=-50.607 |
INFO: [Physopt 32-663] Processed net k[6].  Re-placed instance k_reg[6]
INFO: [Physopt 32-735] Processed net k[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.521 | TNS=-50.527 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/musicROM[0][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.521 | TNS=-50.527 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1409 ; free virtual = 9235
Phase 3 Critical Path Optimization | Checksum: 1f67fa736

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1409 ; free virtual = 9235

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.521 | TNS=-50.527 |
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net k[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.521 | TNS=-50.207 |
INFO: [Physopt 32-81] Processed net k[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.519 | TNS=-50.199 |
INFO: [Physopt 32-81] Processed net k[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net k[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.516 | TNS=-50.187 |
INFO: [Physopt 32-81] Processed net k[5]_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net k[5]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-50.167 |
INFO: [Physopt 32-702] Processed net k[5]_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/musicROM[0][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net music2sound_0/g0_b0_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-49.655 |
INFO: [Physopt 32-601] Processed net k[7]_repN_1. Net driver k_reg[7]_replica_1 was replaced.
INFO: [Physopt 32-735] Processed net k[7]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.509 | TNS=-50.095 |
INFO: [Physopt 32-702] Processed net k[7]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[6]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net k[7]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_next[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/musicROM[0][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/g0_b0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net music2sound_0/c0_reg_reg[4]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.509 | TNS=-50.095 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
Phase 4 Critical Path Optimization | Checksum: 1f67fa736

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.509 | TNS=-50.095 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.692  |         16.129  |           27  |              0  |                    83  |           0  |           2  |  00:00:08  |
|  Total          |          0.692  |         16.129  |           27  |              0  |                    83  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
Ending Physical Synthesis Task | Checksum: 199cf984c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
INFO: [Common 17-83] Releasing license: Implementation
431 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9227
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1397 ; free virtual = 9224
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1396 ; free virtual = 9223
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1395 ; free virtual = 9222
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1395 ; free virtual = 9222
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1394 ; free virtual = 9222
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2903.527 ; gain = 0.000 ; free physical = 1394 ; free virtual = 9222
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a0e2615 ConstDB: 0 ShapeSum: f864724b RouteDB: 0
Post Restoration Checksum: NetGraph: 372b54a9 | NumContArr: 90a158b9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24d1ea29c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2934.090 ; gain = 9.984 ; free physical = 1323 ; free virtual = 9150

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24d1ea29c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2934.090 ; gain = 9.984 ; free physical = 1323 ; free virtual = 9150

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24d1ea29c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2934.090 ; gain = 9.984 ; free physical = 1323 ; free virtual = 9150
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 286f5c72f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2947.090 ; gain = 22.984 ; free physical = 1310 ; free virtual = 9137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.460 | TNS=-39.601| WHS=-0.092 | THS=-2.935 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0399775 %
  Global Horizontal Routing Utilization  = 0.0452665 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 430
  Number of Partially Routed Nets     = 30
  Number of Node Overlaps             = 141

Phase 2 Router Initialization | Checksum: 2974faeea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1305 ; free virtual = 9132

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2974faeea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1305 ; free virtual = 9132

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 14587cae7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1305 ; free virtual = 9132
Phase 3 Initial Routing | Checksum: 14587cae7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1305 ; free virtual = 9132

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.682 | TNS=-87.695| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 274175167

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1303 ; free virtual = 9130

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.362 | TNS=-76.921| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2655c38f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1303 ; free virtual = 9130

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.439 | TNS=-81.681| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a0e60fe0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
Phase 4 Rip-up And Reroute | Checksum: 1a0e60fe0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18e299d0d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.247 | TNS=-72.349| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f32a1511

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f32a1511

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
Phase 5 Delay and Skew Optimization | Checksum: 1f32a1511

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e0c36f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.167 | TNS=-70.273| WHS=0.178  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13e0c36f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
Phase 6 Post Hold Fix | Checksum: 13e0c36f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.244932 %
  Global Horizontal Routing Utilization  = 0.281939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13e0c36f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13e0c36f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 226cf67bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.167 | TNS=-70.273| WHS=0.178  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 226cf67bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 279f2747f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127
Ending Routing Task | Checksum: 279f2747f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 28.984 ; free physical = 1300 ; free virtual = 9127

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
450 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2953.090 ; gain = 49.562 ; free physical = 1300 ; free virtual = 9127
INFO: [runtcl-4] Executing : report_drc -file play_control_test_drc_routed.rpt -pb play_control_test_drc_routed.pb -rpx play_control_test_drc_routed.rpx
Command: report_drc -file play_control_test_drc_routed.rpt -pb play_control_test_drc_routed.pb -rpx play_control_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file play_control_test_methodology_drc_routed.rpt -pb play_control_test_methodology_drc_routed.pb -rpx play_control_test_methodology_drc_routed.rpx
Command: report_methodology -file play_control_test_methodology_drc_routed.rpt -pb play_control_test_methodology_drc_routed.pb -rpx play_control_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file play_control_test_power_routed.rpt -pb play_control_test_power_summary_routed.pb -rpx play_control_test_power_routed.rpx
Command: report_power -file play_control_test_power_routed.rpt -pb play_control_test_power_summary_routed.pb -rpx play_control_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
460 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file play_control_test_route_status.rpt -pb play_control_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file play_control_test_timing_summary_routed.rpt -pb play_control_test_timing_summary_routed.pb -rpx play_control_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file play_control_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file play_control_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file play_control_test_bus_skew_routed.rpt -pb play_control_test_bus_skew_routed.pb -rpx play_control_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9080
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9080
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9080
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9080
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9080
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9081
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3105.945 ; gain = 0.000 ; free physical = 1252 ; free virtual = 9081
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/Note2Sound/Note2Sound.runs/impl_1/play_control_test_routed.dcp' has been generated.
Command: write_bitstream -force play_control_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[0]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[10]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[11]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[12]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[1]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[2]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[3]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[4]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[5]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[6]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[7]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[8]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net music2sound_0/c0_reg_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin music2sound_0/c0_reg_reg[9]_LDC_i_1/O, cell music2sound_0/c0_reg_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./play_control_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.926 ; gain = 217.980 ; free physical = 997 ; free virtual = 8827
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 20:12:40 2024...
