////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: motherboard_synthesis.v
// /___/   /\     Timestamp: Sun Oct 26 15:16:14 2014
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim motherboard.ngc motherboard_synthesis.v 
// Device	: xc5vlx110t-1-ff1136
// Input file	: motherboard.ngc
// Output file	: /afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/netgen/synthesis/motherboard_synthesis.v
// # of Modules	: 1
// Design Name	: motherboard
// Xilinx        : /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module motherboard (
  USER_CLK, KEYBOARD_CLK, KEYBOARD_DATA, PIEZO_SPEAKER, HDR1_2, HDR1_4, HDR1_6, HDR1_8, HDR1_10, HDR1_12, HDR1_14, HDR1_16
)/* synthesis syn_black_box syn_noprune=1 */;
  input USER_CLK;
  inout KEYBOARD_CLK;
  inout KEYBOARD_DATA;
  output PIEZO_SPEAKER;
  output HDR1_2;
  output HDR1_4;
  output HDR1_6;
  output HDR1_8;
  output HDR1_10;
  output HDR1_12;
  output HDR1_14;
  output HDR1_16;
  
  // synthesis translate_off
  
  wire USER_CLK_BUFGP_0;
  wire \a[16] ;
  wire \a[17] ;
  wire \a[18] ;
  wire \a[19] ;
  wire \a[12] ;
  wire \a[11] ;
  wire \a[10] ;
  wire \a[9] ;
  wire \a[8] ;
  wire \a[7] ;
  wire \a[6] ;
  wire \a[5] ;
  wire \a[4] ;
  wire \a[3] ;
  wire \a[2] ;
  wire \a[1] ;
  wire \a[0] ;
  wire s0_n;
  wire s1_n;
  wire ior_n;
  wire dma_aen_n;
  wire \s2/aen_brd_30 ;
  wire \s2/holda_31 ;
  wire ppi_cs_n;
  wire ram_addr_sel_n;
  wire xmemw_n;
  wire HDR1_10_OBUF_50;
  wire HDR1_16_OBUF_52;
  wire \s5/b0_b1_OR_950_o_53 ;
  wire \s1/ale_BUFG_54 ;
  wire \s1/inta_n ;
  wire xior_n;
  wire \s1/i8259/_n0472_inv ;
  wire \s1/i8259/inta1_78 ;
  wire \s1/i8259/irr_0_79 ;
  wire \s1/i8259/dout_1_80 ;
  wire \s1/i8259/dout_3_82 ;
  wire \s1/i8259/dout[7]_GND_58_o_mux_36_OUT<2> ;
  wire \s1/i8259/inta_n_GND_58_o_AND_639_o ;
  wire \s1/i8259/irr_clr[0]_PWR_53_o_AND_641_o ;
  wire \s1/i8259/recint_88 ;
  wire \s1/i8088/write_bus_ale_AND_600_o_inv ;
  wire \s1/i8088/start ;
  wire \s1/i8088/ld_lsb_i ;
  wire \s1/i8088/ld_out_regs ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ;
  wire \s1/i8288/state_FSM_FFd1_182 ;
  wire \s1/i8288/state_FSM_FFd2_183 ;
  wire \s1/i8288/state_FSM_FFd2-In ;
  wire \s1/i8288/s_n[2]_s_n[2]_OR_915_o ;
  wire \s1/i8288/s_n[2]_GND_103_o_equal_26_o ;
  wire \s1/i8288/s_n[2]_GND_103_o_equal_24_o ;
  wire \s1/i8288/s_n[2]_GND_103_o_equal_25_o ;
  wire \s1/i8288/s_n[2]_PWR_58_o_equal_23_o ;
  wire \s1/i8288/mrdc_190 ;
  wire \s1/i8288/inta_191 ;
  wire \s1/i8288/aiowc_192 ;
  wire \s1/i8288/iorc_193 ;
  wire \s1/i8288/amwc_194 ;
  wire \s1/i8288/state[1]_GND_103_o_equal_20_o ;
  wire \s1/u7/rq_7_196 ;
  wire \s1/u7/rq_0_197 ;
  wire \s1/u7/rq_1_198 ;
  wire \s1/u7/rq_2_199 ;
  wire \s1/u7/rq_3_200 ;
  wire \s1/u7/rq_4_201 ;
  wire \s1/u7/rq_5_202 ;
  wire \s1/u7/rq_6_203 ;
  wire \s1/u9/rq_7_204 ;
  wire \s1/u9/rq_0_205 ;
  wire \s1/u9/rq_1_206 ;
  wire \s1/u9/rq_2_207 ;
  wire \s1/u9/rq_3_208 ;
  wire \s1/u9/rq_4_209 ;
  wire \s1/u9/rq_5_210 ;
  wire \s1/u9/rq_6_211 ;
  wire \s1/u10/rq_7_212 ;
  wire \s1/u10/rq_4_213 ;
  wire \s1/u10/rq_5_214 ;
  wire \s1/u10/rq_6_215 ;
  wire \s1/u8/ab_inv_216 ;
  wire \s1/u8/ba_inv_217 ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ;
  wire \s9/i8255/pdo_0_219 ;
  wire \s9/i8255/pdo_2_220 ;
  wire \s9/i8255/pdo_7_221 ;
  wire \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_lut<2> ;
  wire \s0/vgamod/Result<9>1 ;
  wire \s0/vgamod/Result<8>1 ;
  wire \s0/vgamod/Result<7>1 ;
  wire \s0/vgamod/Result<6>1 ;
  wire \s0/vgamod/Result<5>1 ;
  wire \s0/vgamod/Result<4>1 ;
  wire \s0/vgamod/Result<3>1 ;
  wire \s0/vgamod/Result<2>1 ;
  wire \s0/vgamod/Result<1>1 ;
  wire \s0/vgamod/Result<0>1 ;
  wire \s0/vgamod/_n0400_inv ;
  wire \s0/vgamod/Mcount_h_count9 ;
  wire \s0/vgamod/Mcount_h_count8 ;
  wire \s0/vgamod/Mcount_h_count7 ;
  wire \s0/vgamod/Mcount_h_count6 ;
  wire \s0/vgamod/Mcount_h_count5 ;
  wire \s0/vgamod/Mcount_h_count ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv ;
  wire \s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ;
  wire \s0/vgamod/memr_ior_OR_1094_o_inv ;
  wire \s0/vgamod/h_count[2]_GND_305_o_equal_131_o ;
  wire \s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<3> ;
  wire \s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<4> ;
  wire \s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<5> ;
  wire \s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<6> ;
  wire \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ;
  wire \s0/vgamod/new_buff ;
  wire \s0/vgamod/GND_305_o_vga_bg_colour[2]_mux_141_OUT<1> ;
  wire \s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<0> ;
  wire \s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<1> ;
  wire \s0/vgamod/GND_305_o_vga_bg_colour[0]_mux_135_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ;
  wire \s0/vgamod/mem_range_397 ;
  wire \s0/vgamod/new_attr ;
  wire \s0/vgamod/new_attr_we ;
  wire \s0/vgamod/new_buff_we ;
  wire \s0/vgamod/cursor_on_440 ;
  wire \s0/vgamod/video_on_441 ;
  wire \s0/vgamod/vga2_rw_512 ;
  wire \s0/vgamod/h_count[0] ;
  wire \s0/vgamod/h_count[5] ;
  wire \s0/vgamod/h_count[6] ;
  wire \s0/vgamod/h_count[7] ;
  wire \s0/vgamod/h_count[8] ;
  wire \s0/vgamod/h_count[9] ;
  wire \s6/ls2450/ba_inv ;
  wire \s6/rb0/enexp ;
  wire \s6/rb1/enexp ;
  wire \s6/rb2/enexp ;
  wire \s6/rb3/enexp ;
  wire \s6/mdp ;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ;
  wire \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ;
  wire \s6/mdpLogicTrst2 ;
  wire \s1/adp<0>LogicTrst1 ;
  wire \d<0>LogicTrst1_612 ;
  wire \s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 ;
  wire \s6/mdpl11_614 ;
  wire \xd<0>LogicTrst1_615 ;
  wire \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 ;
  wire \s5/b0_b1_OR_950_o2 ;
  wire \s1/adp<0>LogicTrst3_618 ;
  wire \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ;
  wire \s6/mdpLogicTrst4 ;
  wire \s1/i8088/tcore/hlt_in ;
  wire \s1/i8088/tcore/hlt_out ;
  wire \s1/i8088/tcore/ir[2] ;
  wire \s1/i8088/tcore/ir[3] ;
  wire \s1/i8088/tcore/ir[4] ;
  wire \s1/i8088/tcore/ir[5] ;
  wire \s1/i8088/tcore/ir[6] ;
  wire \s1/i8088/tcore/ir[7] ;
  wire \s1/i8088/tcore/ir[8] ;
  wire \s1/i8088/tcore/ir[9] ;
  wire \s1/i8088/tcore/ir[10] ;
  wire \s1/i8088/tcore/ir[11] ;
  wire \s1/i8088/tcore/ir[12] ;
  wire \s1/i8088/tcore/ir[13] ;
  wire \s1/i8088/tcore/ir[14] ;
  wire \s1/i8088/tcore/ir[15] ;
  wire \s1/i8088/tcore/ir[16] ;
  wire \s1/i8088/tcore/ir[17] ;
  wire \s1/i8088/tcore/ir[18] ;
  wire \s1/i8088/tcore/ir[20] ;
  wire \s1/i8088/tcore/ir[23] ;
  wire \s1/i8088/tcore/ir[24] ;
  wire \s1/i8088/tcore/ir[25] ;
  wire \s1/i8088/tcore/ir[26] ;
  wire \s1/i8088/tcore/ir[27] ;
  wire \s1/i8088/tcore/ir[28] ;
  wire \s1/i8088/tcore/ir[30] ;
  wire \s1/i8088/tcore/ir[33] ;
  wire \s1/i8088/tcore/ir[34] ;
  wire \s1/i8088/tcore/end_seq ;
  wire \s1/i8088/tcore/rom_ir[18] ;
  wire \s1/i8088/tcore/rom_ir[19] ;
  wire \s1/i8088/tcore/rom_ir[21] ;
  wire \s1/i8088/tcore/rom_ir[22] ;
  wire \s1/i8088/tcore/rom_ir[29] ;
  wire \s1/i8088/tcore/rom_ir[30] ;
  wire \s1/i8088/tcore/rom_ir[32] ;
  wire \s1/i8088/tcore/rom_ir[33] ;
  wire \s1/i8088/tcore/rom_ir[34] ;
  wire \s1/i8088/tcore/rom_ir[35] ;
  wire \s1/i8088/tcore/rom_ir[23] ;
  wire \s1/i8088/tcore/rom_ir[24] ;
  wire \s1/i8088/tcore/rom_ir[25] ;
  wire \s1/i8088/tcore/rom_ir[26] ;
  wire \s1/i8088/tcore/rom_ir[27] ;
  wire \s1/i8088/tcore/rom_ir[28] ;
  wire \s1/i8088/tcore/block_or_hlt_667 ;
  wire \s1/i8088/tcore/hlt_668 ;
  wire \s1/i8088/tcore/hlt_op_old_669 ;
  wire \s1/i8088/tcore/wr_ss ;
  wire \s1/i8088/tcore/div_exc ;
  wire \s1/i8088/tcore/ir[29] ;
  wire \s1/i8088/tcore/cx_zero ;
  wire \s1/i8088/tcore/decode/ext_int_730 ;
  wire \s1/i8088/tcore/need_imm ;
  wire \s1/i8088/tcore/need_off ;
  wire \s1/i8088/tcore/need_modrm ;
  wire \s1/i8088/tcore/ld_base ;
  wire \s1/i8088/tcore/exec_st ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux__n004331 ;
  wire \s1/i8088/tcore/fetch/nstate/into ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ;
  wire \s1/i8088/tcore/fetch/prefix ;
  wire \s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ;
  wire \s1/i8088/tcore/fetch/next_in_opco ;
  wire \s1/i8088/tcore/decode/_n01101_843 ;
  wire \s1/i8088/tcore/decode/Mcount_seq8 ;
  wire \s1/i8088/tcore/decode/Mcount_seq7 ;
  wire \s1/i8088/tcore/decode/Mcount_seq6 ;
  wire \s1/i8088/tcore/decode/Mcount_seq5 ;
  wire \s1/i8088/tcore/decode/Mcount_seq4 ;
  wire \s1/i8088/tcore/decode/Mcount_seq3 ;
  wire \s1/i8088/tcore/decode/Mcount_seq2 ;
  wire \s1/i8088/tcore/decode/Mcount_seq1 ;
  wire \s1/i8088/tcore/decode/Mcount_seq ;
  wire \s1/i8088/tcore/decode/_n0129_inv ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt4 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt3 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt2 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt1_891 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt ;
  wire \s1/i8088/tcore/decode/block_inv ;
  wire \s1/i8088/tcore/decode/exec_st_inv ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o ;
  wire \s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o ;
  wire \s1/i8088/tcore/decode/_n0108 ;
  wire \s1/i8088/tcore/decode/_n0110 ;
  wire \s1/i8088/tcore/decode/_n0112 ;
  wire \s1/i8088/tcore/decode/tfle_910 ;
  wire \s1/i8088/tcore/decode/dive_911 ;
  wire \s1/i8088/tcore/decode/iflssd_912 ;
  wire \s1/i8088/tcore/decode/ifld_913 ;
  wire \s1/i8088/tcore/decode/tfld_914 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/out131 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06304 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm4_930 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm3_932 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_935 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>2_943 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06302_948 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT43 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06301 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_960 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_961 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0121 ;
  wire \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0215 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0808 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0630 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0838_979 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0813 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/dm ;
  wire \s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_10_o_wide_mux_118_OUT<8> ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_150_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_152_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/sm ;
  wire \s1/i8088/tcore/exec/alu_word ;
  wire \s1/i8088/tcore/exec/wr_reg ;
  wire \s1/i8088/tcore/exec/omemalu[7] ;
  wire \s1/i8088/tcore/exec/omemalu[10] ;
  wire \s1/i8088/tcore/exec/omemalu[11] ;
  wire \s1/i8088/tcore/exec/omemalu[12] ;
  wire \s1/i8088/tcore/exec/omemalu[13] ;
  wire \s1/i8088/tcore/exec/omemalu[14] ;
  wire \s1/i8088/tcore/exec/omemalu[15] ;
  wire \s1/i8088/tcore/exec/wr_high ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ;
  wire \s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1116 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1117 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1118 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1119 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1120 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1121 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1122 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1123 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1124 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1125 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1126 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1127 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1128 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1129 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1130 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1131 ;
  wire \s1/i8088/tcore/exec/alu/arlog/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/arlog/ci ;
  wire \s1/i8088/tcore/exec/alu/arlog/log ;
  wire \s1/i8088/tcore/exec/alu/addsub/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/addsub/xs ;
  wire \s1/i8088/tcore/exec/alu/addsub/ys ;
  wire \s1/i8088/tcore/exec/alu/addsub/ci ;
  wire \s1/i8088/tcore/exec/alu/flags_unchanged_1219 ;
  wire \s1/i8088/tcore/exec/alu/cf_rot ;
  wire \s1/i8088/tcore/exec/alu/rot[0] ;
  wire \s1/i8088/tcore/exec/alu/rot[3] ;
  wire \s1/i8088/tcore/exec/alu/rot[4] ;
  wire \s1/i8088/tcore/exec/alu/rot[5] ;
  wire \s1/i8088/tcore/exec/alu/rot[6] ;
  wire \s1/i8088/tcore/exec/alu/rot[7] ;
  wire \s1/i8088/tcore/exec/alu/rot[14] ;
  wire \s1/i8088/tcore/exec/alu/rot[15] ;
  wire \s1/i8088/tcore/exec/alu/cf_mul ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc21 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[16] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[17] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[18] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[19] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[20] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[21] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[22] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[32] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/bs ;
  wire \s1/i8088/tcore/exec/alu/muldiv/as ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[8] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[9] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[10] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[11] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[12] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[13] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_1417 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_1418 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_1419 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_1420 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_1421 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_1422 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_1423 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_1424 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_1425 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_1426 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_1427 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_1428 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_1429 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_1430 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_1431 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_1432 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_1433 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_1434 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_1435 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_1436 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_1437 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_1438 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_1439 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_1440 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_1441 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_1442 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_1443 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_1444 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_1445 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_1446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_1447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_1448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_1449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_1450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_1451 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_1452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_1453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_1454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_1455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_1456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_1457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_1458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_1459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_1460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_1461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_1462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_lut<0>_1463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_1826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_1827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_1828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_1829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_1830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_1831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_1832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_1833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_1834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_1835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_1836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_1837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_1838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_1839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_1840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_1841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_1842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_1843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_1844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_1845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_1846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_1847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_1848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_1849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_1850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_1851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_1852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_1854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_1855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_1856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_1857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_1858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_1859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_1860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_1861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_1862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_1863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_1864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_1865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_1866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_1867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_1868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_1869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_1870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_1871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_1872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_1873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_1874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_1875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_1876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_1877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_1878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_1879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_1880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_1881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_1882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_1883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_1884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_1885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_1886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_1887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_1888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_1889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_1890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_1891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_1892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_1893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_1894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_1895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_1896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_1897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_1898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_1899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_1900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_1901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_1902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_1903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_1904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_1905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_1906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_1907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_1908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_1909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_1910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_1911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_1912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_1913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_1914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_1915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_1916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_1917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_1918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_1919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_1921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_1922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_1923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_1924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_1925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_1926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_1927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_1928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_1929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_1930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_1931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_1932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_1933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_1934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_1935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_1936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_1937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_1938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_1939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_1940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_1941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_1942 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_1943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_1944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_1945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_1946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_1947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_1948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_1949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_1950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_1951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_1952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_1953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_1954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_1955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_1956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_1957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_1958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_1959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_1960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_1961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_1962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_1963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_1964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_1965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_1966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_1967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_1968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_1969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_1970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_1971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_1972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_1973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_1974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_1975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_1976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_1977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_1978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_1979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_1980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_1981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_1982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_1983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_1984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_1985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_1987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_1988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_1989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_1990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_1991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_1992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_1993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_1994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_1995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_1996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_1997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_1998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_1999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2027 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2028 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2029 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2030 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2031 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2032 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2033 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2034 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2035 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2036 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2037 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2038 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2039 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2040 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2041 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2042 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2043 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2044 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2045 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2046 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2047 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2048 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2049 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2050 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2051 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2052 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2053 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2054 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2055 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2056 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2057 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2058 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2059 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2060 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2061 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2062 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2063 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2064 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2065 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2066 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2067 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2068 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2069 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2070 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2071 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2072 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2073 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2074 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2075 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2076 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2077 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2078 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2079 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2080 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2081 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2083 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2084 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2085 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2086 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2087 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2088 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2089 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2090 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2091 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2092 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2093 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2094 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2095 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2112 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2113 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2114 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2115 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2116 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2160 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2162 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2173 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2174 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2175 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2176 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2177 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2178 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2182 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2186 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2200 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2201 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2202 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2203 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2204 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2205 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2206 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2207 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2209 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2210 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2211 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2212 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2213 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2214 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2215 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2216 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2217 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2218 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2219 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2220 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2221 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2222 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2223 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2224 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2225 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2226 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2227 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2228 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2229 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2230 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2231 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2232 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2233 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2234 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2235 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2236 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2237 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2238 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2239 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2240 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2241 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2242 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2243 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2244 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2245 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2246 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2247 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2248 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2249 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2250 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2251 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2252 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2253 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2254 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2255 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2256 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2257 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2258 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2259 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2260 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2261 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2262 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2263 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2264 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2265 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2266 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2267 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2268 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2270 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2271 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2272 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2273 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2274 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2275 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2276 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2277 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2278 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2279 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2280 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2281 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2282 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2283 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2284 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2285 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2286 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2287 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2288 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2289 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2290 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2291 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2292 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2293 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2294 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2295 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2296 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2297 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2298 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2299 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2300 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2301 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2303 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2304 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2305 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2306 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2307 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2308 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2309 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2310 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2311 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2312 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2313 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2314 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2315 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2316 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2317 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2318 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2319 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2320 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2321 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2322 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2323 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2324 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2325 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2326 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2327 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2328 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2329 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2330 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2331 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2333 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2334 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2335 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2336 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2337 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2338 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2339 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2340 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2341 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2342 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2343 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2344 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2345 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2346 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2347 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2348 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2349 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2350 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2351 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2352 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2353 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2354 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2355 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2356 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2357 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2358 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2359 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2360 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2361 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2362 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2363 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2364 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2365 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2366 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2367 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2368 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2369 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2370 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2371 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2372 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2373 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2374 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2375 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2376 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2377 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2378 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2379 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2380 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2381 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2382 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2383 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2384 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2385 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2386 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2387 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2388 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2389 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2390 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2391 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2393 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2394 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2395 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2396 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2397 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2398 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2399 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2400 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2401 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2402 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2403 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2404 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2405 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2406 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2407 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2408 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2409 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2410 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2411 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2412 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2413 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2414 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2415 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2416 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2417 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2418 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2419 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2420 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2421 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2422 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2423 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2424 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2425 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2426 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2427 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2428 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2429 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2430 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2431 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2432 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2433 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2434 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2435 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2436 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2437 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2438 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2439 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2440 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2441 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2443 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2444 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2445 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2451 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2464 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2465 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2466 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2467 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2468 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2469 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2470 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2471 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2472 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2473 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2474 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2475 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2477 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2478 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2479 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2480 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2481 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2482 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2484 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2485 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2486 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2487 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2488 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2489 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2490 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2491 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2492 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2493 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2494 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2495 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2496 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2497 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2498 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2500 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2501 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2502 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2503 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2504 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2505 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2506 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2507 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2508 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2509 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2510 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2511 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2512 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2513 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2514 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2515 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2516 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2517 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2518 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2519 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2520 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2521 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2522 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2523 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2525 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2526 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2527 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2528 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2529 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2530 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2531 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2532 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2533 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2534 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2535 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2536 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2537 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2538 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2539 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2540 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2541 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2542 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2543 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2544 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2545 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2546 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2547 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2548 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2549 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2550 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2551 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2552 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2553 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2554 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2556 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2557 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2558 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2559 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2560 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2561 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2562 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2563 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2564 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2565 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2566 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2567 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2568 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2569 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2570 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2571 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2572 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2573 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2574 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2575 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2576 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2577 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2578 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2579 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2580 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2581 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2582 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2583 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2584 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2585 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2586 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2587 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2588 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2589 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2590 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2598 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2616 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2647 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2648 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2649 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2650 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2651 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2652 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2653 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2654 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2655 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2656 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2657 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2658 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2659 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2660 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2661 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2662 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2663 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2664 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2665 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2666 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2667 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2669 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2670 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2671 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2672 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2673 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2674 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2675 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2676 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2677 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2678 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2679 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2721 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2729 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_2826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_2827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_2828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_2829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_2830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_2831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_2833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_2834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_2835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_2836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_2837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_2838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_2839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_2840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_2841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_2842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3300 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3301 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3303 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3304 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3305 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3306 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3307 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3308 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3309 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3310 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3311 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3312 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3313 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3314 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3315 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3350 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3351 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3352 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3353 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3354 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3355 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3356 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3357 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3358 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3359 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3360 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3361 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3362 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3363 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3364 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3365 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3366 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3367 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3368 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3369 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3370 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3371 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3372 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3373 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3374 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3375 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3376 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3377 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3378 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3379 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3380 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3381 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3382 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3383 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3384 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3385 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3386 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3387 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3388 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3389 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3390 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3391 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3392 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3393 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3394 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3395 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3396 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3397 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3399 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3400 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3401 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3402 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3403 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3404 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3405 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3406 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3407 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3408 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3409 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3410 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3411 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3412 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3413 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3414 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3415 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3416 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3417 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3418 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3419 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3420 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3421 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3422 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3423 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3424 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3425 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3426 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3427 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3428 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3429 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3431 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3432 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3433 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3434 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3435 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3436 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3437 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3438 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3439 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3440 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3441 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3442 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3443 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3444 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3445 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3451 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3464 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3465 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3466 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3467 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3468 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3469 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3470 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3471 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3472 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3473 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3474 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3475 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3477 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3478 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3479 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3480 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3481 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3482 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3484 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3485 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3486 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3487 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3488 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3489 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3490 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3492 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3493 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3494 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3495 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3496 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3497 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3498 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3499 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3500 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3501 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3502 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3503 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3504 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3505 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3506 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3507 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3508 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3509 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3510 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3511 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3512 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3513 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3514 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3515 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3516 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3517 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3518 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3519 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3521 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3522 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3523 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3525 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3526 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3527 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3528 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3529 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3530 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3531 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3532 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3533 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3534 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3535 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3536 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3537 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3538 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3539 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3540 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3541 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3542 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3543 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3544 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3545 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3546 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3547 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3549 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3550 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3551 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3552 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3553 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3554 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3555 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3556 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3557 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3558 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3559 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3560 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3561 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3562 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3563 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3564 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3565 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3566 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3567 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3568 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3569 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3570 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3571 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3572 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3573 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3574 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3576 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3577 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3578 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3579 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3580 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3581 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3582 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3583 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3584 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3585 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3586 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3587 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3588 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3589 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3590 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3598 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3613 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3616 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3647 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3648 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3649 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3651 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3652 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3653 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3654 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3655 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3656 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3657 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3658 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3659 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3660 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3661 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3662 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3663 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3664 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3665 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3666 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3667 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3668 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3669 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3670 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3671 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3672 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3674 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3675 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3676 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3677 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3678 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3679 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3721 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3722 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3729 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_3826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_3827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_3828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_3829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_3830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_3831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_3832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_3833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_3834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_3835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_3836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_3837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_3838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_3839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_3840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_3841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_3842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_3843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_3844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_3845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_3846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_3847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_3848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_3849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_3850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_3851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_3852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_3853 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_3854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_3855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_3856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_3857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_3858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_3859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_3860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_3861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_3862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_3863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_3864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_3865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_3866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_3867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_3868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_3869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_3870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_3871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_3872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_3873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_3874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_3875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_3876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_3877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_3878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_3879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_3880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_3881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_3882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_3883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_3884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_3885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_3886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_3887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_3888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_3889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_3890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_3891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_3892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_3893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_3894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_3895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_3896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_3897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_3898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_3899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_3900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_3901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_3902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_3903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_3904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_3905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_3906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_3907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_3908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_3909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_3910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_3911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_3912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_3913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_3914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_3915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_3916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_3917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_3918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_3919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_3920 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_3921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_3922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_3923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_3924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_3925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_3926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_3927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_3928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_3929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_3930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_3931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_3932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_3933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_3934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_3935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_3936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_3937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_3938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_3939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_3940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_3941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_3942 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_3943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_3944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_3945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_3946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_3947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_3948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_3949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_3950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_3951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_3952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_3953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_3954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_3955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_3956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_3957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_3958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_3959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_3960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_3961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_3962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_3963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_3964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_3965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_3966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_3967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_3968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_3969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_3970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_3971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_3972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_3973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_3974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_3975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_3976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_3977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_3978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_3979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_3980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_3981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_3982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_3983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_3984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_3985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_3986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_3987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_3988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_3989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_3990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_3991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_3992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_3993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_3994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_3995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_3996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_3997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_3998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_3999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4027 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4029 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4030 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_4282 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_4283 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_4284 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_4285 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_4286 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_4287 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_4288 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_4289 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_4290 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_4291 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_4292 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_4293 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_4294 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_4295 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_4296 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_4297 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_4298 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_4299 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_4300 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_4301 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_4302 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_4303 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_4304 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_4305 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_4306 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_4307 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_4308 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_4309 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_4310 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_4311 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_4312 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_4313 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_4314 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_4315 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_4316 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_4317 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_4318 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_4319 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_4320 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_4321 ;
  wire \s1/i8088/tcore/exec/alu/conv/dcond ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1181 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41932 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_4353 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4124 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh851_4360 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1372 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh701 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh691 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh291 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh321 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh311_4369 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh301_4370 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh331 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh151 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh121 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1071 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1261 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4171 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh155 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh140 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh138 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh129 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh127 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh126 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh125 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh124 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh119 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh108 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh107 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh106 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh105 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh104 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh93 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh67 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh66 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh65 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh64 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh63 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh62 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh61 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh60 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh59 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh58 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh57 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh12 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh8 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0159 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0163 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0156 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/unchanged ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ;
  wire \s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4511 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4512 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4513 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4528 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4529 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4530 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4532 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4533 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4535 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4536 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4538 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4539 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4541 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4542 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4544 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4545 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4547 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4548 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4550 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4553 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4554 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4556 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4557 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4559 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4560 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4562 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4563 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4565 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4566 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4568 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4569 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4571 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4572 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4574 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4575 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4577 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4578 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4580 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4581 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4583 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4584 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4586 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4587 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4589 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4590 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4592 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4593 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4595 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4596 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4598 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4599 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4601 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4602 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4604 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4605 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4608 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4609 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4624 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4625 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4626 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4627 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4628 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4629 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4640 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4643 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4644 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4645 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4647 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4649 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4650 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4652 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4654 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4655 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4657 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4659 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4660 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4662 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4664 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4665 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4667 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4669 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4670 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4672 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4673 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4718 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4720 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4722 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4723 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4725 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4727 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4728 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4729 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4730 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4731 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4732 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4746 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4749 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4750 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4751 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4753 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4756 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4757 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4759 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4762 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4763 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4765 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4768 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4769 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4771 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4774 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4775 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4777 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4780 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4781 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4783 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_4828 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_4829 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_4831 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_4834 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_4835 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_4837 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_4848 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_4849 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_4850 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_4851 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_4852 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_4853 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_4854 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_4855 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_4864 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_4865 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_4866 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_4867 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_4868 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_4869 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_4870 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_4871 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_4880 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_4881 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_4882 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_4883 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_4884 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_4885 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_4886 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_4887 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o ;
  wire \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ;
  wire \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ;
  wire \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ;
  wire \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5414 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5415 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5416 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5417 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5418 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5419 ;
  wire \s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ;
  wire \s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ;
  wire \s1/i8088/tcore/micro_data/Mmux_f12 ;
  wire \s1/i8088/tcore/micro_data/Mmux_f11_5423 ;
  wire \s1/i8088/tcore/micro_data/micro_o[46] ;
  wire \s1/i8088/tcore/micro_data/micro_o[47] ;
  wire \s1/i8088/tcore/micro_data/micro_o[48] ;
  wire \s1/i8088/tcore/micro_data/micro_o[43] ;
  wire \s1/i8088/tcore/micro_data/micro_o[44] ;
  wire \s1/i8088/tcore/micro_data/micro_o[41] ;
  wire \s1/i8088/tcore/micro_data/micro_o[42] ;
  wire \s1/i8088/tcore/micro_data/micro_o[39] ;
  wire \s1/i8088/tcore/micro_data/micro_o[40] ;
  wire \s1/i8088/tcore/micro_data/micro_o[37] ;
  wire \s1/i8088/tcore/micro_data/micro_o[38] ;
  wire \s1/i8088/tcore/micro_data/micro_o[36] ;
  wire \s1/i8088/tcore/micro_data/micro_o[26] ;
  wire \s1/i8088/tcore/micro_data/micro_o[27] ;
  wire \s1/i8088/tcore/micro_data/micro_o[28] ;
  wire \s1/i8088/tcore/micro_data/micro_o[20] ;
  wire \s1/i8088/tcore/micro_data/micro_o[14] ;
  wire \s1/i8088/tcore/micro_data/micro_o[15] ;
  wire \s1/i8088/tcore/micro_data/micro_o[16] ;
  wire \s1/i8088/tcore/micro_data/micro_o[17] ;
  wire \s1/i8088/tcore/micro_data/micro_o[10] ;
  wire \s1/i8088/tcore/micro_data/micro_o[11] ;
  wire \s1/i8088/tcore/micro_data/micro_o[12] ;
  wire \s1/i8088/tcore/micro_data/micro_o[13] ;
  wire \s1/i8088/tcore/micro_data/micro_o[6] ;
  wire \s1/i8088/tcore/micro_data/micro_o[7] ;
  wire \s1/i8088/tcore/micro_data/micro_o[8] ;
  wire \s1/i8088/tcore/micro_data/micro_o[9] ;
  wire \s1/i8088/tcore/micro_data/micro_o[2] ;
  wire \s1/i8088/tcore/micro_data/micro_o[3] ;
  wire \s1/i8088/tcore/micro_data/micro_o[4] ;
  wire \s1/i8088/tcore/micro_data/micro_o[5] ;
  wire \s1/i8088/tcore/micro_data/micro_o[1] ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> ;
  wire \s1/i8088/ctrl_fsm/cnt/_n0014_inv ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1-In ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5461 ;
  wire \s2/_n0068 ;
  wire \s2/b5_5463 ;
  wire \s3/td0/td5/q_5464 ;
  wire \s3/td0/td10/q_5465 ;
  wire \s3/td0/td15/q_5466 ;
  wire \s3/td0/td20/q_5467 ;
  wire \s3/ls0/g1_g2_AND_689_o ;
  wire \s3/rasc ;
  wire \s3/td0/td25/q_5470 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2_5473 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1_5474 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2_5477 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1_5478 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2_5481 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1_5482 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb0/central_ram_core/we ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2_5486 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1_5487 ;
  wire N0;
  wire N2;
  wire \d<4>LogicTrst ;
  wire \d<4>LogicTrst1_5491 ;
  wire \d<4>LogicTrst2_5492 ;
  wire \d<4>LogicTrst3_5493 ;
  wire \d<5>LogicTrst ;
  wire \d<5>LogicTrst1_5495 ;
  wire \d<6>LogicTrst ;
  wire \d<6>LogicTrst1_5497 ;
  wire \d<6>LogicTrst2_5498 ;
  wire N6;
  wire \d<7>LogicTrst ;
  wire \d<7>LogicTrst1_5501 ;
  wire \d<7>LogicTrst2_5502 ;
  wire \s1/adp<4>LogicTrst ;
  wire \s1/adp<5>LogicTrst ;
  wire \s1/adp<6>LogicTrst ;
  wire \s1/adp<7>LogicTrst ;
  wire \d<0>LogicTrst ;
  wire \d<0>LogicTrst2_5508 ;
  wire \d<1>LogicTrst ;
  wire \d<1>LogicTrst1_5510 ;
  wire \d<2>LogicTrst ;
  wire \d<2>LogicTrst1_5512 ;
  wire \d<3>LogicTrst ;
  wire \d<3>LogicTrst1_5514 ;
  wire N8;
  wire N10;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>111_5517 ;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>112_5518 ;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>113_5519 ;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>114_5520 ;
  wire \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>115_5521 ;
  wire N12;
  wire \s0/vgamod/_n0400_inv1_5523 ;
  wire \s0/vgamod/_n0400_inv2_5524 ;
  wire \s0/vgamod/_n0400_inv3_5525 ;
  wire \s1/adp<0>LogicTrst2_5526 ;
  wire \s1/adp<0>LogicTrst4_5527 ;
  wire \s1/adp<1>LogicTrst1 ;
  wire \s1/adp<1>LogicTrst2_5529 ;
  wire \s1/adp<2>LogicTrst ;
  wire \s1/adp<2>LogicTrst1_5531 ;
  wire \s1/adp<2>LogicTrst2_5532 ;
  wire \s1/adp<3>LogicTrst ;
  wire \s1/adp<3>LogicTrst1_5534 ;
  wire \s1/adp<3>LogicTrst2_5535 ;
  wire N14;
  wire N16;
  wire \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT2 ;
  wire \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT21_5539 ;
  wire \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT1 ;
  wire \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT11_5541 ;
  wire \s6/md<0>LogicTrst ;
  wire \s6/md<0>LogicTrst1_5543 ;
  wire \s6/md<0>LogicTrst2_5544 ;
  wire \s6/md<1>LogicTrst ;
  wire \s6/md<1>LogicTrst1_5546 ;
  wire \s6/md<2>LogicTrst ;
  wire \s6/md<2>LogicTrst1_5548 ;
  wire \s6/md<2>LogicTrst2_5549 ;
  wire \s6/md<3>LogicTrst ;
  wire \s6/md<3>LogicTrst2 ;
  wire \s6/md<4>LogicTrst ;
  wire \s6/md<4>LogicTrst1_5553 ;
  wire \s6/md<5>LogicTrst ;
  wire \s6/md<5>LogicTrst1_5555 ;
  wire \s6/md<6>LogicTrst ;
  wire \s6/md<6>LogicTrst1_5557 ;
  wire \s6/md<7>LogicTrst ;
  wire \s6/md<7>LogicTrst1_5559 ;
  wire \s1/i8088/tcore/hlt_in2_5560 ;
  wire \s1/i8088/tcore/Mmux_ir32 ;
  wire \s1/i8088/tcore/Mmux_ir321_5562 ;
  wire N26;
  wire N28;
  wire N30;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5567 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5568 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5569 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state34_5570 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state35_5571 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5573 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5574 ;
  wire \s1/i8088/tcore/fetch/prefix1_5575 ;
  wire \s1/i8088/tcore/fetch/prefix2_5576 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_5578 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_5579 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_5580 ;
  wire \s1/i8088/tcore/decode/n0099<1>1_5581 ;
  wire \s1/i8088/tcore/decode/n0099<1>2_5582 ;
  wire \s1/i8088/tcore/decode/n0099<1>3_5583 ;
  wire \s1/i8088/tcore/decode/n0099<1>4_5584 ;
  wire \s1/i8088/tcore/decode/n0099<1>5_5585 ;
  wire \s1/i8088/tcore/decode/n0099<1>6_5586 ;
  wire \s1/i8088/tcore/decode/n0099<1>7_5587 ;
  wire \s1/i8088/tcore/decode/n0099<1>8_5588 ;
  wire \s1/i8088/tcore/decode/n0099<1>9_5589 ;
  wire \s1/i8088/tcore/decode/n0099<1>10_5590 ;
  wire \s1/i8088/tcore/decode/n0099<3>3_5591 ;
  wire \s1/i8088/tcore/decode/n0099<3>6_5592 ;
  wire \s1/i8088/tcore/decode/n0099<3>7_5593 ;
  wire \s1/i8088/tcore/decode/n0099<3>8_5594 ;
  wire \s1/i8088/tcore/decode/n0099<3>9_5595 ;
  wire \s1/i8088/tcore/decode/n0099<4>1_5596 ;
  wire \s1/i8088/tcore/decode/n0099<4>4_5597 ;
  wire \s1/i8088/tcore/decode/n0099<4>6_5598 ;
  wire \s1/i8088/tcore/decode/n0099<4>7_5599 ;
  wire \s1/i8088/tcore/decode/n0099<4>10_5600 ;
  wire \s1/i8088/tcore/decode/n0099<0>1_5601 ;
  wire \s1/i8088/tcore/decode/n0099<0>2_5602 ;
  wire \s1/i8088/tcore/decode/n0099<0>3_5603 ;
  wire \s1/i8088/tcore/decode/n0099<0>4_5604 ;
  wire \s1/i8088/tcore/decode/n0099<0>5_5605 ;
  wire \s1/i8088/tcore/decode/n0099<0>7_5606 ;
  wire \s1/i8088/tcore/decode/n0099<0>8_5607 ;
  wire \s1/i8088/tcore/decode/n0099<0>9_5608 ;
  wire \s1/i8088/tcore/decode/n0099<0>11_5609 ;
  wire \s1/i8088/tcore/decode/n0099<0>12_5610 ;
  wire \s1/i8088/tcore/decode/n0099<2>1_5611 ;
  wire \s1/i8088/tcore/decode/n0099<2>2_5612 ;
  wire \s1/i8088/tcore/decode/n0099<2>3_5613 ;
  wire \s1/i8088/tcore/decode/n0099<2>4_5614 ;
  wire \s1/i8088/tcore/decode/n0099<2>5_5615 ;
  wire \s1/i8088/tcore/decode/n0099<2>6_5616 ;
  wire \s1/i8088/tcore/decode/n0099<2>7_5617 ;
  wire \s1/i8088/tcore/decode/n0099<2>8_5618 ;
  wire \s1/i8088/tcore/decode/n0099<2>9_5619 ;
  wire \s1/i8088/tcore/decode/n0099<2>10_5620 ;
  wire \s1/i8088/tcore/decode/n0099<2>11_5621 ;
  wire \s1/i8088/tcore/decode/n0099<2>12_5622 ;
  wire \s1/i8088/tcore/decode/Mmux_n00996 ;
  wire \s1/i8088/tcore/decode/Mmux_n009961_5624 ;
  wire \s1/i8088/tcore/decode/Mmux_n009962_5625 ;
  wire \s1/i8088/tcore/decode/Mmux_n009963_5626 ;
  wire \s1/i8088/tcore/decode/Mmux_n009964_5627 ;
  wire \s1/i8088/tcore/decode/Mmux_n009965_5628 ;
  wire \s1/i8088/tcore/decode/Mmux_n00997 ;
  wire \s1/i8088/tcore/decode/Mmux_n009972 ;
  wire \s1/i8088/tcore/decode/Mmux_n009974 ;
  wire \s1/i8088/tcore/decode/Mmux_n009976 ;
  wire \s1/i8088/tcore/decode/Mmux_n009978 ;
  wire \s1/i8088/tcore/decode/Mmux_n00998 ;
  wire \s1/i8088/tcore/decode/Mmux_n009981_5635 ;
  wire \s1/i8088/tcore/decode/Mmux_n009982_5636 ;
  wire \s1/i8088/tcore/decode/Mmux_n00999 ;
  wire \s1/i8088/tcore/decode/Mmux_n009991_5638 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_5639 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5640 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5641 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5642 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5643 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5644 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5645 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5647 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5648 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5649 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm1_5651 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm5_5652 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm6_5653 ;
  wire N38;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5655 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5656 ;
  wire N40;
  wire N42;
  wire N44;
  wire N46;
  wire N50;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>3_5663 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>1_5666 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>2_5667 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<2>1_5669 ;
  wire N52;
  wire N53;
  wire N54;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>2_5674 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off1_5676 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off2_5677 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off3_5678 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<1>1_5680 ;
  wire N56;
  wire \s1/i8088/tcore/exec/wr_reg1_5682 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b1 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b11 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b12 ;
  wire N58;
  wire \s1/i8088/tcore/exec/Mmux_bus_b8 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b81_5688 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b82 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b9 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b91 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b10 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b101 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b111 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b112_5695 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b121 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b122_5697 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b13 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b131 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags3 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags32 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags33_5702 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags5 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags4 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags41_5705 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags42_5706 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags43_5707 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags44_5708 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags45_5709 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags9 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags91_5711 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags92_5712 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags96 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags99 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags910_5715 ;
  wire \s1/i8088/tcore/exec/alu/div_exc ;
  wire \s1/i8088/tcore/exec/alu/div_exc2 ;
  wire \s1/i8088/tcore/exec/alu/div_exc4 ;
  wire \s1/i8088/tcore/exec/alu/div_exc5_5719 ;
  wire \s1/i8088/tcore/exec/alu/div_exc6_5720 ;
  wire \s1/i8088/tcore/exec/alu/div_exc7_5721 ;
  wire \s1/i8088/tcore/exec/alu/div_exc8_5722 ;
  wire \s1/i8088/tcore/exec/alu/div_exc9_5723 ;
  wire N76;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out82 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out83_5727 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out87_5728 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out88_5729 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out89_5730 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out812 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out813_5732 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out815 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out816_5734 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out817_5735 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out818_5736 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out819_5737 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out820_5738 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out822 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out7 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out71_5741 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out72_5742 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out74 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out75_5744 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out77 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out78_5746 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out710 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out711_5748 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out714 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out715_5750 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out716_5751 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out717_5752 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out718_5753 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out719_5754 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out721 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out722_5756 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out62 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out63_5758 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out64_5759 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out65_5760 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out66_5761 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out68 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out69_5763 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out610_5764 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out611_5765 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out612_5766 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out5 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out51_5768 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out52_5769 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out53_5770 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out54_5771 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out55_5772 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out56_5773 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out58 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out59_5775 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out510_5776 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out511_5777 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out512_5778 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out41_5780 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out42_5781 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out43_5782 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out44_5783 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out45_5784 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out46_5785 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out47_5786 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out48_5787 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out410 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out411_5789 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out414 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out416 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out417_5792 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out419 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out421 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out422_5795 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out423_5796 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out424_5797 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out426 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out427_5799 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out31_5801 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out32_5802 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out33_5803 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out34_5804 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out35_5805 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out36_5806 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out37_5807 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out38_5808 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out310 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out311_5810 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out313 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out314_5812 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out315_5813 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out317 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out319 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out320_5816 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out321_5817 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out322_5818 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out324 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out325_5820 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out21_5822 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out22_5823 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out24 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out25_5825 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out27 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out28_5827 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out211 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out212_5829 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out214 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out215_5831 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out216_5832 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out217_5833 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out218_5834 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out219_5835 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out221 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out222_5837 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out11_5839 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out12_5840 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out15_5841 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out16_5842 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out18_5843 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out19_5844 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out111_5845 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out112_5846 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out113_5847 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out115_5848 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out116_5849 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out117_5850 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out118_5851 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out119_5852 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out120_5853 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out122_5854 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out123_5855 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags1 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags11_5857 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags13 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags14_5859 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out11_5861 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out21_5863 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out31_5865 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out41_5867 ;
  wire N78;
  wire N80;
  wire N82;
  wire N84;
  wire N86;
  wire N88;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire N98;
  wire N100;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags2 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags21_5881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc211_5882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc212_5883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc213_5884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc214_5885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc215_5886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc216_5887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo1_5889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo2_5890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo3_5891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo4_5892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo5_5893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo6_5894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo7_5895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo8_5896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo9_5897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo10_5898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo11_5899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo12_5900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo13_5901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo14_5902 ;
  wire N102;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_5909 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 ;
  wire N104;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_5913 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_5915 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_5916 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_5919 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ;
  wire N106;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_5924 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ;
  wire N113;
  wire N115;
  wire N117;
  wire N119;
  wire N121;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 ;
  wire N127;
  wire N129;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4312_5935 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4313_5936 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314_5937 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_5938 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_5939 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_5940 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_5941 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_5942 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_5943 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_5944 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_5945 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_5946 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_5947 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_5948 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_5949 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_5950 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_5952 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_5953 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4284 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_5955 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_5956 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_5957 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_5958 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_5959 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_5960 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_5961 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_5962 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_5963 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_5964 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_5965 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_5966 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_5968 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_5969 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_5970 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_5971 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_5972 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_5973 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_5974 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_5975 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_5976 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_5977 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_5978 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_5979 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_5980 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_5981 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_5983 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_5984 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_5985 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_5986 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_5987 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_5988 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_5989 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_5990 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_5992 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42216 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o434 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341_5996 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_5998 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_5999 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_6000 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_6001 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_6002 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_6003 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_6004 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_6005 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_6006 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_6007 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_6008 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_6009 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_6011 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_6012 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_6013 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_6014 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_6015 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_6016 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_6017 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_6018 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_6019 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_6020 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_6021 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_6022 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_6023 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_6024 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_6025 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6026 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6027 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6028 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6029 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6030 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6031 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6032 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6033 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6034 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6035 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6036 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6037 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6038 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6039 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6040 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_6041 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_6042 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_6043 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_6044 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_6046 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_6049 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_6051 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_6052 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149_6053 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_6054 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_6055 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_6057 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_6058 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_6059 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_6060 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_6061 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_6062 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_6063 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_6064 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_6065 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_6066 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_6067 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_6069 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_6070 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_6071 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_6072 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6076 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6077 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6078 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6079 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6080 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6081 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6082 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6083 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6086 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6087 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6088 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6089 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6090 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6092 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6093 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ;
  wire N131;
  wire N133;
  wire N135;
  wire N137;
  wire N139;
  wire N141;
  wire N143;
  wire N145;
  wire N147;
  wire N149;
  wire N151;
  wire N153;
  wire N155;
  wire N157;
  wire N159;
  wire N161;
  wire N163;
  wire N165;
  wire N167;
  wire N169;
  wire N171;
  wire N173;
  wire N175;
  wire N177;
  wire N207;
  wire N209;
  wire N211;
  wire N213;
  wire N215;
  wire N217;
  wire N219;
  wire N221;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6128 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6129 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6130 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6131 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6132 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6135 ;
  wire \s1/i8088/tcore/exec/jmp_cond/out ;
  wire \s1/i8088/tcore/exec/jmp_cond/out1_6137 ;
  wire N229;
  wire \s0/vgamod/Mcount_v_count_cy<8>_rt_6149 ;
  wire \s0/vgamod/Mcount_v_count_cy<7>_rt_6150 ;
  wire \s0/vgamod/Mcount_v_count_cy<6>_rt_6151 ;
  wire \s0/vgamod/Mcount_v_count_cy<5>_rt_6152 ;
  wire \s0/vgamod/Mcount_v_count_cy<4>_rt_6153 ;
  wire \s0/vgamod/Mcount_v_count_cy<3>_rt_6154 ;
  wire \s0/vgamod/Mcount_v_count_cy<2>_rt_6155 ;
  wire \s0/vgamod/Mcount_v_count_cy<1>_rt_6156 ;
  wire \s0/vgamod/Mcount_blink_count_cy<21>_rt_6157 ;
  wire \s0/vgamod/Mcount_blink_count_cy<20>_rt_6158 ;
  wire \s0/vgamod/Mcount_blink_count_cy<19>_rt_6159 ;
  wire \s0/vgamod/Mcount_blink_count_cy<18>_rt_6160 ;
  wire \s0/vgamod/Mcount_blink_count_cy<17>_rt_6161 ;
  wire \s0/vgamod/Mcount_blink_count_cy<16>_rt_6162 ;
  wire \s0/vgamod/Mcount_blink_count_cy<15>_rt_6163 ;
  wire \s0/vgamod/Mcount_blink_count_cy<14>_rt_6164 ;
  wire \s0/vgamod/Mcount_blink_count_cy<13>_rt_6165 ;
  wire \s0/vgamod/Mcount_blink_count_cy<12>_rt_6166 ;
  wire \s0/vgamod/Mcount_blink_count_cy<11>_rt_6167 ;
  wire \s0/vgamod/Mcount_blink_count_cy<10>_rt_6168 ;
  wire \s0/vgamod/Mcount_blink_count_cy<9>_rt_6169 ;
  wire \s0/vgamod/Mcount_blink_count_cy<8>_rt_6170 ;
  wire \s0/vgamod/Mcount_blink_count_cy<7>_rt_6171 ;
  wire \s0/vgamod/Mcount_blink_count_cy<6>_rt_6172 ;
  wire \s0/vgamod/Mcount_blink_count_cy<5>_rt_6173 ;
  wire \s0/vgamod/Mcount_blink_count_cy<4>_rt_6174 ;
  wire \s0/vgamod/Mcount_blink_count_cy<3>_rt_6175 ;
  wire \s0/vgamod/Mcount_blink_count_cy<2>_rt_6176 ;
  wire \s0/vgamod/Mcount_blink_count_cy<1>_rt_6177 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6178 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6179 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s61_6317 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s51_6318 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s41_6319 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6320 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6321 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6322 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6323 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6324 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6325 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6326 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6327 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6328 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6329 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6330 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6331 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6332 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>_rt_6333 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>_rt_6334 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>_rt_6335 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>_rt_6336 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>_rt_6337 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>_rt_6338 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>_rt_6339 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>_rt_6340 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>_rt_6341 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>_rt_6342 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>_rt_6343 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>_rt_6344 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>_rt_6345 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>_rt_6346 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>_rt_6347 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a71_6348 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a61_6349 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a51_6350 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a41_6351 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a31_6352 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a241_6353 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a15_6354 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_6355 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_6356 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a231_6357 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_6358 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a13_6359 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a11_6360 ;
  wire \s0/vgamod/Mcount_v_count_xor<9>_rt_6361 ;
  wire \s0/vgamod/Mcount_blink_count_xor<22>_rt_6362 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6363 ;
  wire \s1/i8088/tcore/Mmux_ir211_6364 ;
  wire \s1/i8088/tcore/Mmux_ir191_6365 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s71_6366 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6367 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a91_6368 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6373 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6374 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6375 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6376 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6377 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6378 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6379 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6380 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6381 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6382 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6383 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6384 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6385 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6386 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6387 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6388 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6389 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6390 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6391 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6392 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6393 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6394 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6395 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6396 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6397 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6398 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6399 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6400 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6405 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6406 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6407 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6408 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6409 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6414 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6415 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6416 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6417 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6418 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6419 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6420 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6421 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6422 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6423 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6424 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6425 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6426 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6427 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6428 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6435 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6436 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6437 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6438 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6439 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6440 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6441 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6442 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6443 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6444 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6445 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6446 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6447 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6448 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6449 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6450 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6451 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6452 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6453 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6454 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6455 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6456 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6457 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6458 ;
  wire N235;
  wire N237;
  wire N239;
  wire N241;
  wire N249;
  wire N253;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N266;
  wire N268;
  wire N272;
  wire N274;
  wire N275;
  wire N277;
  wire N279;
  wire N281;
  wire N283;
  wire N284;
  wire N286;
  wire N288;
  wire N290;
  wire N294;
  wire N296;
  wire N300;
  wire N301;
  wire N303;
  wire N304;
  wire N307;
  wire N316;
  wire N318;
  wire N319;
  wire N321;
  wire N322;
  wire N327;
  wire N329;
  wire N331;
  wire N337;
  wire N339;
  wire N341;
  wire N343;
  wire N345;
  wire N347;
  wire N351;
  wire N353;
  wire N355;
  wire N361;
  wire N362;
  wire N367;
  wire N369;
  wire N371;
  wire N377;
  wire N381;
  wire N383;
  wire N388;
  wire N390;
  wire N392;
  wire N394;
  wire N395;
  wire N402;
  wire N403;
  wire N404;
  wire N406;
  wire N407;
  wire N409;
  wire N410;
  wire N412;
  wire N413;
  wire N415;
  wire N416;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N431;
  wire N432;
  wire N434;
  wire N435;
  wire N437;
  wire N439;
  wire N441;
  wire N443;
  wire N445;
  wire N447;
  wire N451;
  wire N455;
  wire N457;
  wire N459;
  wire N461;
  wire N465;
  wire N466;
  wire N468;
  wire N470;
  wire N472;
  wire N474;
  wire N490;
  wire N491;
  wire N493;
  wire N494;
  wire N496;
  wire N497;
  wire N499;
  wire N500;
  wire N502;
  wire N503;
  wire N508;
  wire N509;
  wire N520;
  wire N521;
  wire N526;
  wire N527;
  wire N529;
  wire N530;
  wire N532;
  wire N533;
  wire N535;
  wire N536;
  wire N538;
  wire N539;
  wire N541;
  wire N542;
  wire N544;
  wire N545;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N559;
  wire N560;
  wire N561;
  wire N562;
  wire N574;
  wire N575;
  wire N577;
  wire N578;
  wire N580;
  wire N584;
  wire N585;
  wire N587;
  wire N589;
  wire N591;
  wire N593;
  wire N595;
  wire N597;
  wire N598;
  wire N600;
  wire N602;
  wire N603;
  wire N608;
  wire N609;
  wire N611;
  wire N612;
  wire N621;
  wire N625;
  wire N627;
  wire N629;
  wire N633;
  wire N635;
  wire N637;
  wire N638;
  wire N640;
  wire N642;
  wire N643;
  wire N645;
  wire N646;
  wire N648;
  wire N649;
  wire N651;
  wire N652;
  wire N654;
  wire N655;
  wire N657;
  wire N658;
  wire N660;
  wire N661;
  wire N662;
  wire N664;
  wire N666;
  wire N668;
  wire N670;
  wire N671;
  wire N673;
  wire N674;
  wire N675;
  wire N677;
  wire N679;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N689;
  wire N691;
  wire N693;
  wire N694;
  wire N701;
  wire N703;
  wire N705;
  wire N706;
  wire N707;
  wire N715;
  wire N716;
  wire N717;
  wire N718;
  wire N719;
  wire N720;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N731;
  wire N733;
  wire N735;
  wire N737;
  wire N739;
  wire N741;
  wire N743;
  wire N745;
  wire N747;
  wire N749;
  wire N751;
  wire N753;
  wire N755;
  wire N757;
  wire N759;
  wire N761;
  wire N763;
  wire N765;
  wire N767;
  wire N769;
  wire N771;
  wire N773;
  wire N777;
  wire N781;
  wire N783;
  wire N785;
  wire N787;
  wire N789;
  wire N791;
  wire N793;
  wire N795;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_6705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_6706 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b110_6707 ;
  wire \s1/i8088/tcore/fetch/opcode_l_2_1_6708 ;
  wire \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1_6709 ;
  wire \s1/i8088/tcore/fetch/state_2_1_6710 ;
  wire \s1/i8088/tcore/fetch/state_1_1_6711 ;
  wire \s1/i8088/tcore/fetch/state_0_1_6712 ;
  wire \s1/i8088/tcore/fetch/opcode_l_2_2_6713 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b14_6714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a2_6715 ;
  wire \s1/i8088/tcore/fetch/state_0_2_6716 ;
  wire \s1/i8088/tcore/fetch/state_2_2_6717 ;
  wire \s1/i8088/tcore/fetch/state_1_2_6718 ;
  wire \s1/i8088/tcore/fetch/opcode_l_2_3_6719 ;
  wire \s1/i8088/tcore/fetch/state_0_3_6720 ;
  wire \s1/i8088/tcore/fetch/state_2_3_6721 ;
  wire \s1/i8088/tcore/fetch/state_1_3_6722 ;
  wire \s1/i8088/tcore/Mmux_ir201_6723 ;
  wire \s1/i8088/tcore/fetch/state_0_4_6724 ;
  wire \s1/i8088/tcore/fetch/state_2_4_6725 ;
  wire \s1/i8088/tcore/fetch/state_1_4_6726 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611_6727 ;
  wire \s1/ale ;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N818;
  wire N819;
  wire N820;
  wire N821;
  wire N822;
  wire N823;
  wire N824;
  wire N825;
  wire N826;
  wire N827;
  wire N828;
  wire N829;
  wire N830;
  wire N831;
  wire N832;
  wire N833;
  wire N834;
  wire N835;
  wire N836;
  wire N837;
  wire N838;
  wire N839;
  wire N840;
  wire N841;
  wire N842;
  wire N843;
  wire N844;
  wire \s1/i8088/tcore/micro_data_N117 ;
  wire \s1/i8088/tcore/micro_data_N116 ;
  wire \s1/i8088/tcore/micro_data_N115 ;
  wire \s1/i8088/tcore/micro_data_N114 ;
  wire \s1/i8088/tcore/micro_data_N113 ;
  wire \s1/i8088/tcore/micro_data_N112 ;
  wire \s1/i8088/tcore/micro_data_N111 ;
  wire \s1/i8088/tcore/micro_data_N110 ;
  wire \s1/i8088/tcore/micro_data_N109 ;
  wire \s1/i8088/tcore/micro_data_N108 ;
  wire \s1/i8088/tcore/micro_data_N107 ;
  wire \s1/i8088/tcore/micro_data_N106 ;
  wire \s1/i8088/tcore/micro_data_N105 ;
  wire \s1/i8088/tcore/micro_data_N104 ;
  wire \s1/i8088/tcore/micro_data_N103 ;
  wire \s1/i8088/tcore/micro_data_N102 ;
  wire \s1/i8088/tcore/micro_data_N101 ;
  wire \s1/i8088/tcore/micro_data_N100 ;
  wire \s1/i8088/tcore/micro_data_N99 ;
  wire \s1/i8088/tcore/micro_data_N98 ;
  wire \s1/i8088/tcore/micro_data_N97 ;
  wire \s1/i8088/tcore/micro_data_N96 ;
  wire \s1/i8088/tcore/micro_data_N95 ;
  wire \s1/i8088/tcore/micro_data_N94 ;
  wire \s1/i8088/tcore/micro_data_N93 ;
  wire \s1/i8088/tcore/micro_data_N92 ;
  wire \s1/i8088/tcore/micro_data_N91 ;
  wire \s1/i8088/tcore/micro_data_N90 ;
  wire \s1/i8088/tcore/micro_data_N89 ;
  wire \s1/i8088/tcore/micro_data_N88 ;
  wire \s1/i8088/tcore/micro_data_N87 ;
  wire \s1/i8088/tcore/micro_data_N86 ;
  wire \s1/i8088/tcore/micro_data_N84 ;
  wire \s1/i8088/tcore/micro_data_N82 ;
  wire \s1/i8088/tcore/micro_data_N80 ;
  wire \s1/i8088/tcore/micro_data_N79 ;
  wire \s1/i8088/tcore/micro_data_N78 ;
  wire \s1/i8088/tcore/micro_data_N61 ;
  wire \s1/i8088/tcore/micro_data_N60 ;
  wire \s1/i8088/tcore/micro_data_N59 ;
  wire \s1/i8088/tcore/micro_data_N58 ;
  wire \s1/i8088/tcore/micro_data_N56 ;
  wire \s1/i8088/tcore/micro_data_N44 ;
  wire \s1/i8088/tcore/micro_data_N42 ;
  wire \s1/i8088/tcore/micro_data_N41 ;
  wire \s1/i8088/tcore/micro_data_N29 ;
  wire \s1/i8088/tcore/micro_data_N27 ;
  wire \s1/i8088/tcore/micro_data_N25 ;
  wire \s1/i8088/tcore/micro_data_N23 ;
  wire \s1/i8088/tcore/micro_data_N22 ;
  wire \s1/i8088/tcore/micro_data_N13 ;
  wire \s1/i8088/tcore/micro_data_N12 ;
  wire \s1/i8088/tcore/micro_data_N10 ;
  wire \s1/i8088/tcore/micro_data_N9 ;
  wire \s1/i8088/tcore/micro_data_N8 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_6833 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_6834 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_6835 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_6836 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_6838 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_6840 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_6841 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_6844 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_6845 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_6847 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_6848 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_6849 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_6851 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_6852 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_6854 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_6860 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_6861 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_6862 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_6863 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_6869 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ;
  wire \s1/i8088/tcore/micro_data_N6 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_6873 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_6874 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_6875 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_6881 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_6882 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_6883 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_6888 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_6889 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ;
  wire \s1/i8088/tcore/micro_data_N4 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_6894 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_6895 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_6896 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_6898 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_6899 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_6900 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 ;
  wire \s1/i8088/tcore/micro_data_N2 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_6905 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_6906 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_6907 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_6908 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_6909 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_6911 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_6912 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_6915 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ;
  wire \s1/i8088/tcore/micro_data_N0 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_6918 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_6920 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_6921 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_6922 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_6923 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_6924 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_6925 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_6927 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_6928 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_6929 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_6930 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_6931 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_6932 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_6934 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_6935 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_6936 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_6937 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_6938 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_6939 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_6941 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_6942 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_6943 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_6944 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_6945 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_6947 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_6948 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_6949 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_6950 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_6951 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_6952 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_6954 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_6955 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_6956 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_6957 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_6958 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_6960 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_6961 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_6962 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_6963 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_6965 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_6967 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_6968 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_6969 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_6970 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_6972 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_6973 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_6974 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_6975 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_6976 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_6977 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_6978 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_6979 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_6980 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_6981 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_6982 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_6983 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_6984 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_6986 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_6987 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_6988 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_6989 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_6990 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_6991 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_6993 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_6994 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_6995 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_6996 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_6997 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_6998 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7000 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7001 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7002 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7003 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7004 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7005 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7007 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7008 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7009 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7010 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7011 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7012 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7014 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7015 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7016 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7017 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7018 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7019 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7021 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7022 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7023 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7024 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7025 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7026 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7028 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7029 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7030 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7031 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7032 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7033 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7035 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7036 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7037 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7038 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7039 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7040 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7042 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7043 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7044 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7045 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7047 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7048 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7049 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7050 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7052 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7053 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7054 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7055 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7056 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7057 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7059 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7060 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7061 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7062 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7063 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7064 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7065 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7066 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7067 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7068 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7070 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7071 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7072 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7073 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7074 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7075 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7077 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7078 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7079 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7080 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7081 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7082 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7084 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7085 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7086 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7087 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7089 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7090 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7091 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7092 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7094 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7095 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7096 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7097 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7098 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7099 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7101 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7102 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7103 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7104 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7105 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7106 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7108 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7109 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7110 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7113 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7117 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7119 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7120 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7121 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7122 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7123 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7124 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7125 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7126 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7127 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7128 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7129 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7130 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7132 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7133 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7134 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7135 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7136 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7137 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7138 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7139 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7140 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7141 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7142 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7143 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7144 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7145 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7146 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7147 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7148 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7149 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7150 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7151 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7152 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7153 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7154 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7156 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7157 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7158 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7159 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7160 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7161 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7162 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7163 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7164 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7166 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7167 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7168 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7169 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7170 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7171 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7172 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7173 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7174 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7175 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7176 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7177 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7178 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7180 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7181 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7182 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7184 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7185 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7186 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7187 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7188 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7189 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7190 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7191 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7192 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7193 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7194 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7195 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7196 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7197 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7198 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7199 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7201 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7202 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7203 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7204 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7205 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7206 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7207 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7208 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7210 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7211 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7212 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7213 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7215 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7217 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7218 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7219 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7220 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7221 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7223 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7224 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7225 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7226 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7227 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7228 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7229 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7230 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7231 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7232 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7233 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7234 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7235 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7237 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7238 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7239 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7240 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7241 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7243 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7244 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7245 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7246 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7247 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7248 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7249 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7251 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7252 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7253 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7254 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7255 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7256 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7257 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7258 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7259 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7260 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7261 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7262 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7263 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7264 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7265 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7266 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7267 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7268 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7269 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7270 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7271 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7272 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7273 ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<7>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<6>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<5>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<4>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<3>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<2>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<1>_UNCONNECTED ;
  wire \NLW_s5/rommod/crc_douta<0>_UNCONNECTED ;
  wire [7 : 0] d;
  wire [3 : 0] cas_n;
  wire [3 : 0] ras_n;
  wire [3 : 0] xa;
  wire [1 : 1] \s0/vgamod/vga_red_o ;
  wire [1 : 0] \s0/vgamod/vga_green_o ;
  wire [1 : 1] \s0/vgamod/vga_blue_o ;
  wire [19 : 8] \s1/ap ;
  wire [7 : 0] \s1/adp ;
  wire [0 : 0] \s1/i8259/GND_58_o_GND_58_o_mux_80_OUT ;
  wire [0 : 0] \s1/i8259/irr_clr ;
  wire [0 : 0] \s1/i8259/isr ;
  wire [18 : 3] \s1/i8088/Madd_calculated_addr_cy ;
  wire [4 : 3] \s1/i8088/Madd_calculated_addr_lut ;
  wire [0 : 0] \s1/i8088/n0044 ;
  wire [0 : 0] \s1/i8088/n0045 ;
  wire [7 : 3] \s1/i8088/calculated_addr ;
  wire [1 : 0] \s1/i8088/ctrl_fsm/cnt/count ;
  wire [7 : 0] \s1/i8088/lsb_i/q ;
  wire [7 : 0] \s1/i8088/lsb_o/q ;
  wire [7 : 0] \s1/i8088/msb_o/q ;
  wire [2 : 0] \s1/i8088/tcore/fetch/state ;
  wire [15 : 0] \s1/i8088/cpu_dat_o ;
  wire [19 : 3] \s1/i8088/cpu_adr_o ;
  wire [8 : 0] \s0/vgamod/Mcount_v_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_v_count_lut ;
  wire [21 : 0] \s0/vgamod/Mcount_blink_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_blink_count_lut ;
  wire [6 : 0] \s0/vgamod/ver_addr ;
  wire [8 : 8] \s0/vgamod/Madd_vga_addr_cy ;
  wire [4 : 0] \s0/vgamod/row1_addr ;
  wire [4 : 0] \s0/vgamod/row_addr ;
  wire [9 : 0] \s0/vgamod/Mcount_h_count_lut ;
  wire [8 : 0] \s0/vgamod/Mcount_h_count_cy ;
  wire [22 : 0] \s0/vgamod/blink_count ;
  wire [22 : 0] \s0/vgamod/Result ;
  wire [8 : 8] \s0/vgamod/vga_addr ;
  wire [10 : 0] \s0/vgamod/new_attr_addr ;
  wire [10 : 0] \s0/vgamod/new_buff_addr ;
  wire [2 : 0] \s0/vgamod/vga_fg_colour ;
  wire [10 : 0] \s0/vgamod/attr0_addr ;
  wire [2 : 0] \s0/vgamod/vga_bg_colour ;
  wire [6 : 0] \s0/vgamod/col_addr ;
  wire [9 : 0] \s0/vgamod/v_count ;
  wire [10 : 0] \s0/vgamod/buff0_addr ;
  wire [7 : 0] \s0/vgamod/vga_shift ;
  wire [10 : 0] \s0/vgamod/attr_addr ;
  wire [10 : 0] \s0/vgamod/buff_addr ;
  wire [6 : 0] \s0/vgamod/hor_addr ;
  wire [6 : 0] \s0/vgamod/col1_addr ;
  wire [7 : 0] \s0/vgamod/attr_data_out ;
  wire [7 : 0] \s0/vgamod/vga_data_out ;
  wire [7 : 0] \s0/vgamod/char_data_out ;
  wire [2 : 0] \s4/ls6700/q0 ;
  wire [0 : 0] \s6/ls2800/Madd_sum_Madd_Madd_lut ;
  wire [8 : 0] \s6/rb0/n0013 ;
  wire [8 : 0] \s6/rb1/n0013 ;
  wire [8 : 0] \s6/rb2/n0013 ;
  wire [8 : 0] \s6/rb3/n0013 ;
  wire [7 : 0] \s6/md ;
  wire [8 : 0] \s1/i8088/tcore/exec/regfile/flags ;
  wire [19 : 0] \s1/i8088/tcore/addr_exec ;
  wire [255 : 0] \s1/i8088/tcore/exec/regfile/r_0 ;
  wire [2 : 0] \s1/i8088/tcore/fdec ;
  wire [1 : 1] \s1/i8088/tcore/index ;
  wire [3 : 0] \s1/i8088/tcore/dst ;
  wire [3 : 0] \s1/i8088/tcore/src ;
  wire [8 : 0] \s1/i8088/tcore/seq_addr ;
  wire [19 : 4] \s1/i8088/tcore/pc ;
  wire [1 : 1] \s1/i8088/tcore/imm_f ;
  wire [7 : 0] \s1/i8088/tcore/modrm ;
  wire [7 : 0] \s1/i8088/tcore/opcode ;
  wire [18 : 4] \s1/i8088/tcore/fetch/Madd_pc_cy ;
  wire [15 : 4] \s1/i8088/tcore/fetch/Madd_pc_lut ;
  wire [7 : 0] \s1/i8088/tcore/fetch/opcode_l ;
  wire [2 : 0] \s1/i8088/tcore/fetch/next_state ;
  wire [8 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/Mcount_seq_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Mcount_seq_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/seq ;
  wire [4 : 0] \s1/i8088/tcore/decode/div_cnt ;
  wire [7 : 7] \s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT ;
  wire [15 : 0] \s1/i8088/tcore/exec/s ;
  wire [15 : 0] \s1/i8088/tcore/exec/a ;
  wire [15 : 0] \s1/i8088/tcore/exec/bus_b ;
  wire [8 : 0] \s1/i8088/tcore/exec/oflags ;
  wire [31 : 20] \s1/i8088/tcore/exec/aluout ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/outadd ;
  wire [0 : 0] \s1/i8088/tcore/exec/alu/log ;
  wire [2 : 2] \s1/i8088/tcore/exec/alu/n0051 ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/cnv ;
  wire [11 : 0] \s1/i8088/tcore/exec/alu/oth ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/arl ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/add ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/mul ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/s ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/q ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/p ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/b ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/a ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 ;
  wire [16 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/id ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/iz ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 ;
  wire [31 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 ;
  wire [32 : 17] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 ;
  wire [0 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut ;
  wire [14 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy ;
  wire [1 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/othop/deff2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/deff ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/strf ;
  wire [6 : 6] \s1/i8088/tcore/exec/alu/conv/tmpdaa ;
  wire [1 : 1] \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy ;
  wire [3 : 3] \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy ;
  wire [2 : 2] \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy ;
  wire [4 : 0] \s1/i8088/tcore/exec/alu/shrot/rot16 ;
  wire [3 : 0] \s1/i8088/tcore/exec/alu/shrot/rot8 ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/outr8 ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/outr16 ;
  wire [2 : 0] \s1/i8088/tcore/decode/opcode_deco/src ;
  wire [4 : 2] \s1/i8088/tcore/decode/opcode_deco/dst ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/rxr16/w ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/rxr8/w ;
  GND   XST_GND (
    .G(HDR1_10_OBUF_50)
  );
  VCC   XST_VCC (
    .P(HDR1_16_OBUF_52)
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_1  (
    .D(\s1/i8259/dout[7]_GND_58_o_mux_36_OUT<2> ),
    .G(\s1/i8259/recint_88 ),
    .Q(\s1/i8259/dout_1_80 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_3  (
    .CLR(HDR1_10_OBUF_50),
    .D(HDR1_16_OBUF_52),
    .G(\s1/i8259/recint_88 ),
    .PRE(\s1/i8259/inta_n_GND_58_o_AND_639_o ),
    .Q(\s1/i8259/dout_3_82 )
  );
  FDE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/isr_0  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/_n0472_inv ),
    .D(\s1/i8259/GND_58_o_GND_58_o_mux_80_OUT [0]),
    .Q(\s1/i8259/isr [0])
  );
  FDRE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_clr_0  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/inta1_78 ),
    .D(\s1/i8259/irr_0_79 ),
    .R(\s1/i8259/recint_88 ),
    .Q(\s1/i8259/irr_clr [0])
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_0  (
    .CLR(\s1/i8259/irr_clr [0]),
    .D(HDR1_10_OBUF_50),
    .G(HDR1_10_OBUF_50),
    .PRE(\s1/i8259/irr_clr[0]_PWR_53_o_AND_641_o ),
    .Q(\s1/i8259/irr_0_79 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/recint  (
    .C(\s1/inta_n ),
    .D(\s1/i8259/inta1_78 ),
    .R(\s1/i8259/recint_88 ),
    .Q(\s1/i8259/recint_88 )
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<19>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [18]),
    .LI(\s1/i8088/cpu_adr_o [19]),
    .O(\s1/ap [19])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .LI(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/ap [18])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/i8088/Madd_calculated_addr_cy [18])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .LI(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/ap [17])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/i8088/Madd_calculated_addr_cy [17])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .LI(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/ap [16])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/i8088/Madd_calculated_addr_cy [16])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .LI(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/ap [15])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/i8088/Madd_calculated_addr_cy [15])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .LI(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/ap [14])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/i8088/Madd_calculated_addr_cy [14])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .LI(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/ap [13])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/i8088/Madd_calculated_addr_cy [13])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .LI(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/ap [12])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/i8088/Madd_calculated_addr_cy [12])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .LI(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/ap [11])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/i8088/Madd_calculated_addr_cy [11])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .LI(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/ap [10])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/i8088/Madd_calculated_addr_cy [10])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .LI(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/ap [9])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/i8088/Madd_calculated_addr_cy [9])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .LI(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/ap [8])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/i8088/Madd_calculated_addr_cy [8])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .LI(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/calculated_addr [7])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/Madd_calculated_addr_cy [7])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .LI(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/calculated_addr [6])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/Madd_calculated_addr_cy [6])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .LI(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/calculated_addr [5])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/Madd_calculated_addr_cy [5])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .LI(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/calculated_addr [4])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .DI(\s1/i8088/cpu_adr_o [4]),
    .S(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/Madd_calculated_addr_cy [4])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<3>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/calculated_addr [3])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<3>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/cpu_adr_o [3]),
    .S(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/Madd_calculated_addr_cy [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8288/state_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8288/state_FSM_FFd2_183 ),
    .Q(\s1/i8288/state_FSM_FFd1_182 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8288/state_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8288/state_FSM_FFd2-In ),
    .Q(\s1/i8288/state_FSM_FFd2_183 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/mrdc  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8288/state[1]_GND_103_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_s_n[2]_OR_915_o ),
    .Q(\s1/i8288/mrdc_190 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/inta  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8288/state[1]_GND_103_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_103_o_equal_26_o ),
    .Q(\s1/i8288/inta_191 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/aiowc  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8288/state[1]_GND_103_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_103_o_equal_25_o ),
    .Q(\s1/i8288/aiowc_192 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/iorc  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8288/state[1]_GND_103_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_103_o_equal_24_o ),
    .Q(\s1/i8288/iorc_193 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/amwc  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8288/state[1]_GND_103_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_PWR_58_o_equal_23_o ),
    .Q(\s1/i8288/amwc_194 )
  );
  LD   \s1/u7/rq_7  (
    .D(\s1/adp [7]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_7_196 )
  );
  LD   \s1/u7/rq_0  (
    .D(\s1/adp [0]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_0_197 )
  );
  LD   \s1/u7/rq_1  (
    .D(\s1/adp [1]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_1_198 )
  );
  LD   \s1/u7/rq_2  (
    .D(\s1/adp [2]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_2_199 )
  );
  LD   \s1/u7/rq_3  (
    .D(\s1/adp [3]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_3_200 )
  );
  LD   \s1/u7/rq_4  (
    .D(\s1/adp [4]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_4_201 )
  );
  LD   \s1/u7/rq_5  (
    .D(\s1/adp [5]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_5_202 )
  );
  LD   \s1/u7/rq_6  (
    .D(\s1/adp [6]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u7/rq_6_203 )
  );
  LD   \s1/u9/rq_7  (
    .D(\s1/ap [15]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_7_204 )
  );
  LD   \s1/u9/rq_0  (
    .D(\s1/ap [8]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_0_205 )
  );
  LD   \s1/u9/rq_1  (
    .D(\s1/ap [9]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_1_206 )
  );
  LD   \s1/u9/rq_2  (
    .D(\s1/ap [10]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_2_207 )
  );
  LD   \s1/u9/rq_3  (
    .D(\s1/ap [11]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_3_208 )
  );
  LD   \s1/u9/rq_4  (
    .D(\s1/ap [12]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_4_209 )
  );
  LD   \s1/u9/rq_5  (
    .D(\s1/ap [13]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_5_210 )
  );
  LD   \s1/u9/rq_6  (
    .D(\s1/ap [14]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u9/rq_6_211 )
  );
  LD   \s1/u10/rq_7  (
    .D(\s1/ap [19]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u10/rq_7_212 )
  );
  LD   \s1/u10/rq_4  (
    .D(\s1/ap [16]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u10/rq_4_213 )
  );
  LD   \s1/u10/rq_5  (
    .D(\s1/ap [17]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u10/rq_5_214 )
  );
  LD   \s1/u10/rq_6  (
    .D(\s1/ap [18]),
    .G(\s1/ale_BUFG_54 ),
    .Q(\s1/u10/rq_6_215 )
  );
  LDC   \s9/i8255/pdo_7  (
    .CLR(HDR1_16_OBUF_52),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_7_221 )
  );
  LDC   \s9/i8255/pdo_0  (
    .CLR(HDR1_16_OBUF_52),
    .D(HDR1_16_OBUF_52),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_0_219 )
  );
  LDC   \s9/i8255/pdo_2  (
    .CLR(HDR1_16_OBUF_52),
    .D(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 ),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_2_220 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [8]),
    .LI(\s0/vgamod/Mcount_v_count_xor<9>_rt_6361 ),
    .O(\s0/vgamod/Result<9>1 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .LI(\s0/vgamod/Mcount_v_count_cy<8>_rt_6149 ),
    .O(\s0/vgamod/Result<8>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<8>_rt_6149 ),
    .O(\s0/vgamod/Mcount_v_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .LI(\s0/vgamod/Mcount_v_count_cy<7>_rt_6150 ),
    .O(\s0/vgamod/Result<7>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<7>_rt_6150 ),
    .O(\s0/vgamod/Mcount_v_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .LI(\s0/vgamod/Mcount_v_count_cy<6>_rt_6151 ),
    .O(\s0/vgamod/Result<6>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<6>_rt_6151 ),
    .O(\s0/vgamod/Mcount_v_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .LI(\s0/vgamod/Mcount_v_count_cy<5>_rt_6152 ),
    .O(\s0/vgamod/Result<5>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<5>_rt_6152 ),
    .O(\s0/vgamod/Mcount_v_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .LI(\s0/vgamod/Mcount_v_count_cy<4>_rt_6153 ),
    .O(\s0/vgamod/Result<4>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<4>_rt_6153 ),
    .O(\s0/vgamod/Mcount_v_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .LI(\s0/vgamod/Mcount_v_count_cy<3>_rt_6154 ),
    .O(\s0/vgamod/Result<3>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<3>_rt_6154 ),
    .O(\s0/vgamod/Mcount_v_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .LI(\s0/vgamod/Mcount_v_count_cy<2>_rt_6155 ),
    .O(\s0/vgamod/Result<2>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<2>_rt_6155 ),
    .O(\s0/vgamod/Mcount_v_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .LI(\s0/vgamod/Mcount_v_count_cy<1>_rt_6156 ),
    .O(\s0/vgamod/Result<1>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_v_count_cy<1>_rt_6156 ),
    .O(\s0/vgamod/Mcount_v_count_cy [1])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Result<0>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Mcount_v_count_cy [0])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<22>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [21]),
    .LI(\s0/vgamod/Mcount_blink_count_xor<22>_rt_6362 ),
    .O(\s0/vgamod/Result [22])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6157 ),
    .O(\s0/vgamod/Result [21])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6157 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [21])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6158 ),
    .O(\s0/vgamod/Result [20])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6158 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [20])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6159 ),
    .O(\s0/vgamod/Result [19])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6159 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [19])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6160 ),
    .O(\s0/vgamod/Result [18])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6160 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [18])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6161 ),
    .O(\s0/vgamod/Result [17])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6161 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [17])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6162 ),
    .O(\s0/vgamod/Result [16])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6162 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [16])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6163 ),
    .O(\s0/vgamod/Result [15])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6163 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [15])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6164 ),
    .O(\s0/vgamod/Result [14])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6164 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [14])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6165 ),
    .O(\s0/vgamod/Result [13])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6165 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [13])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6166 ),
    .O(\s0/vgamod/Result [12])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6166 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [12])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6167 ),
    .O(\s0/vgamod/Result [11])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6167 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [11])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6168 ),
    .O(\s0/vgamod/Result [10])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6168 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [10])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6169 ),
    .O(\s0/vgamod/Result [9])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6169 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [9])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6170 ),
    .O(\s0/vgamod/Result [8])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6170 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6171 ),
    .O(\s0/vgamod/Result [7])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6171 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6172 ),
    .O(\s0/vgamod/Result [6])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6172 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6173 ),
    .O(\s0/vgamod/Result [5])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6173 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6174 ),
    .O(\s0/vgamod/Result [4])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6174 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6175 ),
    .O(\s0/vgamod/Result [3])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6175 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6176 ),
    .O(\s0/vgamod/Result [2])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6176 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6177 ),
    .O(\s0/vgamod/Result [1])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6177 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [1])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s0/vgamod/Mcount_blink_count_lut [0]),
    .O(\s0/vgamod/Result [0])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s0/vgamod/Mcount_blink_count_lut [0]),
    .O(\s0/vgamod/Mcount_blink_count_cy [0])
  );
  FDRE   \s0/vgamod/v_count_9  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<9>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [9])
  );
  FDRE   \s0/vgamod/v_count_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<8>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [8])
  );
  FDRE   \s0/vgamod/v_count_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<7>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [7])
  );
  FDRE   \s0/vgamod/v_count_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<6>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [6])
  );
  FDRE   \s0/vgamod/v_count_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<5>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [5])
  );
  FDRE   \s0/vgamod/v_count_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<4>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [4])
  );
  FDRE   \s0/vgamod/v_count_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<3>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [3])
  );
  FDRE   \s0/vgamod/v_count_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<2>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [2])
  );
  FDRE   \s0/vgamod/v_count_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<1>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [1])
  );
  FDRE   \s0/vgamod/v_count_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<0>1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/v_count [0])
  );
  FDR   \s0/vgamod/blink_count_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [22]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [22])
  );
  FDR   \s0/vgamod/blink_count_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [21]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [21])
  );
  FDR   \s0/vgamod/blink_count_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [20]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [20])
  );
  FDR   \s0/vgamod/blink_count_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [19]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [19])
  );
  FDR   \s0/vgamod/blink_count_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [18]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [18])
  );
  FDR   \s0/vgamod/blink_count_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [17]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [17])
  );
  FDR   \s0/vgamod/blink_count_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [16]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [16])
  );
  FDR   \s0/vgamod/blink_count_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [15]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [15])
  );
  FDR   \s0/vgamod/blink_count_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [14]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [14])
  );
  FDR   \s0/vgamod/blink_count_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [13]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [13])
  );
  FDR   \s0/vgamod/blink_count_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [12]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [12])
  );
  FDR   \s0/vgamod/blink_count_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [11]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [11])
  );
  FDR   \s0/vgamod/blink_count_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [10]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [10])
  );
  FDR   \s0/vgamod/blink_count_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [9]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [9])
  );
  FDR   \s0/vgamod/blink_count_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [8]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [8])
  );
  FDR   \s0/vgamod/blink_count_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [7]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [7])
  );
  FDR   \s0/vgamod/blink_count_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [6])
  );
  FDR   \s0/vgamod/blink_count_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [5])
  );
  FDR   \s0/vgamod/blink_count_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [4])
  );
  FDR   \s0/vgamod/blink_count_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [3]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [3])
  );
  FDR   \s0/vgamod/blink_count_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [2]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [2])
  );
  FDR   \s0/vgamod/blink_count_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [1]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [1])
  );
  FDR   \s0/vgamod/blink_count_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Result [0]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/blink_count [0])
  );
  FDR   \s0/vgamod/h_count_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count9 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[9] )
  );
  FDR   \s0/vgamod/h_count_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count8 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[8] )
  );
  FDR   \s0/vgamod/h_count_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count7 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[7] )
  );
  FDR   \s0/vgamod/h_count_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count6 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[6] )
  );
  FDR   \s0/vgamod/h_count_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count5 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[5] )
  );
  FDR   \s0/vgamod/h_count_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Mcount_h_count ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/h_count[0] )
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [8]),
    .LI(\s0/vgamod/Mcount_h_count_lut [9]),
    .O(\s0/vgamod/Mcount_h_count9 )
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .LI(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count8 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .LI(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count7 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<7>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count[7] ),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [7])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .LI(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count6 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<6>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count[6] ),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [6])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .LI(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count5 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<5>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count[5] ),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [5])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [4]),
    .O(\s0/vgamod/Mcount_h_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<4>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [4])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [3]),
    .O(\s0/vgamod/Mcount_h_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<3>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [3])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [2]),
    .O(\s0/vgamod/Mcount_h_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<2>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [2])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [1]),
    .O(\s0/vgamod/Mcount_h_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<1>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [1])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<0>  (
    .CI(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv ),
    .LI(\s0/vgamod/Mcount_h_count_lut [0]),
    .O(\s0/vgamod/Mcount_h_count )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<0>  (
    .CI(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv ),
    .DI(HDR1_10_OBUF_50),
    .S(\s0/vgamod/Mcount_h_count_lut [0]),
    .O(\s0/vgamod/Mcount_h_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mcount_h_count_lut<0>  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/h_count[0] ),
    .I2(HDR1_10_OBUF_50),
    .O(\s0/vgamod/Mcount_h_count_lut [0])
  );
  FDR   \s0/vgamod/vga_blue_o_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_vga_bg_colour[0]_mux_135_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_blue_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_green_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_green_o [0])
  );
  FDR   \s0/vgamod/vga_red_o_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_vga_bg_colour[2]_mux_141_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_red_o [1])
  );
  FDR   \s0/vgamod/vga_shift_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [7])
  );
  FDR   \s0/vgamod/vga_shift_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [6])
  );
  FDR   \s0/vgamod/vga_shift_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [5])
  );
  FDR   \s0/vgamod/vga_shift_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [4])
  );
  FDR   \s0/vgamod/vga_shift_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [3])
  );
  FDR   \s0/vgamod/vga_shift_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [2])
  );
  FDR   \s0/vgamod/vga_shift_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [1])
  );
  FDR   \s0/vgamod/vga_shift_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_shift [0])
  );
  FDSE   \s0/vgamod/vga_fg_colour_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [2]),
    .S(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_fg_colour [2])
  );
  FDSE   \s0/vgamod/vga_fg_colour_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [1]),
    .S(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_fg_colour [1])
  );
  FDSE   \s0/vgamod/vga_fg_colour_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [0]),
    .S(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_fg_colour [0])
  );
  FDRE   \s0/vgamod/vga_bg_colour_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_bg_colour [2])
  );
  FDRE   \s0/vgamod/vga_bg_colour_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_bg_colour [1])
  );
  FDRE   \s0/vgamod/vga_bg_colour_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga_bg_colour [0])
  );
  FDR   \s0/vgamod/attr_addr_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [10])
  );
  FDR   \s0/vgamod/attr_addr_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [9])
  );
  FDR   \s0/vgamod/attr_addr_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [8])
  );
  FDR   \s0/vgamod/attr_addr_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [7])
  );
  FDR   \s0/vgamod/attr_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [6])
  );
  FDR   \s0/vgamod/attr_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [5])
  );
  FDR   \s0/vgamod/attr_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [4])
  );
  FDR   \s0/vgamod/attr_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [3])
  );
  FDR   \s0/vgamod/attr_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [2])
  );
  FDR   \s0/vgamod/attr_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [1])
  );
  FDR   \s0/vgamod/attr_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr_addr [0])
  );
  FDR   \s0/vgamod/buff_addr_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [10])
  );
  FDR   \s0/vgamod/buff_addr_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [9])
  );
  FDR   \s0/vgamod/buff_addr_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [8])
  );
  FDR   \s0/vgamod/buff_addr_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [7])
  );
  FDR   \s0/vgamod/buff_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [6])
  );
  FDR   \s0/vgamod/buff_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [5])
  );
  FDR   \s0/vgamod/buff_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [4])
  );
  FDR   \s0/vgamod/buff_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [3])
  );
  FDR   \s0/vgamod/buff_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [2])
  );
  FDR   \s0/vgamod/buff_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [1])
  );
  FDR   \s0/vgamod/buff_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff_addr [0])
  );
  FDR   \s0/vgamod/ver_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [6])
  );
  FDR   \s0/vgamod/ver_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [5])
  );
  FDR   \s0/vgamod/ver_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [4])
  );
  FDR   \s0/vgamod/ver_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [3])
  );
  FDR   \s0/vgamod/ver_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_lut<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [2])
  );
  FDR   \s0/vgamod/ver_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row1_addr [1]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [1])
  );
  FDR   \s0/vgamod/ver_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row1_addr [0]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/ver_addr [0])
  );
  FDR   \s0/vgamod/row1_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row1_addr [4])
  );
  FDR   \s0/vgamod/row1_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row1_addr [3])
  );
  FDR   \s0/vgamod/row1_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row1_addr [2])
  );
  FDR   \s0/vgamod/row1_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row1_addr [1])
  );
  FDR   \s0/vgamod/row1_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row1_addr [0])
  );
  FDR   \s0/vgamod/hor_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [6])
  );
  FDR   \s0/vgamod/hor_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [5])
  );
  FDR   \s0/vgamod/hor_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [4])
  );
  FDR   \s0/vgamod/hor_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [3]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [3])
  );
  FDR   \s0/vgamod/hor_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [2]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [2])
  );
  FDR   \s0/vgamod/hor_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [1]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [1])
  );
  FDR   \s0/vgamod/hor_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col1_addr [0]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/hor_addr [0])
  );
  FDR   \s0/vgamod/vga2_rw  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/vga2_rw_512 )
  );
  FDR   \s0/vgamod/col1_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [6])
  );
  FDR   \s0/vgamod/col1_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [5])
  );
  FDR   \s0/vgamod/col1_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [4])
  );
  FDR   \s0/vgamod/col1_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [3]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [3])
  );
  FDR   \s0/vgamod/col1_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [2]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [2])
  );
  FDR   \s0/vgamod/col1_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [1]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [1])
  );
  FDR   \s0/vgamod/col1_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s0/vgamod/col_addr [0]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col1_addr [0])
  );
  FDRE   \s0/vgamod/col_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count[9] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [6])
  );
  FDRE   \s0/vgamod/col_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count[8] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [5])
  );
  FDRE   \s0/vgamod/col_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count[7] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [4])
  );
  FDRE   \s0/vgamod/col_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count[6] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [3])
  );
  FDRE   \s0/vgamod/col_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count[5] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [2])
  );
  FDRE   \s0/vgamod/col_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [1])
  );
  FDRE   \s0/vgamod/col_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [3]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/col_addr [0])
  );
  FDRE   \s0/vgamod/row_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [8]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row_addr [4])
  );
  FDRE   \s0/vgamod/row_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [7]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row_addr [3])
  );
  FDRE   \s0/vgamod/row_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row_addr [2])
  );
  FDRE   \s0/vgamod/row_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row_addr [1])
  );
  FDRE   \s0/vgamod/row_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/row_addr [0])
  );
  FDRE   \s0/vgamod/attr0_addr_10  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[11] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [10])
  );
  FDRE   \s0/vgamod/attr0_addr_9  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[10] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [9])
  );
  FDRE   \s0/vgamod/attr0_addr_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[9] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [8])
  );
  FDRE   \s0/vgamod/attr0_addr_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[8] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [7])
  );
  FDRE   \s0/vgamod/attr0_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[7] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [6])
  );
  FDRE   \s0/vgamod/attr0_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[6] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [5])
  );
  FDRE   \s0/vgamod/attr0_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[5] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [4])
  );
  FDRE   \s0/vgamod/attr0_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[4] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [3])
  );
  FDRE   \s0/vgamod/attr0_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[3] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [2])
  );
  FDRE   \s0/vgamod/attr0_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[2] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [1])
  );
  FDRE   \s0/vgamod/attr0_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_attr_we ),
    .D(\a[1] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/attr0_addr [0])
  );
  FDRE   \s0/vgamod/cursor_on  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(\s0/vgamod/blink_count [22]),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/cursor_on_440 )
  );
  FDRE   \s0/vgamod/video_on  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o ),
    .D(HDR1_16_OBUF_52),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/video_on_441 )
  );
  FDRE   \s0/vgamod/buff0_addr_10  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[11] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [10])
  );
  FDRE   \s0/vgamod/buff0_addr_9  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[10] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [9])
  );
  FDRE   \s0/vgamod/buff0_addr_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[9] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [8])
  );
  FDRE   \s0/vgamod/buff0_addr_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[8] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [7])
  );
  FDRE   \s0/vgamod/buff0_addr_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[7] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [6])
  );
  FDRE   \s0/vgamod/buff0_addr_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[6] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [5])
  );
  FDRE   \s0/vgamod/buff0_addr_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[5] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [4])
  );
  FDRE   \s0/vgamod/buff0_addr_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[4] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [3])
  );
  FDRE   \s0/vgamod/buff0_addr_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[3] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [2])
  );
  FDRE   \s0/vgamod/buff0_addr_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[2] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [1])
  );
  FDRE   \s0/vgamod/buff0_addr_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s0/vgamod/new_buff_we ),
    .D(\a[1] ),
    .R(HDR1_16_OBUF_52),
    .Q(\s0/vgamod/buff0_addr [0])
  );
  FDR   \s1/i8088/tcore/hlt_op_old  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec_st ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/hlt_op_old_669 )
  );
  FDRSE   \s1/i8088/tcore/hlt  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/hlt_out ),
    .D(HDR1_10_OBUF_50),
    .R(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/hlt_in ),
    .Q(\s1/i8088/tcore/hlt_668 )
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<19>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [18]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6363 ),
    .O(\s1/i8088/tcore/pc [19])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6178 ),
    .O(\s1/i8088/tcore/pc [18])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6178 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [18])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6179 ),
    .O(\s1/i8088/tcore/pc [17])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6179 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [17])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6180 ),
    .O(\s1/i8088/tcore/pc [16])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6180 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [16])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/pc [15])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [15])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/pc [14])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [14])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/pc [13])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [13])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/pc [12])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [12])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/pc [11])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [11])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/pc [10])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [10])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/pc [9])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [9])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/pc [8])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [8])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/pc [7])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [7])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/pc [6])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [6])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/pc [5])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [5])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<4>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/pc [4])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<4>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [4])
  );
  FDSE   \s1/i8088/tcore/fetch/state_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state [2])
  );
  FDRE   \s1/i8088/tcore/fetch/state_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state [1])
  );
  FDRE   \s1/i8088/tcore/fetch/state_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state [0])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [7])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [6])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [5])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [4])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [3])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [2])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [1])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l [0])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8]),
    .O(\s1/i8088/tcore/seq_addr [8])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/seq_addr [7])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .DI(\s1/i8088/tcore/decode/seq [7]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/seq_addr [6])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .DI(\s1/i8088/tcore/decode/seq [6]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/seq_addr [5])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .DI(\s1/i8088/tcore/decode/seq [5]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/seq_addr [4])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .DI(\s1/i8088/tcore/decode/seq [4]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/seq_addr [3])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .DI(\s1/i8088/tcore/decode/seq [3]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/seq_addr [2])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .DI(\s1/i8088/tcore/decode/seq [2]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/seq_addr [1])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .DI(\s1/i8088/tcore/decode/seq [1]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/seq_addr [0])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/decode/seq [0]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0])
  );
  FDRE   \s1/i8088/tcore/decode/seq_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq8 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [8])
  );
  FDRE   \s1/i8088/tcore/decode/seq_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq7 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [7])
  );
  FDRE   \s1/i8088/tcore/decode/seq_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq5 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [5])
  );
  FDRE   \s1/i8088/tcore/decode/seq_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq4 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [4])
  );
  FDRE   \s1/i8088/tcore/decode/seq_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq6 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [6])
  );
  FDRE   \s1/i8088/tcore/decode/seq_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq2 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [2])
  );
  FDRE   \s1/i8088/tcore/decode/seq_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq1 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [1])
  );
  FDRE   \s1/i8088/tcore/decode/seq_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq3 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [3])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt4 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/div_cnt [4])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt3 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/div_cnt [3])
  );
  FDRE   \s1/i8088/tcore/decode/seq_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/seq [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt1_891 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/div_cnt [1])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/div_cnt [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt2 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/div_cnt [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [7]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [8]),
    .O(\s1/i8088/tcore/decode/Mcount_seq8 )
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq7 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq6 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq5 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq4 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq3 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq2 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq1 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [0])
  );
  FDRSE   \s1/i8088/tcore/decode/ext_int  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o ),
    .R(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/decode/_n0112 ),
    .Q(\s1/i8088/tcore/decode/ext_int_730 )
  );
  FDRSE   \s1/i8088/tcore/decode/tfle  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o ),
    .R(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/decode/_n0110 ),
    .Q(\s1/i8088/tcore/decode/tfle_910 )
  );
  FDRSE   \s1/i8088/tcore/decode/dive  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o ),
    .R(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/decode/_n0108 ),
    .Q(\s1/i8088/tcore/decode/dive_911 )
  );
  FDRSE   \s1/i8088/tcore/decode/iflssd  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/wr_ss ),
    .D(HDR1_10_OBUF_50),
    .R(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/decode/exec_st_inv ),
    .Q(\s1/i8088/tcore/decode/iflssd_912 )
  );
  FDRE   \s1/i8088/tcore/decode/ifld  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/ifld_913 )
  );
  FDRE   \s1/i8088/tcore/decode/tfld  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/decode/tfld_914 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_3  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[0] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [0]),
    .I4(\s1/i8088/tcore/exec/alu/arl [0]),
    .I5(\s1/i8088/tcore/exec/alu/log [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1116 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_4  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [0]),
    .I3(\s1/i8088/tcore/exec/alu/mul [0]),
    .I4(\s1/i8088/tcore/exec/alu/add [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1117 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1117 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1116 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_41  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [1]),
    .I3(\s1/i8088/tcore/exec/alu/mul [1]),
    .I4(\s1/i8088/tcore/exec/alu/add [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1119 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1119 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1118 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [1])
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_42  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/add [2]),
    .I5(\s1/i8088/tcore/exec/alu/cnv [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1121 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_1  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1121 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1120 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [2])
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_43  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/add [3]),
    .I5(\s1/i8088/tcore/exec/alu/cnv [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1123 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_2  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1123 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1122 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_34  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[4] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [4]),
    .I4(\s1/i8088/tcore/exec/alu/arl [4]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_4318 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1124 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_44  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [4]),
    .I3(\s1/i8088/tcore/exec/alu/mul [4]),
    .I4(\s1/i8088/tcore/exec/alu/add [4]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1125 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_3  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1125 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1124 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_35  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[5] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [5]),
    .I4(\s1/i8088/tcore/exec/alu/arl [5]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_4316 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1126 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_45  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [5]),
    .I3(\s1/i8088/tcore/exec/alu/mul [5]),
    .I4(\s1/i8088/tcore/exec/alu/add [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [5]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1127 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_4  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1127 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1126 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_36  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[6] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [6]),
    .I4(\s1/i8088/tcore/exec/alu/arl [6]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_4314 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_46  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [6]),
    .I3(\s1/i8088/tcore/exec/alu/mul [6]),
    .I4(\s1/i8088/tcore/exec/alu/add [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1129 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_5  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1129 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1128 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_37  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[7] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [7]),
    .I4(\s1/i8088/tcore/exec/alu/arl [7]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_4312 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1130 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_47  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [7]),
    .I3(\s1/i8088/tcore/exec/alu/mul [7]),
    .I4(\s1/i8088/tcore/exec/alu/add [7]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1131 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_6  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1131 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1130 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir211_6364 ),
    .O(\s1/i8088/tcore/exec/alu/addsub/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/add [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/add [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/add [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/add [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/add [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/add [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/add [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/add [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/add [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/add [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/add [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/add [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/add [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/add [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/add [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/add [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir191_6365 ),
    .O(\s1/i8088/tcore/exec/alu/arlog/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0])
  );
  DSP48E #(
    .AREG ( 0 ),
    .ACASCREG ( 0 ),
    .BREG ( 0 ),
    .BCASCREG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .B_INPUT ( "DIRECT" ),
    .USE_SIMD ( "ONE48" ),
    .PATTERN ( 48'h000000000000 ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ))
  \s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT  (
    .CARRYIN(HDR1_10_OBUF_50),
    .CEA1(HDR1_10_OBUF_50),
    .CEA2(HDR1_10_OBUF_50),
    .CEB1(HDR1_10_OBUF_50),
    .CEB2(HDR1_10_OBUF_50),
    .CEC(HDR1_10_OBUF_50),
    .CECTRL(HDR1_10_OBUF_50),
    .CEP(HDR1_16_OBUF_52),
    .CEM(HDR1_10_OBUF_50),
    .CECARRYIN(HDR1_10_OBUF_50),
    .CEMULTCARRYIN(HDR1_10_OBUF_50),
    .CLK(USER_CLK_BUFGP_0),
    .RSTA(HDR1_10_OBUF_50),
    .RSTB(HDR1_10_OBUF_50),
    .RSTC(HDR1_10_OBUF_50),
    .RSTCTRL(HDR1_10_OBUF_50),
    .RSTP(HDR1_10_OBUF_50),
    .RSTM(HDR1_10_OBUF_50),
    .RSTALLCARRYIN(HDR1_10_OBUF_50),
    .CEALUMODE(HDR1_10_OBUF_50),
    .RSTALUMODE(HDR1_10_OBUF_50),
    .PATTERNBDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ),
    .A({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/b [15], \s1/i8088/tcore/exec/alu/muldiv/b [14], \s1/i8088/tcore/exec/alu/muldiv/b [13], 
\s1/i8088/tcore/exec/alu/muldiv/b [12], \s1/i8088/tcore/exec/alu/muldiv/b [11], \s1/i8088/tcore/exec/alu/muldiv/b [10], 
\s1/i8088/tcore/exec/alu/muldiv/b [9], \s1/i8088/tcore/exec/alu/muldiv/b [8], \s1/i8088/tcore/exec/bus_b [7], \s1/i8088/tcore/exec/bus_b [6], 
\s1/i8088/tcore/exec/bus_b [5], \s1/i8088/tcore/exec/bus_b [4], \s1/i8088/tcore/exec/bus_b [3], \s1/i8088/tcore/exec/bus_b [2], 
\s1/i8088/tcore/exec/bus_b [1], \s1/i8088/tcore/exec/bus_b [0]}),
    .PCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED }),
    .B({\s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/a [15], 
\s1/i8088/tcore/exec/alu/muldiv/a [14], \s1/i8088/tcore/exec/alu/muldiv/a [13], \s1/i8088/tcore/exec/alu/muldiv/a [12], 
\s1/i8088/tcore/exec/alu/muldiv/a [11], \s1/i8088/tcore/exec/alu/muldiv/a [10], \s1/i8088/tcore/exec/alu/muldiv/a [9], 
\s1/i8088/tcore/exec/alu/muldiv/a [8], \s1/i8088/tcore/exec/a [7], \s1/i8088/tcore/exec/a [6], \s1/i8088/tcore/exec/a [5], \s1/i8088/tcore/exec/a [4]
, \s1/i8088/tcore/exec/a [3], \s1/i8088/tcore/exec/a [2], \s1/i8088/tcore/exec/a [1], \s1/i8088/tcore/exec/a [0]}),
    .C({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .CARRYINSEL({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .OPMODE({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_16_OBUF_52, HDR1_10_OBUF_50, HDR1_16_OBUF_52}),
    .BCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED }),
    .ALUMODE({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .PCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED }),
    .P({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED , \s1/i8088/tcore/exec/alu/muldiv/p [31], 
\s1/i8088/tcore/exec/alu/muldiv/p [30], \s1/i8088/tcore/exec/alu/muldiv/p [29], \s1/i8088/tcore/exec/alu/muldiv/p [28], 
\s1/i8088/tcore/exec/alu/muldiv/p [27], \s1/i8088/tcore/exec/alu/muldiv/p [26], \s1/i8088/tcore/exec/alu/muldiv/p [25], 
\s1/i8088/tcore/exec/alu/muldiv/p [24], \s1/i8088/tcore/exec/alu/muldiv/p [23], \s1/i8088/tcore/exec/alu/muldiv/p [22], 
\s1/i8088/tcore/exec/alu/muldiv/p [21], \s1/i8088/tcore/exec/alu/muldiv/p [20], \s1/i8088/tcore/exec/alu/muldiv/p [19], 
\s1/i8088/tcore/exec/alu/muldiv/p [18], \s1/i8088/tcore/exec/alu/muldiv/p [17], \s1/i8088/tcore/exec/alu/muldiv/p [16], 
\s1/i8088/tcore/exec/alu/muldiv/p [15], \s1/i8088/tcore/exec/alu/muldiv/p [14], \s1/i8088/tcore/exec/alu/muldiv/p [13], 
\s1/i8088/tcore/exec/alu/muldiv/p [12], \s1/i8088/tcore/exec/alu/muldiv/p [11], \s1/i8088/tcore/exec/alu/muldiv/p [10], 
\s1/i8088/tcore/exec/alu/muldiv/p [9], \s1/i8088/tcore/exec/alu/muldiv/p [8], \s1/i8088/tcore/exec/alu/muldiv/p [7], 
\s1/i8088/tcore/exec/alu/muldiv/p [6], \s1/i8088/tcore/exec/alu/muldiv/p [5], \s1/i8088/tcore/exec/alu/muldiv/p [4], 
\s1/i8088/tcore/exec/alu/muldiv/p [3], \s1/i8088/tcore/exec/alu/muldiv/p [2], \s1/i8088/tcore/exec/alu/muldiv/p [1], 
\s1/i8088/tcore/exec/alu/muldiv/p [0]}),
    .BCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED }),
    .ACIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED }),
    .ACOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED }),
    .CARRYOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED })
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_6705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_6705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [16]),
    .LI(HDR1_16_OBUF_52),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_6706 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_6706 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_1417 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_1418 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_1418 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<14>_1417 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_1419 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_1419 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<13>_1418 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_1420 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_1420 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<12>_1419 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_1421 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_1421 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<11>_1420 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_1422 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_1422 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<10>_1421 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_1423 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_1423 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<9>_1422 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_1424 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_1424 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<8>_1423 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_1425 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_1425 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<7>_1424 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_1426 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_1426 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<6>_1425 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_1427 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_1427 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<5>_1426 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_1428 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_1428 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<4>_1427 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_1429 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_1429 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<3>_1428 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_1430 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_1430 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<2>_1429 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_1431 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_1431 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<1>_1430 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/Mmux_bus_b110_6707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/Mmux_bus_b110_6707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_23_o_add_2_OUT_cy<0>_1431 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_1432 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_1433 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_1433 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<30>_1432 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_1434 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_1434 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<29>_1433 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_1435 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_1435 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<28>_1434 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_1436 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_1436 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<27>_1435 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_1437 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_1437 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<26>_1436 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_1438 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_1438 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<25>_1437 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_1439 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_1439 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<24>_1438 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_1440 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_1440 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<23>_1439 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_1441 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_1441 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<22>_1440 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_1442 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_1442 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<21>_1441 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_1443 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_1443 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<20>_1442 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_1444 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_1444 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<19>_1443 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_1445 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_1445 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<18>_1444 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_1446 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_1446 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<17>_1445 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_1447 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_1447 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<16>_1446 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_1448 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_1448 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<15>_1447 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_1449 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_1449 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<14>_1448 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_1450 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_1450 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<13>_1449 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_1451 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_1451 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<12>_1450 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_1452 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_1452 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<11>_1451 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_1453 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_1453 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<10>_1452 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_1454 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_1454 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<9>_1453 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_1455 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_1455 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<8>_1454 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_1456 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_1456 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<7>_1455 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_1457 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_1457 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<6>_1456 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_1458 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_1458 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<5>_1457 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_1459 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_1459 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<4>_1458 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_1460 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_1460 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<3>_1459 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_1461 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_1461 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<2>_1460 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_1462 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_1462 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<1>_1461 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_lut<0>_1463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_lut<0>_1463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_cy<0>_1462 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1788 ),
    .LI(HDR1_16_OBUF_52),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1790 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1789 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1790 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1789 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1788 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1792 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1792 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1791 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1790 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1794 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1793 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1794 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1793 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1792 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1796 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1795 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1796 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1795 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1794 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1798 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1797 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1798 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1797 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1796 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1800 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1799 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1800 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1799 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1798 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1802 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1801 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1802 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1801 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1800 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1804 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1803 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1804 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1803 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1802 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1806 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1805 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1806 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1805 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1804 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1808 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1807 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1808 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1807 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1806 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1810 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1809 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1810 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1809 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1808 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1812 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1811 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1812 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1811 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1810 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1814 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1813 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1814 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1813 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1812 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1816 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1815 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1816 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1815 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1814 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1818 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1817 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1818 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1817 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1816 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1820 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1819 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1820 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1819 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1818 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1822 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1822 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1821 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1820 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1824 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1823 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1824 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1823 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1822 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_1826 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1825 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_1826 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1825 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1824 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_1828 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_1827 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_1828 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_1827 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_1826 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_1830 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_1829 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_1830 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_1829 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_1828 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_1832 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_1831 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_1832 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_1831 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_1830 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_1834 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_1833 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_1834 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_1833 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_1832 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_1836 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_1835 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_1836 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_1835 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_1834 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_1838 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_1837 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_1838 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_1837 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_1836 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_1840 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_1839 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_1840 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_1839 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_1838 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_1842 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_1841 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_1842 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_1841 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_1840 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_1844 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_1843 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_1844 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_1843 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_1842 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_1846 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_1845 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_1846 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_1845 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_1844 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_1848 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_1847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_1848 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_1847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_1846 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_1850 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_1849 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_1850 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_1849 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_1848 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_1852 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_1851 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_1852 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_1851 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_1850 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_1854 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_1852 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_1854 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_1856 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_1855 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_1858 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_1857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_1858 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3396 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_1857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_1856 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_1860 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_1859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_1860 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3395 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_1859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_1858 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_1862 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_1861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_1862 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3394 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_1861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_1860 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_1864 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_1863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_1864 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3393 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_1863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_1862 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_1866 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_1865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_1866 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3392 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_1865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_1864 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_1868 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_1867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_1868 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3391 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_1867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_1866 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_1870 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_1869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_1870 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3390 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_1869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_1868 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_1872 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_1871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_1872 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3389 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_1871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_1870 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_1874 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_1873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_1874 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3388 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_1873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_1872 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_1876 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_1875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_1876 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3387 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_1875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_1874 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_1878 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_1877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_1878 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3386 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_1877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_1876 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_1880 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_1879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_1880 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3385 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_1879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_1878 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_1882 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_1881 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_1882 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3384 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_1881 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_1880 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_1884 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_1883 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_1884 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3383 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_1883 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_1882 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_1886 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_1885 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_1886 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3382 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_1885 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_1884 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_1888 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_1887 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_1888 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3381 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_1887 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_1886 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_1890 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_1889 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_1890 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3380 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_1889 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_1888 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_1892 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_1891 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_1892 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3379 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_1891 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_1890 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_1894 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_1893 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_1894 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3378 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_1893 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_1892 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_1896 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_1895 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_1896 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3377 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_1895 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_1894 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_1898 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_1897 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_1898 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3376 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_1897 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_1896 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_1900 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_1899 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_1900 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3375 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_1899 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_1898 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_1902 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_1901 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_1902 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3374 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_1901 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_1900 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_1904 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_1903 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_1904 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3373 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_1903 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_1902 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_1906 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_1905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_1906 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3372 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_1905 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_1904 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_1908 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_1907 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_1908 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3371 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_1907 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_1906 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_1910 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_1909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_1910 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3370 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_1909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_1908 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_1912 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_1911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_1912 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3369 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_1911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_1910 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_1914 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_1913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_1914 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3368 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_1913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_1912 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_1916 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_1915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_1916 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3367 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_1915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_1914 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_1918 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_1917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_1918 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3366 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_1917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_1916 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_1919 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_1918 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_1921 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_1919 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_1921 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_1923 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_1922 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_1925 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_1924 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_1925 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3428 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_1924 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_1923 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_1927 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_1926 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_1927 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3427 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_1926 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_1925 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_1929 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_1928 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_1929 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3426 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_1928 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_1927 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_1931 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_1930 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_1931 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3425 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_1930 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_1929 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_1933 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_1932 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_1933 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3424 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_1932 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_1931 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_1935 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_1934 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_1935 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3423 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_1934 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_1933 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_1937 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_1936 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_1937 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3422 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_1936 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_1935 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_1939 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_1938 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_1939 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3421 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_1938 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_1937 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_1941 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_1940 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_1941 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3420 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_1940 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_1939 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_1943 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_1942 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_1943 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3419 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_1942 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_1941 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_1945 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_1944 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_1945 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3418 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_1944 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_1943 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_1947 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_1946 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_1947 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3417 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_1946 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_1945 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_1949 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_1948 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_1949 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3416 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_1948 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_1947 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_1951 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_1950 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_1951 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3415 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_1950 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_1949 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_1953 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_1952 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_1953 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3414 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_1952 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_1951 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_1955 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_1954 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_1955 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3413 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_1954 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_1953 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_1957 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_1956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_1957 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3412 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_1956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_1955 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_1959 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_1958 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_1959 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3411 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_1958 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_1957 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_1961 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_1960 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_1961 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3410 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_1960 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_1959 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_1963 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_1962 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_1963 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3409 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_1962 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_1961 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_1965 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_1964 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_1965 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3408 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_1964 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_1963 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_1967 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_1966 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_1967 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3407 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_1966 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_1965 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_1969 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_1968 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_1969 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3406 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_1968 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_1967 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_1971 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_1970 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_1971 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3405 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_1970 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_1969 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_1973 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_1972 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_1973 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3404 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_1972 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_1971 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_1975 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_1974 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_1975 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3403 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_1974 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_1973 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_1977 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_1976 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_1977 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3402 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_1976 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_1975 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_1979 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_1978 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_1979 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3401 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_1978 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_1977 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_1981 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_1980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_1981 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3400 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_1980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_1979 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_1983 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_1982 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_1983 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3399 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_1982 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_1981 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_1984 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_1983 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_1985 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_1984 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_1987 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_1985 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_1987 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_1989 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_1988 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3315 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4027 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_1988 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_1991 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_1990 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_1991 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3314 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_1990 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_1989 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3314 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4026 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_1990 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_1993 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_1992 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_1993 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3313 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_1992 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_1991 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3313 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_1992 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_1995 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_1994 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_1995 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3312 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_1994 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_1993 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3312 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4024 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_1994 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_1997 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_1996 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_1997 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3311 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_1996 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_1995 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3311 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4023 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_1996 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_1999 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_1998 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_1999 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3310 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_1998 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_1997 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3310 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4022 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_1998 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2001 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2000 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2001 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3309 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2000 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_1999 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3309 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4021 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2000 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2003 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2002 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2003 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3308 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2002 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2001 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3308 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4020 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2002 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2005 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2004 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2005 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3307 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2004 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2003 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3307 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4019 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2004 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2007 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2006 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2007 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3306 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2006 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2005 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3306 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4018 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2006 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2009 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2008 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2009 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3305 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2008 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2007 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3305 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4017 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2008 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2011 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2010 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2011 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3304 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2010 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2009 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3304 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4016 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2010 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2013 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2012 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2013 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3303 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2012 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2011 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3303 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4015 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2012 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2015 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2014 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2015 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3302 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2014 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2013 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3302 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4014 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2014 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2017 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2016 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2017 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3301 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2016 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2015 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3301 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4013 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2016 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<17>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2018 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3300 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2018 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2017 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3300 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4012 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2018 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2020 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2019 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2022 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2021 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2022 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3459 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2021 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2020 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2024 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2023 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2024 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3458 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2023 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2022 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2026 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2026 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3457 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2024 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2028 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2027 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2028 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3456 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2027 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2026 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2030 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2029 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2030 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3455 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2029 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2028 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2032 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2031 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2032 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3454 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2031 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2030 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2034 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2033 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2034 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3453 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2033 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2032 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2036 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2035 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2036 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3452 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2035 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2034 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2038 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2037 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2038 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3451 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2037 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2036 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2040 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2039 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2040 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3450 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2039 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2038 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2042 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2041 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2042 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3449 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2041 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2040 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2044 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2043 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2044 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3448 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2043 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2042 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2046 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2045 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2046 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3447 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2045 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2044 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2048 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2047 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2048 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3446 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2047 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2046 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2050 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2049 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2050 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3445 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2049 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2048 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2052 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2051 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2052 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3444 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2051 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2050 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2054 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2053 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2054 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3443 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2053 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2052 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2056 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2055 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2056 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3442 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2055 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2054 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2058 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2057 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2058 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3441 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2057 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2056 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2060 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2059 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2060 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3440 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2059 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2058 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2062 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2061 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2062 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3439 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2061 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2060 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2064 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2063 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2064 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3438 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2063 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2062 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2066 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2065 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2066 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3437 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2065 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2064 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2068 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2067 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2068 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3436 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2067 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2066 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2070 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2069 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2070 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3435 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2069 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2068 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2072 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2071 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2072 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3434 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2071 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2070 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2074 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2073 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2074 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3433 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2073 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2072 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2076 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2075 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2076 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3432 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2075 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2074 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2078 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2077 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2078 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3431 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2077 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2076 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2079 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2078 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2080 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2079 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2081 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2080 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2083 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2081 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2083 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2085 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2084 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2087 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2086 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2087 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3489 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2086 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2085 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2089 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2088 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2089 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3488 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2088 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2087 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2091 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2090 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2091 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3487 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2090 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2089 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2093 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2092 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2093 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3486 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2092 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2091 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2095 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2094 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2095 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3485 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2094 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2093 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2097 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2096 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2097 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3484 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2096 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2095 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2099 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2098 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2099 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3483 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2098 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2097 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2101 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2100 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2101 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3482 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2100 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2099 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2103 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2102 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2103 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3481 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2102 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2101 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2105 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2104 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2105 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3480 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2104 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2103 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2107 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2106 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2107 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3479 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2106 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2105 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2109 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2108 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2109 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3478 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2108 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2107 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2111 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2110 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2111 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3477 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2110 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2109 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2113 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2112 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2113 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3476 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2112 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2111 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2115 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2114 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2115 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3475 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2114 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2113 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2117 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2116 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2117 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3474 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2116 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2115 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2119 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2119 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3473 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2117 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2121 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2121 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3472 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2119 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2123 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2123 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3471 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2121 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2125 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2125 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3470 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2123 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2127 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2127 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3469 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2125 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2129 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2129 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3468 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2127 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2131 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2131 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3467 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2129 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2133 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2133 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3466 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2131 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2135 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2135 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3465 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2133 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2137 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2137 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3464 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2135 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2139 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2139 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3463 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2137 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2141 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2141 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3462 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2139 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2142 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2141 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2143 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2142 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2144 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2143 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2145 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2144 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2147 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2145 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2147 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2149 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2151 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2151 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3546 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2149 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2153 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2153 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3545 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2151 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2155 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2155 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3544 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2153 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2157 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2157 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3543 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2155 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2159 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2158 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2159 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3542 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2158 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2157 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2161 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2160 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2161 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3541 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2160 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2159 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2163 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2162 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2163 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3540 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2162 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2161 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2165 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2165 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3539 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2163 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2167 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2167 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3538 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2165 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2169 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2169 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3537 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2167 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2171 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2171 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3536 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2169 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2173 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2173 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3535 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2171 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2175 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2175 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3534 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2173 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2177 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2177 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3533 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2175 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2179 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2179 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3532 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2177 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2181 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2181 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3531 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2179 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2183 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2182 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2183 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3530 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2182 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2181 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2185 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2184 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2185 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3529 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2184 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2183 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2187 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2187 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3528 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2185 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2189 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2189 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3527 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2187 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2191 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2191 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3526 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2189 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2193 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2193 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3525 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2191 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2195 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2195 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3524 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2193 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2197 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2196 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2197 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3523 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2196 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2195 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2199 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2198 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2199 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3522 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2198 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2197 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2201 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2200 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2201 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3521 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2200 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2199 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2202 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2201 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2203 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2202 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2204 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2203 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2205 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2204 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2206 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2205 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2207 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2206 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2209 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2207 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2209 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2211 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2210 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2213 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2212 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2213 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3573 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2212 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2211 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2215 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2214 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2215 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3572 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2214 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2213 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2217 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2216 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2217 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3571 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2216 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2215 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2219 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2218 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2219 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3570 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2218 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2217 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2221 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2220 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2221 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3569 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2220 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2219 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2223 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2222 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2223 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3568 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2222 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2221 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2225 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2224 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2225 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3567 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2224 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2223 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2227 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2226 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2227 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3566 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2226 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2225 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2229 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2228 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2229 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3565 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2228 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2227 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2231 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2230 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2231 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3564 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2230 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2229 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2233 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2232 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2233 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3563 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2232 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2231 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2235 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2234 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2235 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3562 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2234 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2233 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2237 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2236 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2237 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3561 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2236 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2235 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2239 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2238 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2239 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3560 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2238 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2237 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2241 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2240 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2241 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3559 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2240 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2239 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2243 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2242 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2243 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3558 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2242 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2241 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2245 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2244 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2245 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3557 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2244 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2243 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2247 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2246 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2247 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3556 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2246 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2245 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2249 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2248 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2249 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3555 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2248 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2247 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2251 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2250 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2251 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3554 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2250 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2249 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2253 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2252 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2253 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3553 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2252 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2251 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2255 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2254 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2255 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3552 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2254 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2253 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2257 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2256 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2257 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3551 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2256 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2255 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2259 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2258 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2259 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3550 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2258 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2257 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2261 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2260 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2261 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3549 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2260 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2259 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2262 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2261 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2263 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2262 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2264 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2263 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2265 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2264 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2266 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2265 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2267 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2266 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2268 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2267 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2270 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2268 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2270 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2272 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2271 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2274 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2273 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2274 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3518 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2273 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2272 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2276 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2275 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2276 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3517 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2275 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2274 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2278 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2277 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2278 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3516 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2277 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2276 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2280 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2279 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2280 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3515 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2279 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2278 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2282 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2281 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2282 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3514 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2281 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2280 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2284 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2283 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2284 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3513 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2283 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2282 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2286 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2285 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2286 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3512 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2285 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2284 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2288 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2287 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2288 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3511 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2287 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2286 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2290 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2289 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2290 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3510 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2289 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2288 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2292 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2291 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2292 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3509 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2291 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2290 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2294 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2293 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2294 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3508 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2293 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2292 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2296 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2295 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2296 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3507 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2295 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2294 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2298 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2297 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2298 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3506 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2297 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2296 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2300 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2299 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2300 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3505 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2299 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2298 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2302 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2301 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2302 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3504 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2301 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2300 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2304 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2303 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2304 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3503 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2303 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2302 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2306 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2305 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2306 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3502 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2305 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2304 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2308 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2307 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2308 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3501 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2307 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2306 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2310 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2309 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2310 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3500 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2309 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2308 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2312 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2311 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2312 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3499 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2311 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2310 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2314 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2313 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2314 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3498 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2313 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2312 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2316 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2315 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2316 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3497 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2315 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2314 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2318 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2317 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2318 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3496 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2317 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2316 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2320 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2319 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2320 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3495 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2319 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2318 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2322 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2321 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2322 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3494 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2321 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2320 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2324 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2323 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2324 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3493 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2323 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2322 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2326 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2325 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2326 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3492 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2325 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2324 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2327 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2326 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2328 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2327 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2329 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2328 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2330 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2329 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2331 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2330 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2333 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2331 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2333 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2335 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2334 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2337 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2336 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2337 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3599 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2336 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2335 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2339 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2338 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2339 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3598 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2338 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2337 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2341 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2340 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2341 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3597 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2340 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2339 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2343 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2342 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2343 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3596 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2342 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2341 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2345 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2344 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2345 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3595 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2344 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2343 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2347 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2346 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2347 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3594 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2346 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2345 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2349 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2349 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3593 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2347 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2351 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2351 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3592 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2349 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2353 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2353 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3591 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2351 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2355 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2355 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3590 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2353 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2357 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2357 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3589 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2355 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2359 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2359 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3588 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2357 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2361 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2361 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3587 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2359 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2363 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2363 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3586 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2361 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2365 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2365 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3585 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2363 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2367 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2367 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3584 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2365 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2369 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2369 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3583 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2367 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2371 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2371 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3582 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2369 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2373 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2373 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3581 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2371 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2375 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2375 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3580 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2373 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2377 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2376 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2377 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3579 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2376 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2375 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2379 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2378 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2379 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3578 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2378 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2377 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2381 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2380 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2381 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3577 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2380 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2379 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2383 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2382 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2383 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3576 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2382 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2381 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2384 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2383 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2385 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2384 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2386 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2385 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2387 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2386 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2388 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2387 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2389 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2388 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2390 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2389 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2391 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2390 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2393 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2391 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2393 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2395 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2394 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2397 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2397 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3624 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2395 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2399 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2399 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3623 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2397 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2401 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2401 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3622 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2399 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2403 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2403 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3621 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2401 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2405 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2405 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3620 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2403 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2407 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2407 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3619 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2405 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2409 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2408 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2409 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3618 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2408 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2407 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2411 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2410 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2411 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3617 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2410 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2409 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2413 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2412 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2413 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3616 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2412 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2411 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2415 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2414 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2415 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3615 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2414 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2413 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2417 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2416 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2417 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3614 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2416 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2415 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2419 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2418 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2419 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3613 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2418 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2417 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2421 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2420 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2421 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3612 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2420 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2419 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2423 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2422 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2423 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3611 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2422 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2421 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2425 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2424 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2425 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3610 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2424 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2423 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2427 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2426 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2427 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3609 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2426 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2425 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2429 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2428 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2429 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3608 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2428 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2427 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2431 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2431 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3607 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2429 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2433 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2432 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2433 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3606 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2432 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2431 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2435 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2434 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2435 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3605 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2434 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2433 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2437 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2436 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2437 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3604 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2436 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2435 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2439 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2438 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2439 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3603 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2438 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2437 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2441 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2440 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2441 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3602 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2440 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2439 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2443 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2441 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2444 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2443 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2445 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2444 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2446 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2445 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2447 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2446 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2448 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2447 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2449 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2448 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2450 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2449 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2451 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2450 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2452 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2451 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2452 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2454 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2453 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2456 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2456 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3671 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2454 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2458 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2458 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3670 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2456 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2460 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2460 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3669 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2458 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2462 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2462 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3668 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2460 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2464 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2464 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3667 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2462 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2466 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2466 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3666 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2464 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2468 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2468 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3665 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2466 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2470 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2470 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3664 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2468 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2472 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2471 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2472 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3663 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2471 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2470 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2474 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2473 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2474 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3662 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2473 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2472 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2476 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2475 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2476 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3661 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2475 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2474 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2478 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2477 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2478 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3660 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2477 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2476 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2480 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2480 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3659 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2478 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2482 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2482 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3658 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2480 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2484 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2484 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3657 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2482 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2486 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2486 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3656 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2484 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2488 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2488 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3655 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2486 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2490 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2490 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3654 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2488 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2492 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2492 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3653 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2490 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2494 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2494 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3652 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2492 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2496 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2496 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3651 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2494 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2497 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2496 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2498 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2497 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2500 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2498 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2501 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2500 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2502 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2501 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2503 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2502 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2504 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2503 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2505 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2504 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2506 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2505 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2507 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2506 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2508 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2507 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2509 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2508 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2509 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2511 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2510 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2513 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2512 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2513 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3693 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2512 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2511 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2515 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2514 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2515 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3692 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2514 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2513 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2517 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2516 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2517 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3691 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2516 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2515 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2519 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2518 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2519 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3690 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2518 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2517 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2521 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2521 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3689 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2519 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2523 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2522 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2523 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3688 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2522 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2521 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2525 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2524 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2525 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3687 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2524 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2523 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2527 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2526 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2527 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3686 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2526 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2525 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2529 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2528 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2529 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3685 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2528 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2527 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2531 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2530 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2531 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3684 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2530 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2529 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2533 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2532 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2533 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3683 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2532 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2531 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2535 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2534 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2535 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3682 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2534 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2533 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2537 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2536 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2537 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3681 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2536 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2535 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2539 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2539 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3680 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2537 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2541 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2541 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3679 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2539 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2543 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2542 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2543 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3678 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2542 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2541 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2545 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2544 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2545 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3677 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2544 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2543 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2547 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2546 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2547 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3676 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2546 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2545 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2549 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2549 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3675 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2547 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2551 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2550 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2551 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3674 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2550 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2549 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2552 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2551 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2553 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2552 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2554 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2553 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2556 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2554 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2557 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2556 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2558 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2557 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2559 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2558 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2560 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2559 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2561 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2560 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2562 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2561 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2563 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2562 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2564 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2563 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2565 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2564 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2565 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2567 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2566 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2569 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2568 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2569 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3648 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2568 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2567 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2571 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2570 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2571 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3647 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2570 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2569 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2573 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2573 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3646 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2571 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2575 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2574 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2575 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3645 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2574 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2573 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2577 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2576 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2577 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3644 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2576 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2575 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2579 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2578 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2579 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3643 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2578 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2577 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2581 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2580 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2581 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3642 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2580 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2579 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2583 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2582 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2583 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3641 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2582 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2581 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2585 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2584 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2585 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3640 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2584 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2583 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2587 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2586 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2587 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3639 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2586 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2585 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2589 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2588 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2589 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3638 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2588 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2587 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2591 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2590 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2591 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3637 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2590 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2589 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2593 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2592 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2593 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3636 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2592 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2591 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2595 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2594 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2595 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3635 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2594 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2593 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2597 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2596 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2597 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3634 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2596 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2595 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2599 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2598 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2599 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3633 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2598 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2597 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2601 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2600 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2601 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3632 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2600 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2599 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2603 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2603 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3631 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2601 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2605 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2605 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3630 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2603 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2607 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2607 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3629 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2605 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2609 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2609 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3628 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2607 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2611 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2611 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3627 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2609 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2612 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2611 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2614 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2612 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2615 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2614 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2616 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2615 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2617 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2616 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2618 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2617 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2619 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2618 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2620 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2619 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2621 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2620 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2622 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2621 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2623 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2622 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2623 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2625 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2624 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2627 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2627 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3714 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2625 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2629 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2628 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2629 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3713 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2628 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2627 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2631 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2630 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2631 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3712 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2630 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2629 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2633 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2632 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2633 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3711 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2632 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2631 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2635 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2634 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2635 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3710 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2634 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2633 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2637 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2636 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2637 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3709 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2636 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2635 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2639 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2638 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2639 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3708 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2638 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2637 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2641 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2640 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2641 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3707 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2640 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2639 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2643 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2642 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2643 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3706 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2642 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2641 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2645 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2644 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2645 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3705 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2644 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2643 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2647 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2646 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2647 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3704 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2646 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2645 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2649 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2648 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2649 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3703 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2648 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2647 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2651 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2651 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3702 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2649 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2653 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2652 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2653 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3701 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2652 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2651 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2655 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2654 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2655 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3700 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2654 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2653 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2657 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2656 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2657 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3699 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2656 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2655 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2659 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2658 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2659 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3698 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2658 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2657 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2661 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2660 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2661 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3697 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2660 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2659 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2663 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2662 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2663 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3696 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2662 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2661 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2664 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2663 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2665 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2664 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2666 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2665 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2667 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2666 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2669 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2667 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2670 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2669 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2671 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2670 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2672 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2671 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2673 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2672 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2674 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2673 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2675 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2674 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2676 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2675 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2677 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2676 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2678 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2677 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2678 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2680 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2679 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2682 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2681 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2682 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3734 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2681 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2680 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2684 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2683 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2684 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3733 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2683 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2682 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2686 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2685 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2686 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3732 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2685 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2684 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2688 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2687 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2688 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3731 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2687 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2686 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2690 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2689 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2690 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3730 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2689 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2688 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2692 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2691 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2692 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3729 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2691 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2690 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2694 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2693 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2694 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3728 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2693 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2692 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2696 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2696 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3727 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2694 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2698 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2697 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2698 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3726 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2697 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2696 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2700 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2699 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2700 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3725 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2699 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2698 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2702 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2701 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2702 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3724 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2701 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2700 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2704 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2703 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2704 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3723 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2703 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2702 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2706 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2706 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3722 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2705 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2704 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2708 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2708 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3721 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2707 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2706 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2710 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2709 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2710 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3720 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2709 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2708 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2712 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2711 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2712 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3719 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2711 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2710 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2714 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2713 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2714 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3718 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2713 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2712 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2716 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2715 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2716 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3717 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2715 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2714 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2717 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2716 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2718 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2717 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2719 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2718 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2720 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2719 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2721 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2720 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2723 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2721 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2724 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2723 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2725 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2724 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2726 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2725 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2727 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2726 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2728 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2727 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2729 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2728 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2730 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2729 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2731 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2730 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2732 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2731 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2732 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2733 ),
    .LI(HDR1_16_OBUF_52),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2734 ),
    .DI(HDR1_10_OBUF_50),
    .S(HDR1_16_OBUF_52),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2733 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2736 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2735 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2736 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2735 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2734 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2735 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2738 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2737 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2738 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2737 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2736 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2737 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2740 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2739 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2740 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2739 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2738 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2739 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2742 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2741 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2742 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2741 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2740 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2741 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2744 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2743 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2744 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2743 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2742 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2743 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2746 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2745 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2746 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2745 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2744 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2745 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2748 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2747 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2748 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2747 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2746 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2747 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2750 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2750 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2748 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2749 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2752 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2751 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2752 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2751 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2750 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2751 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2754 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2753 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2754 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2753 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2752 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2753 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2756 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2756 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2754 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2755 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2758 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2757 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2758 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2757 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2756 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2757 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2760 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2759 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2760 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2759 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2758 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2759 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2762 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2761 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2762 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2761 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2760 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2761 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2764 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2763 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2764 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2763 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2762 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2763 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<17>  (
    .CI(HDR1_16_OBUF_52),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2765 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>  (
    .CI(HDR1_16_OBUF_52),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2765 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2764 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2765 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2766 ),
    .DI(HDR1_10_OBUF_50),
    .S(HDR1_16_OBUF_52),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2769 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2768 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2767 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2766 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .I3(HDR1_10_OBUF_50),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2767 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7  (
    .I0(HDR1_10_OBUF_50),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2768 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2772 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2771 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2770 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2769 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2770 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2771 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2775 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2774 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2773 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2772 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2773 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2774 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2778 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2777 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2776 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2775 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2776 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2777 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2781 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2780 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2779 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2778 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2779 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2780 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2784 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2783 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2782 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2781 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2782 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2783 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2787 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2786 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2785 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2784 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2785 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2786 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>  (
    .CI(HDR1_16_OBUF_52),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2789 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2788 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2787 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2788 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2789 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2791 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2790 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2793 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3753 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2792 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2791 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2795 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2794 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2795 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3752 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2794 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2793 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2797 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2796 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2797 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3751 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2796 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2795 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2799 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2798 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2799 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3750 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2798 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2797 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2801 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2801 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3749 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2799 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2803 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2803 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3748 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2801 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2805 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2805 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3747 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2803 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2807 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2807 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3746 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2805 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2809 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2809 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3745 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2807 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2811 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2811 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3744 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2809 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2813 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2813 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3743 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2811 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2815 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2815 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3742 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2813 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2817 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2817 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3741 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2815 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2819 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2819 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3740 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2817 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2821 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2821 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3739 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2819 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2823 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2823 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3738 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2821 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2825 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2825 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3737 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2823 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_2826 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2825 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_2827 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_2826 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_2828 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_2827 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_2829 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_2828 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_2830 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_2829 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_2831 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_2830 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_2833 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_2831 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_2834 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_2833 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_2835 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_2834 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_2836 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_2835 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_2837 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_2836 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_2838 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_2837 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_2839 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_2838 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_2840 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_2839 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_2841 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_2840 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_2842 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_2841 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_2842 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3315 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3314 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3313 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3312 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3311 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3310 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3309 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3308 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3307 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3306 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3305 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3304 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3303 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3302 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3301 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3300 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3365 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0])
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3365 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3737 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3738 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3739 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3740 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3741 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3742 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3743 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3744 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3745 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3746 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3747 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3748 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3749 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3750 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3751 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3752 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3753 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3754 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3364 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3717 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3718 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3719 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3720 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3721 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3722 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3723 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3724 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3725 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3726 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3727 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3728 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3729 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3730 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3731 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3732 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3733 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3734 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3735 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3363 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3696 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3697 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3699 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3700 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3698 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3701 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3702 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3703 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3704 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3705 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3706 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3707 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3708 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3709 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3710 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3711 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3712 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3713 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3714 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3715 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3362 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3674 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3675 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3676 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3677 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3678 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3679 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3680 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3681 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3682 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3683 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3684 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3685 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3686 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3687 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3688 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3689 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3690 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3691 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3692 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3693 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3694 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3361 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3651 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3652 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3653 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3654 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3655 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3656 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3657 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3658 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3659 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3660 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3661 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3663 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3664 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3662 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3665 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3666 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3667 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3668 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3669 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3670 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3671 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3672 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3360 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3627 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3628 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3629 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3630 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3631 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3632 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3633 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3634 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3635 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3636 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3637 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3638 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3639 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3640 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3641 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3642 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3643 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3644 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3645 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3646 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3647 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3648 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3649 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3359 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3602 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3603 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3604 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3605 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3606 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3607 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3608 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3609 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3610 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3611 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3612 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3613 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3614 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3615 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3616 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3617 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3618 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3619 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3620 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3621 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3623 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3624 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3622 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3625 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3358 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3576 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3577 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3578 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3579 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3580 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3581 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3582 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3583 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3584 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3585 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3586 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3587 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3588 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3589 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3590 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3591 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3592 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3593 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3594 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3595 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3596 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3597 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3598 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3599 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3600 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3357 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_3996 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4012 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_3997 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4013 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_3998 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4014 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_3999 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4015 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4000 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4016 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4001 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4017 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4002 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4018 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4003 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4019 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4004 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4020 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4005 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4021 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4006 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4022 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4007 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4023 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4008 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4024 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4009 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4025 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4010 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4026 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4011 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4027 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3549 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3550 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3551 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3552 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3553 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3554 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3555 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3556 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3557 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3558 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3559 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3560 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3561 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3562 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3563 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3564 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3565 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3566 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3567 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3568 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3569 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3570 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3571 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3572 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3573 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3574 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_3980 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_3996 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_3981 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_3997 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_3982 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_3998 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_3983 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_3999 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_3984 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4000 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_3985 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4001 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_3986 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4002 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_3987 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4003 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_3988 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4004 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_3989 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4005 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_3990 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4006 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_3991 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4007 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_3992 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4008 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_3993 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4009 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_3994 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4010 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_3995 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4011 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3356 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_3964 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_3980 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_3965 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_3981 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_3966 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_3982 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_3967 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_3983 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_3968 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_3984 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_3969 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_3985 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_3970 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_3986 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_3971 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_3987 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_3972 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_3988 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_3973 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_3989 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_3974 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_3990 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_3975 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_3991 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_3976 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_3992 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_3977 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_3993 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_3978 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_3994 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_3979 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_3995 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3521 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3523 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3524 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3522 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3525 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3526 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3527 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3528 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3529 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3530 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3531 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3532 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3533 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3534 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3535 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3536 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3537 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3538 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3539 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3540 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3541 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3542 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3543 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3544 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3545 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3546 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3547 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_3948 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_3964 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_3949 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_3965 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_3950 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_3966 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_3951 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_3967 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_3952 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_3968 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_3953 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_3969 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_3954 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_3970 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_3955 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_3971 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_3956 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_3972 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_3957 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_3973 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_3958 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_3974 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_3959 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_3975 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_3960 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_3976 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_3961 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_3977 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_3962 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_3978 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_3963 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_3979 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3355 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_3932 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_3948 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_3933 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_3949 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_3934 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_3950 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_3935 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_3951 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_3936 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_3952 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_3937 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_3953 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_3938 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_3954 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_3939 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_3955 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_3940 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_3956 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_3941 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_3957 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_3942 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_3958 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_3943 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_3959 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_3944 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_3960 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_3945 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_3961 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_3946 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_3962 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_3947 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_3963 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3492 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3493 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3494 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3495 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3496 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3497 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3498 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3499 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3500 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3501 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3502 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3503 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3504 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3505 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3506 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3507 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3508 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3509 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3510 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3511 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3512 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3513 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3514 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3515 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3516 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3517 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3518 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3519 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_3916 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_3932 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_3917 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_3933 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_3918 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_3934 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_3919 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_3935 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_3920 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_3936 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_3921 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_3937 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_3922 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_3938 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_3923 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_3939 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_3924 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_3940 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_3925 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_3941 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_3926 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_3942 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_3927 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_3943 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_3928 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_3944 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_3929 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_3945 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_3930 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_3946 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_3931 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_3947 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3354 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_3900 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_3916 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_3901 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_3917 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_3902 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_3918 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_3903 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_3919 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_3904 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_3920 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_3905 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_3921 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_3906 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_3922 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_3907 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_3923 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_3908 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_3924 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_3909 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_3925 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_3910 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_3926 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_3911 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_3927 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_3912 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_3928 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_3913 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_3929 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_3914 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_3930 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_3915 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_3931 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3462 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3463 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3464 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3465 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3466 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3467 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3468 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3469 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3470 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3471 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3473 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3474 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3472 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3475 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3476 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3477 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3478 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3479 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3480 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3481 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3482 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3483 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3484 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3485 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3486 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3487 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3488 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3489 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3490 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_3884 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_3900 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_3885 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_3901 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_3886 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_3902 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_3887 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_3903 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_3888 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_3904 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_3889 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_3905 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_3890 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_3906 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_3891 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_3907 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_3892 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_3908 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_3893 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_3909 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_3895 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_3911 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_3896 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_3912 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_3894 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_3910 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_3897 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_3913 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_3898 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_3914 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_3899 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_3915 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3353 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_3868 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_3884 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_3869 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_3885 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_3870 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_3886 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_3871 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_3887 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_3872 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_3888 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_3873 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_3889 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_3874 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_3890 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_3875 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_3891 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_3876 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_3892 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_3877 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_3893 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_3878 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_3894 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_3879 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_3895 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_3880 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_3896 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_3881 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_3897 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_3882 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_3898 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_3883 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_3899 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3431 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3432 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3433 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3434 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3435 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3436 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3437 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3438 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3439 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3440 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3441 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3442 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3443 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3444 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3445 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3446 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3447 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3448 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3449 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3450 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3451 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3452 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3453 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3454 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3455 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3456 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3457 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3458 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3459 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3460 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_3852 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_3868 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_3853 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_3869 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_3854 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_3870 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_3855 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_3871 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_3856 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_3872 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_3857 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_3873 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_3858 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_3874 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_3859 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_3875 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_3860 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_3876 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_3861 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_3877 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_3862 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_3878 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_3863 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_3879 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_3864 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_3880 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_3865 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_3881 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_3866 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_3882 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_3867 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_3883 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3352 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_3836 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_3852 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_3837 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_3853 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_3838 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_3854 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_3839 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_3855 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_3840 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_3856 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_3841 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_3857 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_3842 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_3858 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_3843 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_3859 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_3844 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_3860 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_3845 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_3861 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_3846 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_3862 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_3847 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_3863 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_3848 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_3864 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_3849 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_3865 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_3850 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_3866 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_3851 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_3867 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3399 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3400 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3401 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3402 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3403 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3404 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3405 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3406 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3407 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3408 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3409 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3410 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3411 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3412 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3413 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3414 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3415 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3416 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3417 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3419 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3420 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3418 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3421 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3422 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3423 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3424 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3425 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3426 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3427 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3428 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3429 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3820 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_3836 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3821 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_3837 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3822 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_3838 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3823 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_3839 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3824 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_3840 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3825 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_3841 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_3826 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_3842 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_3827 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_3843 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_3828 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_3844 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_3829 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_3845 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_3830 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_3846 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_3831 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_3847 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_3832 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_3848 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_3833 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_3849 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_3834 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_3850 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_3835 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_3851 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3351 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3804 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3820 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3805 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3821 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3806 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3822 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3807 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3823 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3808 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3824 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3809 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3825 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3810 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_3826 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3811 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_3827 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3812 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_3828 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3813 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_3829 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3814 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_3830 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3815 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_3831 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3816 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_3832 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3817 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_3833 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3818 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_3834 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3819 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_3835 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3366 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3367 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3368 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3369 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3370 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3371 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3372 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3373 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3374 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3375 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3376 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3377 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3378 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3379 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3380 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3381 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3382 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3383 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3384 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3385 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3386 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3387 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3388 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3389 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3390 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3391 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3392 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3393 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3394 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3395 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3396 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3397 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3788 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3804 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3789 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3805 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3790 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3806 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3791 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3807 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3792 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3808 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3793 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3809 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3794 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3810 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3795 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3811 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3796 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3812 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3797 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3813 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3798 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3814 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3799 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3815 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3800 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3816 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3801 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3817 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3802 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3818 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3803 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3819 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_16_OBUF_52),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3350 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3772 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3788 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3773 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3789 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3774 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3790 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3776 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3792 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3777 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3793 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3775 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3791 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3778 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3794 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3779 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3795 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3780 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3796 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3781 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3797 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3782 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3798 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3783 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3799 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3784 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3800 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3785 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3801 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3786 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3802 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3787 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3803 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3756 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3772 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3757 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3773 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3758 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3774 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3759 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3775 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3760 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3776 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3761 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3777 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3762 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3778 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3763 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3779 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3764 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3780 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3765 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3781 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3766 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3782 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3767 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3783 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3768 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3784 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3769 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3785 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3770 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3786 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3771 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3787 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3756 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3757 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3758 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3759 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3760 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3761 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3762 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3763 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3764 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3765 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3766 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3767 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3768 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3769 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3770 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3771 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4030 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_2_f7  (
    .I0(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4030 ),
    .I1(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4029 ),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s71_6366 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s61_6317 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s61_6317 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s51_6318 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s51_6318 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s41_6319 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s41_6319 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<4>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<4>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6367 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6320 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6320 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6321 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6321 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6322 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6322 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6323 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6323 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6324 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6324 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6325 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6325 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6326 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6326 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6327 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6327 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6328 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6328 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6329 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6329 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6330 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6330 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6331 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6331 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6332 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6332 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<1>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<1>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18]),
    .LI(\s1/i8088/tcore/exec/s [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .LI(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .LI(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .LI(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<4>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<4>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>_rt_6333 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>_rt_6333 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>_rt_6334 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>_rt_6334 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>_rt_6335 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>_rt_6335 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>_rt_6336 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>_rt_6336 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>_rt_6337 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>_rt_6337 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>_rt_6338 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>_rt_6338 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>_rt_6339 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>_rt_6339 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>_rt_6340 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>_rt_6340 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>_rt_6341 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>_rt_6341 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>_rt_6342 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>_rt_6342 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>_rt_6343 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>_rt_6343 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>_rt_6344 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>_rt_6344 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>_rt_6345 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>_rt_6345 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>_rt_6346 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>_rt_6346 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>_rt_6347 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>_rt_6347 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<0>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<0>  (
    .CI(HDR1_10_OBUF_50),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a2_6715 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_4282 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a91_6368 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_4283 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a71_6348 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_4283 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a71_6348 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<14>_4282 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_4284 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a61_6349 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_4284 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a61_6349 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<13>_4283 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_4285 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a51_6350 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_4285 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a51_6350 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<12>_4284 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_4286 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a41_6351 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_4286 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a41_6351 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<11>_4285 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_4287 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a31_6352 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_4287 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a31_6352 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<10>_4286 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_4288 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a241_6353 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_4288 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a241_6353 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<9>_4287 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_4290 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_4289 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_4290 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_4289 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<8>_4288 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_4291 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<7>_4290 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_4292 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<6>_4291 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_4293 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<5>_4292 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_4294 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<4>_4293 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_4295 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a15_6354 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_4295 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a15_6354 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<3>_4294 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_4296 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_6355 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_4296 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_6355 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<2>_4295 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_xor<1>  (
    .CI(HDR1_10_OBUF_50),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_6356 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>  (
    .CI(HDR1_10_OBUF_50),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_6356 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_cy<1>_4296 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_4298 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_4297 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_4300 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_4299 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_4300 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_4299 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<14>_4298 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_4302 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_4301 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_4302 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_4301 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<13>_4300 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_4304 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_4303 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_4304 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_4303 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<12>_4302 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_4306 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_4305 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_4306 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_4305 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<11>_4304 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_4308 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_4307 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_4308 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_4307 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<10>_4306 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_4310 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_4309 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_4310 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_4309 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<9>_4308 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_4311 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a231_6357 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_4311 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a231_6357 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<8>_4310 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_4313 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_4312 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<7>_4311 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_4315 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_4314 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<6>_4313 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_4317 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_4316 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<5>_4315 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_4319 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_4318 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<4>_4317 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_4320 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_6358 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_4320 ),
    .DI(HDR1_16_OBUF_52),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_6358 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<3>_4319 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_4321 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a13_6359 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_4321 ),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a13_6359 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<2>_4320 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_xor<1>  (
    .CI(HDR1_16_OBUF_52),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a11_6360 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>  (
    .CI(HDR1_16_OBUF_52),
    .DI(HDR1_10_OBUF_50),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a11_6360 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_cy<1>_4321 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4511 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4512 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4513 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4514 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4515 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4516 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4513 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4517 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4517 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4519 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4520 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4521 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4521 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4520 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4522 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4519 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4523 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4523 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4525 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4526 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4527 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4527 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4526 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4528 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4528 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4525 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4529 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4530 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4530 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4529 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4532 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4533 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4533 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4532 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4535 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4536 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4536 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4535 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4538 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4539 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4539 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4538 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4541 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4542 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4542 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4541 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4544 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4545 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4545 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4544 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4547 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4548 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4548 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4547 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4550 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4550 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4553 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4554 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6373 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6374 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4556 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4557 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6375 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6376 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4559 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4560 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6377 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6378 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4562 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4563 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6379 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6380 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4565 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4566 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6381 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6382 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4568 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4569 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6383 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6384 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4571 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4572 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6385 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6386 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4574 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4575 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6387 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6388 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4577 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4578 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6389 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6390 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4580 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4581 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6391 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6392 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4583 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4584 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6393 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6394 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4586 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4587 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6395 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6396 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4589 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4590 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6397 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6398 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4592 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4593 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6399 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6400 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4595 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4596 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4596 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4595 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4598 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4599 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4599 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4598 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4601 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4602 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4602 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4601 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4604 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4605 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4605 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4604 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4512 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4511 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4608 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4515 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4514 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4609 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4609 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4608 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4554 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4553 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4557 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4556 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4560 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4559 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4563 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4562 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4566 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4565 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4569 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4568 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4572 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4571 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4575 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4574 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4578 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4577 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4581 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4580 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4584 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4583 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4587 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4586 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4590 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4589 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4593 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4592 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4624 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4625 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4625 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4624 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6405 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6406 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4626 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6407 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6408 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4627 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4627 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4626 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6409 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6410 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4628 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6411 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6412 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4629 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4629 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4628 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6413 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6414 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6415 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6416 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6417 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6418 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6419 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6420 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6421 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6422 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6423 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6424 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6425 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6426 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6427 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6428 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4640 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4643 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4643 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4640 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4644 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4645 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4645 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4644 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4647 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b9 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4647 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4649 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4650 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4650 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4649 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4652 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b10 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4652 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4654 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4655 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4655 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4654 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4657 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b111 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4657 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4659 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4660 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4660 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4659 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4662 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b121 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4662 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4664 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4665 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4665 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4664 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4667 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b13 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4667 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4669 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4670 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4670 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4669 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4672 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4673 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4673 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4672 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4717 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4718 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4718 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4717 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4720 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b11 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4720 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4722 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4723 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4723 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4722 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4725 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b81_5688 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b81_5688 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4725 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4727 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4728 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4728 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4727 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6435 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6436 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4729 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6437 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6438 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4730 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4730 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4729 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6439 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6440 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4731 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6441 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6442 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4732 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4732 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4731 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6443 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6444 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6445 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6446 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6447 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6448 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6449 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6450 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6451 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6452 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6453 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6454 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6455 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6456 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6457 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6458 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4746 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4749 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4749 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4746 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4750 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4751 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4751 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4750 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4753 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4753 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4756 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4757 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4757 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4756 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4759 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4759 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4762 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4763 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4763 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4762 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4765 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4765 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4768 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4769 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4769 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4768 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4771 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4771 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4774 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4775 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4775 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4774 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4777 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4777 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4780 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4781 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4781 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4780 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4783 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4783 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_4828 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_4829 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_4829 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_4828 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_4831 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_4831 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_4834 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_4835 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_4835 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_4834 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_4837 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_4837 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> )
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_255  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [255])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_254  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [254])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_253  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [253])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_252  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [252])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_251  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [251])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_250  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [250])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_249  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [249])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_248  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [248])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_247  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [247])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_246  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [246])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_245  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [245])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_244  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [244])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_243  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [243])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_242  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [242])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_241  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [241])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_240  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [240])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_239  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [239])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_238  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [238])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_237  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [237])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_236  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [236])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_235  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [235])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_234  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [234])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_233  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [233])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_232  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [232])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_231  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [231])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_230  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [230])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_229  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [229])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_228  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [228])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_227  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [227])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_226  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [226])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_225  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [225])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_224  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [224])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_223  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [223])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_222  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [222])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_221  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [221])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_220  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [220])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_219  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [219])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_218  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [218])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_217  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [217])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_216  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [216])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_215  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [215])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_214  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [214])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_213  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [213])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_212  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [212])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_211  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [211])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_210  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [210])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_209  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [209])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_208  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [208])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_207  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [207])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_206  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [206])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_205  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [205])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_204  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [204])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_203  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [203])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_202  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [202])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_201  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [201])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_200  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [200])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_199  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [199])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_198  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [198])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_197  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [197])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_196  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [196])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_195  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [195])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_194  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [194])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_193  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [193])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_192  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [192])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_191  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [191])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_190  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [190])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_189  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [189])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_188  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [188])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_187  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [187])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_186  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [186])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_185  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [185])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_184  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [184])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_183  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [183])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_182  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [182])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_181  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [181])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_180  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [180])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_179  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [179])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_178  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [178])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_177  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [177])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_176  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [176])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_175  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [175])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_174  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [174])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_173  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [173])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_172  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [172])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_171  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [171])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_170  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [170])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_169  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [169])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_168  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [168])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_167  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [167])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_166  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [166])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_165  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [165])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_164  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [164])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_163  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [163])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_162  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [162])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_161  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [161])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_160  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [160])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_159  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [159])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_158  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [158])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_157  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [157])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_156  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [156])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_155  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [155])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_154  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [154])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_153  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [153])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_152  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [152])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_151  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [151])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_150  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [150])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_149  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [149])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_148  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [148])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_147  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [147])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_146  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [146])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_145  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [145])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_144  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [144])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_143  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [143])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_142  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [142])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_141  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [141])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_140  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [140])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_139  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [139])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_138  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [138])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_137  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [137])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_136  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [136])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_135  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [135])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_134  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [134])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_133  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [133])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_132  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [132])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_131  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [131])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_130  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [130])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_129  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [129])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_128  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [128])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_127  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [127])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_126  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [126])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_125  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [125])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_124  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [124])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_123  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [123])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_122  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [122])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_121  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [121])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_120  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [120])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_119  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [119])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_118  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [118])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_117  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [117])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_116  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [116])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_115  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [115])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_114  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [114])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_113  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [113])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_112  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [112])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_111  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [111])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_110  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [110])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_109  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [109])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_108  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [108])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_107  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [107])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_106  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [106])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_105  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [105])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_104  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [104])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_103  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [103])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_102  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [102])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_101  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [101])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_100  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [100])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_99  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [99])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_98  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [98])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_97  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [97])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_96  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [96])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_95  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [95])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_94  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [94])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_93  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [93])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_92  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [92])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_91  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [91])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_90  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [90])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_89  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [89])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_88  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [88])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_87  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [87])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_86  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [86])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_85  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [85])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_84  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [84])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_83  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [83])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_82  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [82])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_81  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [81])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_80  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [80])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_79  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [79])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_78  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [78])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_77  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [77])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_76  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [76])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_75  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [75])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_74  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [74])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_73  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [73])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_72  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [72])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_71  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [71])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_70  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [70])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_69  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [69])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_68  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [68])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_67  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [67])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_66  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [66])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_65  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [65])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_64  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [64])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_63  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_4887 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [63])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_62  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_4886 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [62])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_61  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_4885 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [61])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_60  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_4884 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [60])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_59  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_4883 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [59])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_58  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_4882 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [58])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_57  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_4881 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [57])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_56  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_4880 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [56])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_55  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [55])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_54  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [54])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_53  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [53])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_52  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [52])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_51  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [51])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_50  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [50])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_49  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [49])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_48  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [48])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_47  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [47])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_46  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [46])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_45  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [45])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_44  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [44])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_43  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [43])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_42  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [42])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_41  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [41])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_40  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [40])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_39  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [39])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_38  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [38])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_37  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [37])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_36  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [36])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_35  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [35])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_34  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [34])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_33  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [33])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_32  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [32])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_31  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_4871 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [31])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_30  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_4870 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [30])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_29  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_4869 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [29])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_28  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_4868 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [28])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_27  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_4867 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [27])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_26  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_4866 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [26])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_25  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_4865 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [25])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_24  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_4864 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [24])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_23  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [23])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_22  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [22])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_21  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [21])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_20  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [20])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_19  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [19])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_18  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [18])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_17  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [17])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_16  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [16])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_15  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_4855 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [15])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_14  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_4854 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [14])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_13  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_4853 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [13])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_12  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_4852 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [12])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_11  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_4851 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [11])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_10  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_4850 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [10])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_9  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_4849 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [9])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_8  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_4848 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [8])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_7  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [7])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_6  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [6])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [5])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [4])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [3])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [2])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [1])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [0])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [8]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [8])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [7]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [7])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [6]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [6])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [5]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [5])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [4]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [4])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [3]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [3])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [2]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [2])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [1]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [1])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [0]),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/regfile/flags [0])
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5415 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5414 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5416 )
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5418 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5417 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5419 )
  );
  MUXF8   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_2_f8  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5419 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5416 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o )
  );
  FDCE   \s1/i8088/msb_o/q_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [15]),
    .Q(\s1/i8088/msb_o/q [7])
  );
  FDCE   \s1/i8088/msb_o/q_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [14]),
    .Q(\s1/i8088/msb_o/q [6])
  );
  FDCE   \s1/i8088/msb_o/q_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [13]),
    .Q(\s1/i8088/msb_o/q [5])
  );
  FDCE   \s1/i8088/msb_o/q_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [12]),
    .Q(\s1/i8088/msb_o/q [4])
  );
  FDCE   \s1/i8088/msb_o/q_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [11]),
    .Q(\s1/i8088/msb_o/q [3])
  );
  FDCE   \s1/i8088/msb_o/q_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [10]),
    .Q(\s1/i8088/msb_o/q [2])
  );
  FDCE   \s1/i8088/msb_o/q_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [9]),
    .Q(\s1/i8088/msb_o/q [1])
  );
  FDCE   \s1/i8088/msb_o/q_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [8]),
    .Q(\s1/i8088/msb_o/q [0])
  );
  FDCE   \s1/i8088/lsb_o/q_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [7]),
    .Q(\s1/i8088/lsb_o/q [7])
  );
  FDCE   \s1/i8088/lsb_o/q_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [6]),
    .Q(\s1/i8088/lsb_o/q [6])
  );
  FDCE   \s1/i8088/lsb_o/q_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [5]),
    .Q(\s1/i8088/lsb_o/q [5])
  );
  FDCE   \s1/i8088/lsb_o/q_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [4]),
    .Q(\s1/i8088/lsb_o/q [4])
  );
  FDCE   \s1/i8088/lsb_o/q_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [3]),
    .Q(\s1/i8088/lsb_o/q [3])
  );
  FDCE   \s1/i8088/lsb_o/q_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [2]),
    .Q(\s1/i8088/lsb_o/q [2])
  );
  FDCE   \s1/i8088/lsb_o/q_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [1]),
    .Q(\s1/i8088/lsb_o/q [1])
  );
  FDCE   \s1/i8088/lsb_o/q_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/cpu_dat_o [0]),
    .Q(\s1/i8088/lsb_o/q [0])
  );
  FDCE   \s1/i8088/lsb_i/q_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [7]),
    .Q(\s1/i8088/lsb_i/q [7])
  );
  FDCE   \s1/i8088/lsb_i/q_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [6]),
    .Q(\s1/i8088/lsb_i/q [6])
  );
  FDCE   \s1/i8088/lsb_i/q_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [5]),
    .Q(\s1/i8088/lsb_i/q [5])
  );
  FDCE   \s1/i8088/lsb_i/q_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [4]),
    .Q(\s1/i8088/lsb_i/q [4])
  );
  FDCE   \s1/i8088/lsb_i/q_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [3]),
    .Q(\s1/i8088/lsb_i/q [3])
  );
  FDCE   \s1/i8088/lsb_i/q_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [2]),
    .Q(\s1/i8088/lsb_i/q [2])
  );
  FDCE   \s1/i8088/lsb_i/q_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/lsb_i/q [1])
  );
  FDCE   \s1/i8088/lsb_i/q_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/adp [0]),
    .Q(\s1/i8088/lsb_i/q [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_0  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [1])
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 )
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .CLR(HDR1_10_OBUF_50),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5461 ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 )
  );
  FDR   \s2/b5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s2/aen_brd_30 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s2/b5_5463 )
  );
  FDR   \s2/aen_brd  (
    .C(USER_CLK_BUFGP_0),
    .D(\s2/holda_31 ),
    .R(HDR1_16_OBUF_52),
    .Q(\s2/aen_brd_30 )
  );
  FDRS_1   \s2/holda  (
    .C(USER_CLK_BUFGP_0),
    .D(HDR1_10_OBUF_50),
    .R(\s2/_n0068 ),
    .S(\s2/holda_31 ),
    .Q(\s2/holda_31 )
  );
  FDR   \s3/td0/td25/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td20/q_5467 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s3/td0/td25/q_5470 )
  );
  FDR   \s3/td0/td20/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td15/q_5466 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s3/td0/td20/q_5467 )
  );
  FDR   \s3/td0/td15/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td10/q_5465 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s3/td0/td15/q_5466 )
  );
  FDR   \s3/td0/td10/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td5/q_5464 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s3/td0/td10/q_5465 )
  );
  FDR   \s3/td0/td5/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/rasc ),
    .R(HDR1_10_OBUF_50),
    .Q(\s3/td0/td5/q_5464 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5474 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5473 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5478 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5477 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5482 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5481 )
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5487 )
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(HDR1_10_OBUF_50),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5486 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_lut<2>1  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_lut<2> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s6/mdpLogicTrst21  (
    .I0(\s6/md [0]),
    .I1(\s6/md [1]),
    .I2(\s6/ls2800/Madd_sum_Madd_Madd_lut [0]),
    .O(\s6/mdpLogicTrst2 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8288/state_state[1]_GND_103_o_equal_20_o1  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s1/i8288/state_FSM_FFd1_182 ),
    .O(\s1/i8288/state[1]_GND_103_o_equal_20_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT12  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/buff0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT31  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/buff0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT41  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/buff0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT51  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/buff0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT101  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/vga_addr [8]),
    .I2(\s0/vgamod/buff0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT12  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/attr0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT31  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/attr0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT41  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/attr0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT51  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/attr0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT101  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/vga_addr [8]),
    .I2(\s0/vgamod/attr0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr12  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [0]),
    .I2(\a[1] ),
    .O(\s0/vgamod/new_attr_addr [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr31  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [1]),
    .I2(\a[2] ),
    .O(\s0/vgamod/new_attr_addr [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr41  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [2]),
    .I2(\a[3] ),
    .O(\s0/vgamod/new_attr_addr [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr12  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [0]),
    .I2(\a[1] ),
    .O(\s0/vgamod/new_buff_addr [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr31  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [1]),
    .I2(\a[2] ),
    .O(\s0/vgamod/new_buff_addr [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr41  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [2]),
    .I2(\a[3] ),
    .O(\s0/vgamod/new_buff_addr [2])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<3>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u7/rq_3_200 ),
    .I2(dma_aen_n),
    .I3(xa[3]),
    .O(\a[3] )
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<2>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u7/rq_2_199 ),
    .I2(dma_aen_n),
    .I3(xa[2]),
    .O(\a[2] )
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<1>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u7/rq_1_198 ),
    .I2(dma_aen_n),
    .I3(xa[1]),
    .O(\a[1] )
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<0>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u7/rq_0_197 ),
    .I2(dma_aen_n),
    .I3(xa[0]),
    .O(\a[0] )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/h_count[0] ),
    .O(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/start1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/start )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<2>11  (
    .I0(xior_n),
    .I1(ppi_cs_n),
    .I2(xa[1]),
    .I3(xa[0]),
    .O(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s6/mdpl121  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb1/enexp ),
    .I2(\s6/rb2/enexp ),
    .I3(\s6/rb3/enexp ),
    .O(\s6/md<0>LogicTrst2_5544 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8259/Mmux_GND_58_o_GND_58_o_mux_80_OUT11  (
    .I0(\s1/i8259/irr_0_79 ),
    .I1(\s1/i8259/isr [0]),
    .O(\s1/i8259/GND_58_o_GND_58_o_mux_80_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>14121  (
    .I0(xior_n),
    .I1(\s1/u8/ba_inv_217 ),
    .I2(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .O(\s1/adp<0>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8288/Mmux_ale11  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/i8288/state_FSM_FFd1_182 ),
    .I2(\s1/i8288/state_FSM_FFd2_183 ),
    .I3(s0_n),
    .I4(s1_n),
    .O(\s1/ale )
  );
  LUT6 #(
    .INIT ( 64'h00FF00FD00FF00FF ))
  \s1/i8088/write_bus_ale_AND_600_o_inv1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(s0_n),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/write_bus_ale_AND_600_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>14111  (
    .I0(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I1(\s1/u8/ab_inv_216 ),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s2/aen_brd_30 ),
    .I4(\s5/b0_b1_OR_950_o_53 ),
    .O(\d<0>LogicTrst1_612 )
  );
  LUT3 #(
    .INIT ( 8'h82 ))
  \s6/mdpLogicTrst41  (
    .I0(\s1/i8288/mrdc_190 ),
    .I1(\s6/md [2]),
    .I2(\s6/mdpLogicTrst2 ),
    .O(\s6/mdpLogicTrst4 )
  );
  LUT5 #(
    .INIT ( 32'h55550111 ))
  \s1/i8288/state_FSM_FFd2-In1  (
    .I0(\s1/i8288/state_FSM_FFd1_182 ),
    .I1(\s2/aen_brd_30 ),
    .I2(s0_n),
    .I3(s1_n),
    .I4(\s1/i8288/state_FSM_FFd2_183 ),
    .O(\s1/i8288/state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h6A6A6A2A ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT11  (
    .I0(\s0/vgamod/row_addr [0]),
    .I1(\s0/vgamod/row_addr [3]),
    .I2(\s0/vgamod/row_addr [4]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \xd<3>LogicTrst1  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s9/i8255/pdo_2_220 ),
    .I2(\s2/aen_brd_30 ),
    .I3(d[3]),
    .I4(\s5/b0_b1_OR_950_o_53 ),
    .I5(\xd<0>LogicTrst1_615 ),
    .O(\s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \xd<2>LogicTrst1  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s9/i8255/pdo_2_220 ),
    .I2(\s2/aen_brd_30 ),
    .I3(d[2]),
    .I4(\s5/b0_b1_OR_950_o_53 ),
    .I5(\xd<0>LogicTrst1_615 ),
    .O(\s4/ls6700/q0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \xd<1>LogicTrst1  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s9/i8255/pdo_0_219 ),
    .I2(\s2/aen_brd_30 ),
    .I3(d[1]),
    .I4(\s5/b0_b1_OR_950_o_53 ),
    .I5(\xd<0>LogicTrst1_615 ),
    .O(\s4/ls6700/q0 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \xd<0>LogicTrst2  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s9/i8255/pdo_0_219 ),
    .I2(\s2/aen_brd_30 ),
    .I3(d[0]),
    .I4(\s5/b0_b1_OR_950_o_53 ),
    .I5(\xd<0>LogicTrst1_615 ),
    .O(\s4/ls6700/q0 [0])
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  xior_nLogicTrst1 (
    .I0(\s2/aen_brd_30 ),
    .I1(dma_aen_n),
    .I2(ior_n),
    .O(xior_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<3>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\a[3] ),
    .O(xa[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<2>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\a[2] ),
    .O(xa[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<1>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\a[1] ),
    .O(xa[1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<0>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\a[0] ),
    .O(xa[0])
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<16>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u10/rq_4_213 ),
    .I2(dma_aen_n),
    .I3(\s4/ls6700/q0 [0]),
    .O(\a[16] )
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<19>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u10/rq_7_212 ),
    .I2(dma_aen_n),
    .I3(\s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 ),
    .O(\a[19] )
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<18>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u10/rq_6_215 ),
    .I2(dma_aen_n),
    .I3(\s4/ls6700/q0 [2]),
    .O(\a[18] )
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<17>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u10/rq_5_214 ),
    .I2(dma_aen_n),
    .I3(\s4/ls6700/q0 [1]),
    .O(\a[17] )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT111  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I2(\s0/vgamod/ver_addr [5]),
    .I3(\s0/vgamod/buff0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT111  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I2(\s0/vgamod/ver_addr [5]),
    .I3(\s0/vgamod/attr0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT21  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I3(\s0/vgamod/ver_addr [5]),
    .I4(\s0/vgamod/buff0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT21  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I3(\s0/vgamod/ver_addr [5]),
    .I4(\s0/vgamod/attr0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8259/_n0472_inv1  (
    .I0(\s1/i8259/irr_0_79 ),
    .I1(\s1/i8259/recint_88 ),
    .O(\s1/i8259/_n0472_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8259/inta1  (
    .I0(\s1/i8259/irr_0_79 ),
    .I1(\s1/i8259/recint_88 ),
    .O(\s1/i8259/inta1_78 )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT41  (
    .I0(\s0/vgamod/row_addr [3]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [4]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT51  (
    .I0(\s0/vgamod/row_addr [4]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [3]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF75FFFF ))
  ior_nLogicTrst1 (
    .I0(\s1/i8288/aiowc_192 ),
    .I1(dma_aen_n),
    .I2(xior_n),
    .I3(\s2/aen_brd_30 ),
    .I4(\s1/i8288/state_FSM_FFd2_183 ),
    .O(ior_n)
  );
  LUT5 #(
    .INIT ( 32'h9AAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT21  (
    .I0(\s0/vgamod/row_addr [1]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT31  (
    .I0(\s0/vgamod/row_addr [2]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [1]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \s1/i8288/Mmux_inta_n11  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s1/i8288/inta_191 ),
    .I2(\s2/aen_brd_30 ),
    .O(\s1/inta_n )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \s0/vgamod/memr_ior_OR_1094_o_inv1  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/mem_range_397 ),
    .I2(\s1/i8288/amwc_194 ),
    .I3(\s1/i8288/state_FSM_FFd2_183 ),
    .I4(dma_aen_n),
    .I5(\s2/aen_brd_30 ),
    .O(\s0/vgamod/memr_ior_OR_1094_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s6/ls2450/ba_inv1  (
    .I0(\s1/i8288/amwc_194 ),
    .I1(\s1/i8288/state_FSM_FFd2_183 ),
    .I2(ram_addr_sel_n),
    .I3(\s2/aen_brd_30 ),
    .I4(dma_aen_n),
    .O(\s6/ls2450/ba_inv )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[0]_mux_135_OUT21  (
    .I0(\s0/vgamod/video_on_441 ),
    .I1(\s0/vgamod/vga_bg_colour [0]),
    .I2(\s0/vgamod/cursor_on_440 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [0]),
    .O(\s0/vgamod/GND_305_o_vga_bg_colour[0]_mux_135_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[2]_mux_141_OUT21  (
    .I0(\s0/vgamod/video_on_441 ),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/cursor_on_440 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [2]),
    .O(\s0/vgamod/GND_305_o_vga_bg_colour[2]_mux_141_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir25  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[10] ),
    .I5(\s1/i8088/tcore/src [0]),
    .O(\s1/i8088/tcore/ir[10] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir37  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[11] ),
    .I5(\s1/i8088/tcore/src [1]),
    .O(\s1/i8088/tcore/ir[11] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir41  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [2]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[12] ),
    .I5(\s1/i8088/tcore/src [2]),
    .O(\s1/i8088/tcore/ir[12] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir51  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[13] ),
    .I5(\s1/i8088/tcore/src [3]),
    .O(\s1/i8088/tcore/ir[13] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir61  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[14] ),
    .I4(\s1/i8088/tcore/src [0]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[14] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir71  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[15] ),
    .I4(\s1/i8088/tcore/src [1]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[15] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir81  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[16] ),
    .I4(\s1/i8088/tcore/src [2]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[16] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir91  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[17] ),
    .I4(\s1/i8088/tcore/src [3]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[17] )
  );
  LUT6 #(
    .INIT ( 64'hA0A08888A0A0AA00 ))
  \s1/i8088/tcore/Mmux_ir341  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/index [1]),
    .I2(\s1/i8088/tcore/src [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[7] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[7] )
  );
  LUT5 #(
    .INIT ( 32'h8A8A8A80 ))
  \s1/i8088/tcore/Mmux_ir351  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/src [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[8] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[8] )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm11  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [0])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm21  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [1])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm31  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [2])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm41  (
    .I0(\s1/i8088/lsb_i/q [3]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [3])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm51  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [4])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm61  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/modrm [5])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm71  (
    .I0(\s1/i8088/tcore/fetch/state_0_1_6712 ),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/tcore/fetch/state_2_4_6725 ),
    .I3(\s1/i8088/tcore/fetch/state_1_2_6718 ),
    .O(\s1/i8088/tcore/modrm [6])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/fetch/Mmux_modrm81  (
    .I0(\s1/i8088/tcore/fetch/state_0_2_6716 ),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .O(\s1/i8088/tcore/modrm [7])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [0]),
    .I2(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/ld_base )
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \s1/i8088/tcore/fetch/nstate/Mmux__n0043311  (
    .I0(\s1/i8088/tcore/need_modrm ),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux__n004331 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \s1/i8088/tcore/fetch/nstate/into<5>1  (
    .I0(\s1/i8088/tcore/rom_ir[28] ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/fetch/nstate/into )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o<2>1  (
    .I0(\s1/i8088/tcore/fetch/state_2_1_6710 ),
    .I1(\s1/i8088/tcore/fetch/state_1_1_6711 ),
    .I2(\s1/i8088/tcore/fetch/state_0_1_6712 ),
    .O(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/fetch/exec_st<2>1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/exec_st )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/_n011011  (
    .I0(\s1/i8088/tcore/block_or_hlt_667 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/end_seq ),
    .I3(\s1/i8088/tcore/wr_ss ),
    .I4(\s1/i8088/tcore/decode/iflssd_912 ),
    .O(\s1/i8088/tcore/decode/_n01101_843 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/decode/_n01101  (
    .I0(\s1/i8088/tcore/decode/tfld_914 ),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/decode/_n01101_843 ),
    .O(\s1/i8088/tcore/decode/_n0110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/_n0129_inv11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .I5(\s1/i8088/tcore/block_or_hlt_667 ),
    .O(\s1/i8088/tcore/decode/_n0129_inv )
  );
  LUT5 #(
    .INIT ( 32'hAAA9AAA8 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt31  (
    .I0(\s1/i8088/tcore/decode/div_cnt [3]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [1]),
    .I3(\s1/i8088/tcore/decode/div_cnt [2]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt3 )
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt1  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [4]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt41  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt4 )
  );
  LUT5 #(
    .INIT ( 32'hE1E1E1E0 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<2>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .I2(\s1/i8088/tcore/decode/div_cnt [2]),
    .I3(\s1/i8088/tcore/decode/div_cnt [3]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt2 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<1>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt1_891 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_87_o11  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_87_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_83_o11  (
    .I0(\s1/i8088/tcore/decode/tfle_910 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_83_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_9_o_end_seq_MUX_79_o11  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_9_o_end_seq_MUX_79_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/_n01081  (
    .I0(\s1/i8088/tcore/div_exc ),
    .I1(\s1/i8088/tcore/block_or_hlt_667 ),
    .O(\s1/i8088/tcore/decode/_n0108 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o )
  );
  LUT5 #(
    .INIT ( 32'h00000020 ))
  \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o1  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFCC40 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off111  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off11 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o )
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2808080 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm4_930 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 )
  );
  LUT5 #(
    .INIT ( 32'hFFE1FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm31  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm3_932 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 )
  );
  LUT5 #(
    .INIT ( 32'h20022022 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>21  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>2_943 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o111  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063021  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/decode/opcode_deco/src<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .O(\s1/i8088/tcore/src [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n08131  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_165_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0813 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/exec/wr_ss1  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[20] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/wr_ss )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/addsub/ys1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/ys )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags61  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [8]),
    .O(\s1/i8088/tcore/exec/oflags [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags71  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [9]),
    .O(\s1/i8088/tcore/exec/oflags [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [10]),
    .O(\s1/i8088/tcore/exec/oflags [7])
  );
  LUT3 #(
    .INIT ( 8'h26 ))
  \s1/i8088/tcore/exec/alu/arlog/log1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/log )
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [11])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [14])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [15])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [11])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/muldiv/bs1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/bs )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/mul [0])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .O(\s1/i8088/tcore/exec/alu/mul [1])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o261  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/mul [3])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o271  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .O(\s1/i8088/tcore/exec/alu/mul [4])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o281  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .O(\s1/i8088/tcore/exec/alu/mul [5])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o291  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .O(\s1/i8088/tcore/exec/alu/mul [6])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o301  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .O(\s1/i8088/tcore/exec/alu/mul [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_23_o_mux_26_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_23_OUT [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_23_o_mux_26_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT110  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT26  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[10] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT35  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[11] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[12] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[13] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[16] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<16> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[17] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[18] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[19] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[20] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[21] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[22] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT231  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT281  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT291  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT301  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT311  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT321  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT331  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[8] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT341  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[9] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291117  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3300 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3301 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3302 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3303 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3304 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3305 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3306 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3307 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3308 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3309 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3310 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3311 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3312 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3313 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3314 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3315 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32])
  );
  LUT4 #(
    .INIT ( 16'hEEEA ))
  \s1/i8088/tcore/exec/alu/conv/acond1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/n0051 [2])
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out15  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/cnv [0])
  );
  LUT6 #(
    .INIT ( 64'h032823080B202B00 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out143  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAA9AAA9AAA9AA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas61  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202FD02FD02FD02 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1421  (
    .I0(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 )
  );
  LUT5 #(
    .INIT ( 32'h78787888 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1411  (
    .I0(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> ),
    .I2(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I3(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo121  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \s1/i8088/tcore/exec/alu/conv/dcond1  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/conv/dcond )
  );
  LUT5 #(
    .INIT ( 32'hFDAAA8AA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas71  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas7111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 )
  );
  LUT6 #(
    .INIT ( 64'h0040004040000040 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out21  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b14_6714 ),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0159 )
  );
  LUT3 #(
    .INIT ( 8'h9A ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_xor<4>11  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h00000100 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o )
  );
  LUT5 #(
    .INIT ( 32'h00001000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o )
  );
  LUT5 #(
    .INIT ( 32'h00000200 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o )
  );
  LUT5 #(
    .INIT ( 32'h00002000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o )
  );
  LUT5 #(
    .INIT ( 32'h00004000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o )
  );
  LUT5 #(
    .INIT ( 32'h00000800 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o )
  );
  LUT5 #(
    .INIT ( 32'h00000004 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o )
  );
  LUT5 #(
    .INIT ( 32'h00000080 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1061  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh106 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh571  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh57 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged12  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/shrot/unchanged )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o )
  );
  LUT5 #(
    .INIT ( 32'h00000020 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1051  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh105 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh641  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh64 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh621  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh62 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh601  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1041  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh104 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1271  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh127 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1251  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh125 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1241  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh124 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1231  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh123 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0CCAA00F0CCAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh631  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh63 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh611  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0AAAAFF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh591  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh59 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o<3>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o438311  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11811  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1181 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o419321  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41932 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41231  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41822  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41121  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41711  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4171 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh701 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh6911  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh691 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3311  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh8 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh331 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o<3>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[7]_x[6]_MUX_2002_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[8]_x[7]_MUX_2011_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[9]_x[8]_MUX_2021_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[10]_x[9]_MUX_2032_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[11]_x[10]_MUX_2044_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[12]_x[11]_MUX_2057_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[13]_x[12]_MUX_2071_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_xor<3>11  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1191  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh119 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/exec/alu/shrot/out1  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0156 )
  );
  LUT6 #(
    .INIT ( 64'hD2D2F0F0FF52FF70 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [0])
  );
  LUT6 #(
    .INIT ( 64'h82A0A08202202002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1651  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [4])
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[16]_MUX_3049_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .I5(\s1/i8088/tcore/addr_exec [16]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3049_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[18]_MUX_3047_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .I5(\s1/i8088/tcore/addr_exec [18]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3047_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[19]_MUX_3046_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .I5(\s1/i8088/tcore/addr_exec [19]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3046_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[17]_MUX_3048_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .I5(\s1/i8088/tcore/addr_exec [17]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3048_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[21]_MUX_3044_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [21]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3044_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[22]_MUX_3043_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [22]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3043_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[20]_MUX_3045_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .I5(\s1/i8088/tcore/exec/aluout [20]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3045_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[23]_MUX_3042_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [23]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3042_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[1]_MUX_3064_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3064_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[2]_MUX_3063_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3063_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[0]_MUX_3065_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3065_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[4]_MUX_3061_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3061_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[5]_MUX_3060_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3060_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[3]_MUX_3062_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3062_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[7]_MUX_3058_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3058_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[6]_MUX_3059_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3059_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43151  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1>1  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43171  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43161  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43121  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431131  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43191  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431121  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43181  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431151  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431111  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431141  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431101  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43141  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43101  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60121  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60111  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60101  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a71  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/a [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a91  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/a [15])
  );
  LUT6 #(
    .INIT ( 64'h0000A2AA0000AAAA ))
  \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1  (
    .I0(\s1/i8088/tcore/ir[34] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o )
  );
  LUT5 #(
    .INIT ( 32'hF3FF5FFF ))
  \s1/i8088/tcore/micro_data/Mmux_f111  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f11_5423 )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f31  (
    .I0(\s1/i8088/tcore/fdec [2]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_5423 ),
    .O(\s1/i8088/tcore/rom_ir[28] )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f11  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_5423 ),
    .O(\s1/i8088/tcore/rom_ir[26] )
  );
  LUT4 #(
    .INIT ( 16'h0CA0 ))
  \s1/i8088/tcore/micro_data/Mmux_f121  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f12 )
  );
  LUT6 #(
    .INIT ( 64'h2A226E662A222A22 ))
  \s1/i8088/ctrl_fsm/cnt/_n0014_inv1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/cnt/_n0014_inv )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_lsb_i11  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .O(\s1/i8088/ld_lsb_i )
  );
  LUT4 #(
    .INIT ( 16'h2666 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_52_o_mux_2_OUT21  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h6664 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd1-In1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I2(\s1/i8088/n0044 [0]),
    .I3(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_52_o_mux_2_OUT11  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_52_o_mux_2_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s2/dma_aen_n1  (
    .I0(\s2/b5_5463 ),
    .I1(\s2/aen_brd_30 ),
    .O(dma_aen_n)
  );
  LUT4 #(
    .INIT ( 16'hBFFF ))
  \s3/ls3/Mmux_y81  (
    .I0(ram_addr_sel_n),
    .I1(\a[17] ),
    .I2(\s3/rasc ),
    .I3(\a[16] ),
    .O(ras_n[3])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls3/Mmux_y71  (
    .I0(\s3/rasc ),
    .I1(ram_addr_sel_n),
    .I2(\a[17] ),
    .I3(\a[16] ),
    .O(ras_n[2])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls3/Mmux_y61  (
    .I0(\s3/rasc ),
    .I1(ram_addr_sel_n),
    .I2(\a[16] ),
    .I3(\a[17] ),
    .O(ras_n[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls3/Mmux_y51  (
    .I0(\s3/rasc ),
    .I1(\a[17] ),
    .I2(ram_addr_sel_n),
    .I3(\a[16] ),
    .O(ras_n[0])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls2/Mmux_y41  (
    .I0(\a[17] ),
    .I1(\s3/td0/td25/q_5470 ),
    .I2(\a[16] ),
    .I3(ram_addr_sel_n),
    .O(cas_n[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls2/Mmux_y31  (
    .I0(\a[17] ),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5470 ),
    .I3(\a[16] ),
    .O(cas_n[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls2/Mmux_y21  (
    .I0(\a[16] ),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5470 ),
    .I3(\a[17] ),
    .O(cas_n[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s3/ls2/Mmux_y11  (
    .I0(\a[17] ),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5470 ),
    .I3(\a[16] ),
    .O(cas_n[0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s3/ls1/Mmux_y11  (
    .I0(\a[19] ),
    .I1(\a[18] ),
    .O(ram_addr_sel_n)
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5473 ),
    .I1(cas_n[3]),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5474 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb3/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5473 ),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5474 ),
    .I2(xmemw_n),
    .I3(cas_n[3]),
    .I4(ras_n[3]),
    .O(\s6/rb3/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[3]),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5474 ),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5473 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5477 ),
    .I1(cas_n[2]),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5478 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb2/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5477 ),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5478 ),
    .I2(xmemw_n),
    .I3(cas_n[2]),
    .I4(ras_n[2]),
    .O(\s6/rb2/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[2]),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5478 ),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5477 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5481 ),
    .I1(cas_n[1]),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5482 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb1/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5481 ),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5482 ),
    .I2(xmemw_n),
    .I3(cas_n[1]),
    .I4(ras_n[1]),
    .O(\s6/rb1/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[1]),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5482 ),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5481 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'hCD01 ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5487 ),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5486 ),
    .I2(ras_n[0]),
    .I3(cas_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb0/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5486 ),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5487 ),
    .I2(xmemw_n),
    .I3(cas_n[0]),
    .I4(ras_n[0]),
    .O(\s6/rb0/enexp )
  );
  LUT4 #(
    .INIT ( 16'h0CEE ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5486 ),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5487 ),
    .I2(ras_n[0]),
    .I3(cas_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1_SW0  (
    .I0(\s6/md [3]),
    .I1(\s6/md [6]),
    .I2(\s6/md [7]),
    .I3(\s6/md [4]),
    .I4(\s6/md [5]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'h666666666C6C666C ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1  (
    .I0(\s5/b0_b1_OR_950_o2 ),
    .I1(N0),
    .I2(\s6/mdpLogicTrst4 ),
    .I3(\s6/md<0>LogicTrst2_5544 ),
    .I4(\s1/i8288/mrdc_190 ),
    .I5(\s6/mdpl11_614 ),
    .O(\s6/ls2800/Madd_sum_Madd_Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \s1/u8/ab_inv_SW0  (
    .I0(\s1/i8288/inta_191 ),
    .I1(\s1/i8288/amwc_194 ),
    .I2(\s1/i8288/aiowc_192 ),
    .I3(\s1/i8288/iorc_193 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFFFFFFFFFF ))
  \s1/u8/ab_inv  (
    .I0(\s2/aen_brd_30 ),
    .I1(N2),
    .I2(\s1/i8288/mrdc_190 ),
    .I3(\s1/i8288/state_FSM_FFd1_182 ),
    .I4(\s1/i8288/state_FSM_FFd2_183 ),
    .I5(xior_n),
    .O(\s1/u8/ab_inv_216 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<4>LogicTrst1  (
    .I0(\s6/md [4]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [4]),
    .I3(\s1/u8/ab_inv_216 ),
    .O(\d<4>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \d<4>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\a[0] ),
    .I2(\s0/vgamod/vga_data_out [4]),
    .I3(\s0/vgamod/attr_data_out [4]),
    .O(\d<4>LogicTrst1_5491 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<4>LogicTrst3  (
    .I0(\d<0>LogicTrst1_612 ),
    .I1(\d<4>LogicTrst1_5491 ),
    .I2(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I3(\d<4>LogicTrst ),
    .O(\d<4>LogicTrst2_5492 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \d<4>LogicTrst4  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s9/i8255/pdo_7_221 ),
    .O(\d<4>LogicTrst3_5493 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \d<4>LogicTrst5  (
    .I0(\s5/b0_b1_OR_950_o_53 ),
    .I1(\s2/aen_brd_30 ),
    .I2(\xd<0>LogicTrst1_615 ),
    .I3(\d<4>LogicTrst3_5493 ),
    .I4(\d<4>LogicTrst2_5492 ),
    .O(d[4])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \d<5>LogicTrst1  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\a[0] ),
    .I2(\s0/vgamod/vga_data_out [5]),
    .I3(\s0/vgamod/attr_data_out [5]),
    .O(\d<5>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \d<5>LogicTrst2  (
    .I0(\s6/md [5]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [5]),
    .I3(\s1/u8/ab_inv_216 ),
    .I4(\d<5>LogicTrst ),
    .I5(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .O(\d<5>LogicTrst1_5495 )
  );
  LUT5 #(
    .INIT ( 32'hEEEEEEFE ))
  \d<5>LogicTrst3  (
    .I0(\d<0>LogicTrst1_612 ),
    .I1(\d<5>LogicTrst1_5495 ),
    .I2(\xd<0>LogicTrst1_615 ),
    .I3(\s5/b0_b1_OR_950_o_53 ),
    .I4(\s2/aen_brd_30 ),
    .O(d[5])
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<6>LogicTrst1  (
    .I0(\s6/md [6]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [6]),
    .I3(\s1/u8/ab_inv_216 ),
    .O(\d<6>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \d<6>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\a[0] ),
    .I2(\s0/vgamod/vga_data_out [6]),
    .I3(\s0/vgamod/attr_data_out [6]),
    .O(\d<6>LogicTrst1_5497 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<6>LogicTrst3  (
    .I0(\d<0>LogicTrst1_612 ),
    .I1(\d<6>LogicTrst1_5497 ),
    .I2(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I3(\d<6>LogicTrst ),
    .O(\d<6>LogicTrst2_5498 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \d<6>LogicTrst5  (
    .I0(\s5/b0_b1_OR_950_o_53 ),
    .I1(\s2/aen_brd_30 ),
    .I2(\xd<0>LogicTrst1_615 ),
    .I3(\d<4>LogicTrst3_5493 ),
    .I4(\d<6>LogicTrst2_5498 ),
    .O(d[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFBF ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>_SW0  (
    .I0(\s0/vgamod/h_count[7] ),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[6] ),
    .I4(\s0/vgamod/h_count[5] ),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o<9>  (
    .I0(\s0/vgamod/h_count[9] ),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(N6),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/blink_count [3]),
    .I5(\s0/vgamod/h_count[8] ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<7>LogicTrst1  (
    .I0(\s6/md [7]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [7]),
    .I3(\s1/u8/ab_inv_216 ),
    .O(\d<7>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \d<7>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\a[0] ),
    .I2(\s0/vgamod/vga_data_out [7]),
    .I3(\s0/vgamod/attr_data_out [7]),
    .O(\d<7>LogicTrst1_5501 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<7>LogicTrst3  (
    .I0(\d<0>LogicTrst1_612 ),
    .I1(\d<7>LogicTrst1_5501 ),
    .I2(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I3(\d<7>LogicTrst ),
    .O(\d<7>LogicTrst2_5502 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \d<7>LogicTrst5  (
    .I0(\s5/b0_b1_OR_950_o_53 ),
    .I1(\s2/aen_brd_30 ),
    .I2(\xd<0>LogicTrst1_615 ),
    .I3(\d<4>LogicTrst3_5493 ),
    .I4(\d<7>LogicTrst2_5502 ),
    .O(d[7])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<4>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [4]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [4]),
    .I5(\s1/i8088/calculated_addr [4]),
    .O(\s1/adp<4>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<4>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<4>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I3(d[4]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp [4])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<5>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [5]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [5]),
    .I5(\s1/i8088/calculated_addr [5]),
    .O(\s1/adp<5>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<5>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<5>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I3(d[5]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp [5])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<6>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [6]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [6]),
    .I5(\s1/i8088/calculated_addr [6]),
    .O(\s1/adp<6>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<6>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<6>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I3(d[6]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp [6])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<7>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [7]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [7]),
    .I5(\s1/i8088/calculated_addr [7]),
    .O(\s1/adp<7>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<7>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<7>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I3(d[7]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp [7])
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \d<0>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s4/ls6700/q0 [0]),
    .I2(\s5/b0_b1_OR_950_o_53 ),
    .I3(\s1/adp [0]),
    .I4(\s1/u8/ab_inv_216 ),
    .O(\d<0>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hD800 ))
  \d<0>LogicTrst2  (
    .I0(\a[0] ),
    .I1(\s0/vgamod/attr_data_out [0]),
    .I2(\s0/vgamod/vga_data_out [0]),
    .I3(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<0>LogicTrst2_5508 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF2F2FFF2 ))
  \d<0>LogicTrst3  (
    .I0(\s6/md [0]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\d<0>LogicTrst1_612 ),
    .I3(\d<0>LogicTrst2_5508 ),
    .I4(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I5(\d<0>LogicTrst ),
    .O(d[0])
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \d<1>LogicTrst1  (
    .I0(\s5/b0_b1_OR_950_o_53 ),
    .I1(\s4/ls6700/q0 [1]),
    .I2(\s2/aen_brd_30 ),
    .I3(\d<0>LogicTrst1_612 ),
    .O(\d<1>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<1>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I2(\a[0] ),
    .I3(\s0/vgamod/attr_data_out [1]),
    .I4(\s0/vgamod/vga_data_out [1]),
    .I5(\d<1>LogicTrst ),
    .O(\d<1>LogicTrst1_5510 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<1>LogicTrst3  (
    .I0(\d<1>LogicTrst1_5510 ),
    .I1(\s1/adp [1]),
    .I2(\s1/u8/ab_inv_216 ),
    .I3(\s6/md [1]),
    .I4(\s6/ls2450/ba_inv ),
    .O(d[1])
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \d<2>LogicTrst1  (
    .I0(\s5/b0_b1_OR_950_o_53 ),
    .I1(\s4/ls6700/q0 [2]),
    .I2(\s2/aen_brd_30 ),
    .I3(\d<0>LogicTrst1_612 ),
    .O(\d<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<2>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I2(\a[0] ),
    .I3(\s0/vgamod/attr_data_out [2]),
    .I4(\s0/vgamod/vga_data_out [2]),
    .I5(\d<2>LogicTrst ),
    .O(\d<2>LogicTrst1_5512 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<2>LogicTrst3  (
    .I0(\d<2>LogicTrst1_5512 ),
    .I1(\s6/md [2]),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s1/adp [2]),
    .I4(\s1/u8/ab_inv_216 ),
    .O(d[2])
  );
  LUT6 #(
    .INIT ( 64'hAABAAABAFFFFAABA ))
  \d<3>LogicTrst1  (
    .I0(\d<0>LogicTrst1_612 ),
    .I1(\s5/b0_b1_OR_950_o_53 ),
    .I2(\s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 ),
    .I3(\s2/aen_brd_30 ),
    .I4(HDR1_10_OBUF_50),
    .I5(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<3>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<3>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1094_o_inv ),
    .I2(\a[0] ),
    .I3(\s0/vgamod/attr_data_out [3]),
    .I4(\s0/vgamod/vga_data_out [3]),
    .I5(\d<3>LogicTrst ),
    .O(\d<3>LogicTrst1_5514 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<3>LogicTrst3  (
    .I0(\d<3>LogicTrst1_5514 ),
    .I1(\s6/md [3]),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s1/adp [3]),
    .I4(\s1/u8/ab_inv_216 ),
    .O(d[3])
  );
  LUT4 #(
    .INIT ( 16'hEEE8 ))
  \s1/u8/ba_inv_SW0  (
    .I0(\s1/i8288/state_FSM_FFd1_182 ),
    .I1(\s1/i8288/state_FSM_FFd2_183 ),
    .I2(\s1/i8288/amwc_194 ),
    .I3(\s1/i8288/aiowc_192 ),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBFFFFFFFFF ))
  \s1/u8/ba_inv  (
    .I0(\s2/aen_brd_30 ),
    .I1(xior_n),
    .I2(\s1/i8288/inta_191 ),
    .I3(\s1/i8288/mrdc_190 ),
    .I4(\s1/i8288/iorc_193 ),
    .I5(N8),
    .O(\s1/u8/ba_inv_217 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \s0/vgamod/mem_range_SW0  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u9/rq_6_211 ),
    .I2(\s1/u9/rq_7_204 ),
    .I3(\a[18] ),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'h0808080008000800 ))
  \s0/vgamod/mem_range  (
    .I0(\a[16] ),
    .I1(\a[17] ),
    .I2(N10),
    .I3(\s1/u10/rq_7_212 ),
    .I4(dma_aen_n),
    .I5(\s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 ),
    .O(\s0/vgamod/mem_range_397 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>111  (
    .I0(\s1/u7/rq_6_203 ),
    .I1(\s1/u7/rq_7_196 ),
    .I2(\s1/u7/rq_4_201 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>111_5517 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFBF ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>113  (
    .I0(\a[16] ),
    .I1(\a[9] ),
    .I2(\a[8] ),
    .I3(\a[10] ),
    .I4(\s2/aen_brd_30 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>113_5519 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>114  (
    .I0(\s1/u7/rq_7_196 ),
    .I1(\s1/u7/rq_6_203 ),
    .I2(\s1/u10/rq_7_212 ),
    .I3(\s1/u7/rq_5_202 ),
    .I4(\s1/u7/rq_4_201 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>114_5520 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>115  (
    .I0(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>112_5518 ),
    .I1(ior_n),
    .I2(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>114_5520 ),
    .I3(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>113_5519 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>115_5521 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>116  (
    .I0(dma_aen_n),
    .I1(\s0/vgamod/GND_305_o_a[19]_LessThan_10_o23 ),
    .I2(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>111_5517 ),
    .I3(\a[17] ),
    .I4(\a[18] ),
    .I5(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>115_5521 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBFBFB ))
  \xd<0>LogicTrst1_SW0  (
    .I0(\a[7] ),
    .I1(\a[6] ),
    .I2(\a[5] ),
    .I3(xa[1]),
    .I4(xa[0]),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'h5550555511101111 ))
  \xd<0>LogicTrst1  (
    .I0(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I1(\s5/b0_b1_OR_950_o_53 ),
    .I2(N12),
    .I3(xior_n),
    .I4(\s3/ls0/g1_g2_AND_689_o ),
    .I5(\s2/aen_brd_30 ),
    .O(\xd<0>LogicTrst1_615 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/_n0400_inv1  (
    .I0(\s0/vgamod/v_count [3]),
    .I1(\s0/vgamod/v_count [6]),
    .I2(\s0/vgamod/v_count [0]),
    .I3(\s0/vgamod/v_count [1]),
    .I4(\s0/vgamod/v_count [7]),
    .I5(\s0/vgamod/v_count [8]),
    .O(\s0/vgamod/_n0400_inv1_5523 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/_n0400_inv2  (
    .I0(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o ),
    .I1(\s0/vgamod/v_count [5]),
    .I2(\s0/vgamod/v_count [9]),
    .I3(\s0/vgamod/_n0400_inv1_5523 ),
    .I4(\s0/vgamod/v_count [4]),
    .I5(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/_n0400_inv2_5524 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s0/vgamod/_n0400_inv3  (
    .I0(\s0/vgamod/h_count[9] ),
    .I1(\s0/vgamod/h_count[0] ),
    .I2(\s0/vgamod/h_count[5] ),
    .I3(\s0/vgamod/h_count[7] ),
    .I4(\s0/vgamod/blink_count [3]),
    .I5(\s0/vgamod/h_count[6] ),
    .O(\s0/vgamod/_n0400_inv3_5525 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000000 ))
  \s0/vgamod/_n0400_inv4  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/h_count[8] ),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/_n0400_inv3_5525 ),
    .I4(\s0/vgamod/blink_count [1]),
    .I5(\s0/vgamod/_n0400_inv2_5524 ),
    .O(\s0/vgamod/_n0400_inv )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<0>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_1_80 ),
    .I2(xa[0]),
    .I3(d[0]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp<0>LogicTrst4_5527 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<0>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_618 ),
    .I1(\s1/i8088/msb_o/q [0]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<0>LogicTrst4_5527 ),
    .I4(\s1/adp<0>LogicTrst2_5526 ),
    .O(\s1/adp [0])
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<1>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_1_80 ),
    .I2(xa[0]),
    .I3(d[1]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp<1>LogicTrst2_5529 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<1>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_618 ),
    .I1(\s1/i8088/msb_o/q [1]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<1>LogicTrst2_5529 ),
    .I4(\s1/adp<1>LogicTrst1 ),
    .O(\s1/adp [1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/adp<2>LogicTrst1  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/lsb_o/q [2]),
    .O(\s1/adp<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h0000FACC00000ACC ))
  \s1/adp<2>LogicTrst2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/adp<2>LogicTrst ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(s0_n),
    .I4(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(\s1/adp<2>LogicTrst1_5531 )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<2>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_1_80 ),
    .I2(xa[0]),
    .I3(d[2]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp<2>LogicTrst2_5532 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<2>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_618 ),
    .I1(\s1/i8088/msb_o/q [2]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<2>LogicTrst2_5532 ),
    .I4(\s1/adp<2>LogicTrst1_5531 ),
    .O(\s1/adp [2])
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<3>LogicTrst1  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_3_82 ),
    .I2(xa[0]),
    .I3(d[3]),
    .I4(\s1/u8/ba_inv_217 ),
    .O(\s1/adp<3>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/adp<3>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<0>LogicTrst3_618 ),
    .I2(\s1/i8088/msb_o/q [3]),
    .I3(\s1/adp<3>LogicTrst ),
    .O(\s1/adp<3>LogicTrst1_5534 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/adp<3>LogicTrst3  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(s0_n),
    .I3(\s1/i8088/lsb_o/q [3]),
    .O(\s1/adp<3>LogicTrst2_5535 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5540 ))
  \s1/adp<3>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(\s1/i8088/calculated_addr [3]),
    .I2(s0_n),
    .I3(\s1/adp<3>LogicTrst2_5535 ),
    .I4(\s1/adp<3>LogicTrst1_5534 ),
    .O(\s1/adp [3])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \s5/b0_b1_OR_950_o  (
    .I0(N14),
    .I1(\a[16] ),
    .I2(\a[17] ),
    .I3(\a[19] ),
    .I4(\a[18] ),
    .I5(\s5/b0_b1_OR_950_o2 ),
    .O(\s5/b0_b1_OR_950_o_53 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s6/mdpLogicTrst_SW0  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/i8288/state_FSM_FFd2_183 ),
    .O(N16)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEEFFFFAA2A ))
  \s6/mdpLogicTrst  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(dma_aen_n),
    .I2(\s1/i8288/mrdc_190 ),
    .I3(N16),
    .I4(\s6/mdpl11_614 ),
    .I5(\s6/mdpLogicTrst4 ),
    .O(\s6/mdp )
  );
  LUT5 #(
    .INIT ( 32'hB00B0000 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT21  (
    .I0(\s0/vgamod/vga_bg_colour [0]),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/vga_shift [7]),
    .I3(\s0/vgamod/cursor_on_440 ),
    .I4(\s0/vgamod/vga_bg_colour [1]),
    .O(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h60006060 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT22  (
    .I0(\s0/vgamod/cursor_on_440 ),
    .I1(\s0/vgamod/vga_shift [7]),
    .I2(\s0/vgamod/vga_fg_colour [1]),
    .I3(\s0/vgamod/vga_fg_colour [0]),
    .I4(\s0/vgamod/vga_fg_colour [2]),
    .O(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT21_5539 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT23  (
    .I0(\s0/vgamod/video_on_441 ),
    .I1(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT2 ),
    .I2(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT21_5539 ),
    .O(\s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT11  (
    .I0(\s0/vgamod/vga_fg_colour [1]),
    .I1(\s0/vgamod/vga_fg_colour [2]),
    .I2(\s0/vgamod/vga_fg_colour [0]),
    .O(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h60606060F9606060 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT12  (
    .I0(\s0/vgamod/cursor_on_440 ),
    .I1(\s0/vgamod/vga_shift [7]),
    .I2(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT1 ),
    .I3(\s0/vgamod/vga_bg_colour [1]),
    .I4(\s0/vgamod/vga_bg_colour [2]),
    .I5(\s0/vgamod/vga_bg_colour [0]),
    .O(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT11_5541 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT13  (
    .I0(\s0/vgamod/video_on_441 ),
    .I1(\s0/vgamod/Mmux_GND_305_o_vga_bg_colour[1]_mux_139_OUT11_5541 ),
    .O(\s0/vgamod/GND_305_o_vga_bg_colour[1]_mux_139_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<0>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [1]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [1]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [1]),
    .O(\s6/md<0>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \s6/md<0>LogicTrst2  (
    .I0(\s6/rb0/n0013 [1]),
    .I1(\s6/md<0>LogicTrst ),
    .I2(\s6/rb0/enexp ),
    .O(\s6/md<0>LogicTrst1_5543 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<0>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<0>LogicTrst1_5543 ),
    .I4(d[0]),
    .O(\s6/md [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<1>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [2]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [2]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [2]),
    .O(\s6/md<1>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<1>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [2]),
    .I2(\s6/md<1>LogicTrst ),
    .O(\s6/md<1>LogicTrst1_5546 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<1>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<1>LogicTrst1_5546 ),
    .I4(d[1]),
    .O(\s6/md [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<2>LogicTrst1  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [3]),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb1/n0013 [3]),
    .I4(\s6/rb3/enexp ),
    .I5(\s6/rb3/n0013 [3]),
    .O(\s6/md<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \s6/md<2>LogicTrst2  (
    .I0(\s6/rb3/enexp ),
    .I1(\s6/rb2/enexp ),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb0/enexp ),
    .I4(ram_addr_sel_n),
    .I5(\s5/b0_b1_OR_950_o2 ),
    .O(\s6/md<2>LogicTrst1_5548 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF04FF04FF04 ))
  \s6/md<2>LogicTrst3  (
    .I0(ram_addr_sel_n),
    .I1(d[2]),
    .I2(\s5/b0_b1_OR_950_o2 ),
    .I3(\s6/md<2>LogicTrst1_5548 ),
    .I4(\s6/rb2/enexp ),
    .I5(\s6/rb2/n0013 [3]),
    .O(\s6/md<2>LogicTrst2_5549 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s6/md<2>LogicTrst4  (
    .I0(\s6/md<2>LogicTrst ),
    .I1(\s6/md<2>LogicTrst2_5549 ),
    .O(\s6/md [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<3>LogicTrst1  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [4]),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb1/n0013 [4]),
    .I4(\s6/rb3/enexp ),
    .I5(\s6/rb3/n0013 [4]),
    .O(\s6/md<3>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF04FF04FF04 ))
  \s6/md<3>LogicTrst3  (
    .I0(ram_addr_sel_n),
    .I1(d[3]),
    .I2(\s5/b0_b1_OR_950_o2 ),
    .I3(\s6/md<2>LogicTrst1_5548 ),
    .I4(\s6/rb2/enexp ),
    .I5(\s6/rb2/n0013 [4]),
    .O(\s6/md<3>LogicTrst2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s6/md<3>LogicTrst4  (
    .I0(\s6/md<3>LogicTrst ),
    .I1(\s6/md<3>LogicTrst2 ),
    .O(\s6/md [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<4>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [5]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [5]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [5]),
    .O(\s6/md<4>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \s6/md<4>LogicTrst2  (
    .I0(\s6/rb0/n0013 [5]),
    .I1(\s6/md<4>LogicTrst ),
    .I2(\s6/rb0/enexp ),
    .O(\s6/md<4>LogicTrst1_5553 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<4>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<4>LogicTrst1_5553 ),
    .I4(d[4]),
    .O(\s6/md [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<5>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [6]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [6]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [6]),
    .O(\s6/md<5>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \s6/md<5>LogicTrst2  (
    .I0(\s6/rb0/n0013 [6]),
    .I1(\s6/md<5>LogicTrst ),
    .I2(\s6/rb0/enexp ),
    .O(\s6/md<5>LogicTrst1_5555 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<5>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<5>LogicTrst1_5555 ),
    .I4(d[5]),
    .O(\s6/md [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<6>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [7]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [7]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [7]),
    .O(\s6/md<6>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \s6/md<6>LogicTrst2  (
    .I0(\s6/rb0/n0013 [7]),
    .I1(\s6/md<6>LogicTrst ),
    .I2(\s6/rb0/enexp ),
    .O(\s6/md<6>LogicTrst1_5557 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<6>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<6>LogicTrst1_5557 ),
    .I4(d[6]),
    .O(\s6/md [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<7>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [8]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [8]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [8]),
    .O(\s6/md<7>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hEC ))
  \s6/md<7>LogicTrst2  (
    .I0(\s6/rb0/n0013 [8]),
    .I1(\s6/md<7>LogicTrst ),
    .I2(\s6/rb0/enexp ),
    .O(\s6/md<7>LogicTrst1_5559 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<7>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5544 ),
    .I1(\s5/b0_b1_OR_950_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<7>LogicTrst1_5559 ),
    .I4(d[7]),
    .O(\s6/md [7])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/hlt_in3  (
    .I0(\s1/i8088/tcore/hlt_in2_5560 ),
    .I1(\s1/i8088/tcore/hlt_op_old_669 ),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/hlt_in )
  );
  LUT5 #(
    .INIT ( 32'h50505070 ))
  \s1/i8088/tcore/Mmux_ir321  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/Mmux_ir32 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDF55555DDF5 ))
  \s1/i8088/tcore/Mmux_ir323  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[5] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(\s1/i8088/tcore/Mmux_ir321_5562 ),
    .O(\s1/i8088/tcore/ir[5] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir33  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N26),
    .I2(\s1/i8088/tcore/src [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[6] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[6] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir36  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N28),
    .I2(\s1/i8088/tcore/src [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[9] )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .O(N30)
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco  (
    .I0(\s1/i8088/tcore/cx_zero ),
    .I1(N30),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/fetch/next_in_opco )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state31  (
    .I0(\s1/i8088/tcore/block_or_hlt_667 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 )
  );
  LUT6 #(
    .INIT ( 64'h880888088A0A8808 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state32  (
    .I0(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/need_imm ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux__n004331 ),
    .I5(\s1/i8088/tcore/need_off ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5567 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state33  (
    .I0(\s1/i8088/tcore/decode/iflssd_912 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_913 ),
    .I3(\s1/i8259/inta1_78 ),
    .I4(\s1/i8088/tcore/decode/tfld_914 ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [5]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5568 )
  );
  LUT6 #(
    .INIT ( 64'hF8FDF8FDFFFFF8FD ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state34  (
    .I0(\s1/i8088/tcore/fetch/nstate/into ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/block_or_hlt_667 ),
    .I3(\s1/i8088/tcore/end_seq ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5568 ),
    .I5(\s1/i8088/tcore/wr_ss ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5569 )
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state35  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_5570 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state36  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state34_5570 ),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state35_5571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8A8AAA8 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state37  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/div_exc ),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5569 ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state35_5571 ),
    .I4(\s1/i8088/tcore/cx_zero ),
    .I5(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5567 ),
    .O(\s1/i8088/tcore/fetch/next_state [2])
  );
  LUT6 #(
    .INIT ( 64'h00100010AABA0010 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state13  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5573 ),
    .I3(\s1/i8088/tcore/fetch/prefix ),
    .I4(\s1/i8088/tcore/need_imm ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5574 )
  );
  LUT5 #(
    .INIT ( 32'hDDDC5510 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state14  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_667 ),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5574 ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \s1/i8088/tcore/fetch/prefix1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/fetch/prefix1_5575 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/fetch/prefix2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/fetch/prefix2_5576 )
  );
  LUT6 #(
    .INIT ( 64'hCCCDCCCC44454444 ))
  \s1/i8088/tcore/fetch/prefix3  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/fetch/prefix1_5575 ),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/fetch/prefix2_5576 ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/fetch/prefix )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEEEAEAA ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1  (
    .I0(\s1/i8088/tcore/modrm [7]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5D5C4C0 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_5578 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDC ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_5579 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFC ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o4  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o1_5578 ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o2_5579 ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_5580 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o5  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_21_o3_5580 ),
    .O(\s1/i8088/tcore/imm_f [1])
  );
  LUT6 #(
    .INIT ( 64'h5555555555551110 ))
  \s1/i8088/tcore/decode/n0099<1>4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/n0099<1>3_5583 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>1_5581 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>2_5582 ),
    .O(\s1/i8088/tcore/decode/n0099<1>4_5584 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/decode/n0099<1>5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/_n06304 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_150_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>5_5585 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFECA0CC00 ))
  \s1/i8088/tcore/decode/n0099<1>8  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/decode/n0099<1>7_5587 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I5(\s1/i8088/tcore/decode/n0099<1>6_5586 ),
    .O(\s1/i8088/tcore/decode/n0099<1>8_5588 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/decode/n0099<3>1  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/decode/ext_int_730 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00997 )
  );
  LUT6 #(
    .INIT ( 64'hF1FF0D0FD1DF313F ))
  \s1/i8088/tcore/decode/n0099<3>7  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<3>7_5593 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFA ))
  \s1/i8088/tcore/decode/n0099<3>8  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/decode/n0099<3>7_5593 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_174_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ),
    .O(\s1/i8088/tcore/decode/n0099<3>8_5594 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFCC80 ))
  \s1/i8088/tcore/decode/n0099<3>9  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o ),
    .I4(\s1/i8088/tcore/decode/n0099<3>6_5592 ),
    .I5(\s1/i8088/tcore/decode/n0099<3>8_5594 ),
    .O(\s1/i8088/tcore/decode/n0099<3>9_5595 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/decode/n0099<4>1  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(\s1/i8088/tcore/decode/n0099<4>1_5596 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD5FFFFFFC0 ))
  \s1/i8088/tcore/decode/n0099<0>8  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/n0099<0>7_5606 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>8_5607 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC8CCCCCCC0 ))
  \s1/i8088/tcore/decode/n0099<0>11  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>11_5609 )
  );
  LUT6 #(
    .INIT ( 64'h46024602FFFF6622 ))
  \s1/i8088/tcore/decode/n0099<2>1  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT43 ),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<2>1_5611 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFF0 ))
  \s1/i8088/tcore/decode/n0099<2>3  (
    .I0(\s1/i8088/tcore/decode/n0099<2>2_5612 ),
    .I1(\s1/i8088/tcore/decode/n0099<2>1_5611 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_215_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>3_5613 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \s1/i8088/tcore/decode/n0099<2>4  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>2 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .O(\s1/i8088/tcore/decode/n0099<2>4_5614 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F020F0F0F000 ))
  \s1/i8088/tcore/decode/n0099<2>6  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>6_5616 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5554 ))
  \s1/i8088/tcore/decode/n0099<2>8  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/decode/n0099<2>7_5617 ),
    .I2(\s1/i8088/tcore/decode/n0099<2>5_5615 ),
    .I3(\s1/i8088/tcore/decode/n0099<2>6_5616 ),
    .I4(\s1/i8088/tcore/decode/n0099<2>3_5613 ),
    .I5(\s1/i8088/tcore/decode/n0099<2>4_5614 ),
    .O(\s1/i8088/tcore/decode/n0099<2>8_5618 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFC ))
  \s1/i8088/tcore/decode/Mmux_n009962  (
    .I0(\s1/i8088/tcore/decode/Mmux_n00996 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_152_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009961_5624 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/decode/Mmux_n009966  (
    .I0(\s1/i8088/tcore/decode/Mmux_n009964_5627 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009963_5626 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009962_5625 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ),
    .I5(\s1/i8088/tcore/decode/Mmux_n009961_5624 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009965_5628 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF5F5F4F0 ))
  \s1/i8088/tcore/decode/Mmux_n009979  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009978 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/Mmux_n009981  (
    .I0(\s1/i8088/tcore/decode/tfle_910 ),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00998 )
  );
  LUT6 #(
    .INIT ( 64'h0000400800000000 ))
  \s1/i8088/tcore/decode/Mmux_n009992  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009991_5638 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF4FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>86  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5645 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5644 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5647 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF000200020002 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm1_5651 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm3_932 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm4_930 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm1_5651 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5652 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5653 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm6  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5653 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5652 ),
    .O(\s1/i8088/tcore/need_imm )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I3(N38),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 )
  );
  LUT6 #(
    .INIT ( 64'hFF40FF0041400000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5656 )
  );
  LUT6 #(
    .INIT ( 64'h3F3F3F330E0C0E00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .O(N40)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55550004 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(N42),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I3(N44),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AA20 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>2  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0838_979 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [0])
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>3  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>2_943 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>3_5663 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA820 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>3_5663 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src [0]),
    .O(\s1/i8088/tcore/src [0])
  );
  LUT6 #(
    .INIT ( 64'hFAAAF222F888F000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>1  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2_943 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA2AA80 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>2  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0838_979 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src [2]),
    .O(\s1/i8088/tcore/src [2])
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [4])
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_5666 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>5  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I2(HDR1_10_OBUF_50),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dst<4>2_5667 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst [4]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_5666 ),
    .O(\s1/i8088/tcore/dst [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8FFFFA2A0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>2  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<2>1_5669 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA2AA80 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>3  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<2>1_5669 ),
    .O(\s1/i8088/tcore/dst [2])
  );
  LUT5 #(
    .INIT ( 32'hFF7FFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N53)
  );
  LUT5 #(
    .INIT ( 32'hFBFBDADB ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW2  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'hFFFB7773FDF97571 ))
  \s1/i8088/tcore/decode/opcode_deco/out  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(N52),
    .I4(N54),
    .I5(N53),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0215 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [3])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>3  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_5674 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF88A8 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>4  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_5674 ),
    .O(\s1/i8088/tcore/dst [1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_off1_5676 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off2_5677 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_off2_5677 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off3_5678 )
  );
  LUT6 #(
    .INIT ( 64'hFEAAFEFEFEFEFEAA ))
  \s1/i8088/tcore/decode/opcode_deco/need_off5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_off ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_off3_5678 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_31_o ),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/need_off )
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>2_943 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0838_979 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<1>1_5680 )
  );
  LUT6 #(
    .INIT ( 64'hFFAEFFAAFFACFF00 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>3  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_970 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src<1>1_5680 ),
    .O(\s1/i8088/tcore/src [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .I5(N56),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0838_979 )
  );
  LUT6 #(
    .INIT ( 64'h22222228222A2225 ))
  \s1/i8088/tcore/exec/wr_reg1  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/ir[9] ),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/wr_reg1_5682 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b19  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b12 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b110  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/bus_b [0])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [10])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b3  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [11])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b4  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [12])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b5  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [13])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b6  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [14])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b7  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [15])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b83  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b81_5688 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b82 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b84  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/bus_b [1])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b92  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b91 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b101 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b112  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b122  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b132  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b131 )
  );
  LUT6 #(
    .INIT ( 64'h7373734040734040 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/ir[33] ),
    .I2(N58),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [7])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b15  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [8])
  );
  LUT6 #(
    .INIT ( 64'h4540EFEA45404540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b16  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(N58),
    .O(\s1/i8088/tcore/exec/bus_b [9])
  );
  LUT5 #(
    .INIT ( 32'h80000001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags31  (
    .I0(\s1/i8088/tcore/exec/alu/add [3]),
    .I1(\s1/i8088/tcore/exec/alu/add [2]),
    .I2(\s1/i8088/tcore/exec/alu/add [1]),
    .I3(\s1/i8088/tcore/exec/alu/add [0]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags3 )
  );
  LUT6 #(
    .INIT ( 64'hEC646464A8202020 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags35  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags33_5702 ),
    .I3(\s1/i8088/tcore/exec/alu/oth [4]),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags32 ),
    .O(\s1/i8088/tcore/exec/oflags [2])
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDFD88888808 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags51  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/addr_exec [15]),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags5 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags52  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I1(\s1/i8088/tcore/exec/alu/flags_unchanged_1219 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags5 ),
    .I4(\s1/i8088/tcore/exec/alu/oth [7]),
    .O(\s1/i8088/tcore/exec/oflags [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags41  (
    .I0(\s1/i8088/tcore/exec/alu/flags_unchanged_1219 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags4 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags42  (
    .I0(\s1/i8088/tcore/addr_exec [3]),
    .I1(\s1/i8088/tcore/exec/alu/flags_unchanged_1219 ),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags41_5705 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags43  (
    .I0(\s1/i8088/tcore/exec/alu/Mmux_oflags41_5705 ),
    .I1(\s1/i8088/tcore/addr_exec [4]),
    .I2(\s1/i8088/tcore/addr_exec [0]),
    .I3(\s1/i8088/tcore/addr_exec [5]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags42_5706 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags45  (
    .I0(\s1/i8088/tcore/addr_exec [13]),
    .I1(\s1/i8088/tcore/addr_exec [12]),
    .I2(\s1/i8088/tcore/addr_exec [14]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags44_5708 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags46  (
    .I0(\s1/i8088/tcore/exec/alu/Mmux_oflags44_5708 ),
    .I1(\s1/i8088/tcore/addr_exec [15]),
    .I2(\s1/i8088/tcore/addr_exec [10]),
    .I3(\s1/i8088/tcore/addr_exec [8]),
    .I4(\s1/i8088/tcore/addr_exec [11]),
    .I5(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags45_5709 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEA55554440 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags47  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags42_5706 ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags43_5707 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags45_5709 ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags4 ),
    .I5(\s1/i8088/tcore/exec/alu/oth [6]),
    .O(\s1/i8088/tcore/exec/oflags [3])
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags91  (
    .I0(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags9 )
  );
  LUT6 #(
    .INIT ( 64'h0202220200002000 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags93  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags9 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags91_5711 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags92_5712 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags97  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags96 )
  );
  LUT6 #(
    .INIT ( 64'h5555400440044004 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags911  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags96 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ),
    .I3(\s1/i8088/tcore/exec/alu/cf_rot ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags99 ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags910_5715 )
  );
  LUT5 #(
    .INIT ( 32'hBFFEFEFE ))
  \s1/i8088/tcore/exec/alu/div_exc1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1302 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .O(\s1/i8088/tcore/exec/alu/div_exc )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/div_exc3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20FFFFFF2008 ))
  \s1/i8088/tcore/exec/alu/div_exc6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/exc21 ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/cpu_dat_o [15]),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc ),
    .I5(\s1/i8088/tcore/exec/alu/div_exc4 ),
    .O(\s1/i8088/tcore/exec/alu/div_exc5_5719 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc7  (
    .I0(\s1/i8088/tcore/exec/bus_b [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .I4(\s1/i8088/tcore/exec/bus_b [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc6_5720 )
  );
  LUT4 #(
    .INIT ( 16'h5575 ))
  \s1/i8088/tcore/exec/alu/div_exc8  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/exec/alu/div_exc6_5720 ),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/div_exc7_5721 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc9  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/div_exc8_5722 )
  );
  LUT6 #(
    .INIT ( 64'h00080008FFFF0008 ))
  \s1/i8088/tcore/exec/alu/div_exc10  (
    .I0(\s1/i8088/tcore/exec/alu/div_exc8_5722 ),
    .I1(\s1/i8088/tcore/exec/alu/div_exc7_5721 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/alu/div_exc5_5719 ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/div_exc9_5723 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/flags_unchanged_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'h0444044404444444 ))
  \s1/i8088/tcore/exec/alu/flags_unchanged  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(N76),
    .O(\s1/i8088/tcore/exec/alu/flags_unchanged_1219 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out82 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out84  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out82 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_5727 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out89  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_5729 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88A88888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out814  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out812 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_5732 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out816  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out815 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out817  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out816_5734 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out819  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out815 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out816_5734 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out817_5735 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out818_5736 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out820  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out819_5737 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out821  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out820_5738 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out72  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 ),
    .I5(\s1/i8088/tcore/exec/alu/add [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_5741 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out73  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_5742 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out75  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out74 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out78  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out75_5744 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out74 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out79  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_5746 )
  );
  LUT6 #(
    .INIT ( 64'hAF0FAA08AA08AA08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out711  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh691 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out710 )
  );
  LUT6 #(
    .INIT ( 64'h080808080808AA08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out712  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out710 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out711_5748 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out715  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out716  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_5750 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out718  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_5750 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_5751 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out717_5752 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out719  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out718_5753 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out720  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_5754 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out64  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_5758 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out65  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_5758 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_5759 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out69  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out66_5761 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out65_5760 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out610  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_5763 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out611  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_5763 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[15] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_5764 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out613  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_5765 ),
    .I5(\s1/i8088/tcore/exec/alu/add [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_5766 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out614  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out62 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_5759 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_5764 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_5766 ),
    .O(\s1/i8088/tcore/addr_exec [15])
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out51  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [14]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [14]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out52  (
    .I0(\s1/i8088/tcore/exec/bus_b [14]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_5768 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out53  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_5768 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_5769 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out54  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_5770 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out55  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_5770 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_5771 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out59  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out56_5773 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out55_5772 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out510  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_5775 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out511  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_5775 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[14] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_5776 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out513  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [14]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_5777 ),
    .I5(\s1/i8088/tcore/exec/alu/add [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_5778 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out514  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_5769 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_5771 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_5776 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_5778 ),
    .O(\s1/i8088/tcore/addr_exec [14])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out42  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [13]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 ),
    .I5(\s1/i8088/tcore/exec/alu/add [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_5780 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out43  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [13]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [13]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_5781 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out44  (
    .I0(\s1/i8088/tcore/exec/bus_b [13]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_5782 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out45  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_5782 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_5781 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out44_5783 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out46  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out45_5784 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out47  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out45_5784 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_5785 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out48  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_5786 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out411  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out48_5787 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out47_5786 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out410 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out412  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_5789 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8080AA80 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out418  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out417_5792 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out421 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out424  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_5796 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out425  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_5797 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out429  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out44_5783 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_5785 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_5799 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_5780 ),
    .O(\s1/i8088/tcore/addr_exec [13])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out32  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [12]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 ),
    .I5(\s1/i8088/tcore/exec/alu/add [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_5801 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out33  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [12]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [12]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_5802 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out34  (
    .I0(\s1/i8088/tcore/exec/bus_b [12]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_5803 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out35  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_5803 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_5802 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out34_5804 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out36  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out35_5805 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out37  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out35_5805 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_5806 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out38  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_5807 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out311  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out38_5808 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out37_5807 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out310 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out312  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out311_5810 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out314  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh8 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out313 )
  );
  LUT5 #(
    .INIT ( 32'h54101010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out315  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out313 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out314_5812 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8088 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out316  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43831 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out314_5812 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_5813 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out318  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out317 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out322  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_5817 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out323  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_5818 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out327  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out34_5804 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_5806 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_5820 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_5801 ),
    .O(\s1/i8088/tcore/addr_exec [12])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out22  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [11]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 ),
    .I5(\s1/i8088/tcore/exec/alu/add [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_5822 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_5823 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out25  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out24 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out28  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out25_5825 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out24 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out29  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_5827 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out215  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out216  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_5831 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out218  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_5831 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_5832 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out217_5833 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out219  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out218_5834 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out220  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_5835 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [10]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 ),
    .I5(\s1/i8088/tcore/exec/alu/add [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_5839 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_5840 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out15  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out15_5841 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out18  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out16_5842 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out15_5841 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_5843 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_5844 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2220 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out113  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_5846 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_5845 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_5847 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out115_5848 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_5849 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out115_5848 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_5849 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out117_5850 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out118_5851 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_5852 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_5853 )
  );
  LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/cfoadd ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags1 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDDDF8F8A888 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags14  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags15  (
    .I0(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags13 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags14_5859 )
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out17  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out18  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [16]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_5861 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_5861 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [16])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out22  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [17]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_5863 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_5863 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [17])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out32  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [18]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_5865 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out33  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_5865 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [18])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out42  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [19]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_5867 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out43  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_5867 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [19])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N78),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [20])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N80),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [21])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N82),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [22])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .O(N84)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N84),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [23])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .O(N86)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N86),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [24])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .O(N88)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N88),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [25])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .O(N90)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N90),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [26])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .O(N92)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N92),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [27])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N94),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [28])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .O(N96)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N96),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [29])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .O(N98)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N98),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [30])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .O(N100)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N100),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [31])
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags21  (
    .I0(\s1/i8088/tcore/addr_exec [4]),
    .I1(\s1/i8088/tcore/addr_exec [1]),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/addr_exec [3]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags22  (
    .I0(\s1/i8088/tcore/addr_exec [7]),
    .I1(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags21_5881 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB8BB888888BB8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags23  (
    .I0(\s1/i8088/tcore/exec/alu/oth [2]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags2 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags21_5881 ),
    .I4(\s1/i8088/tcore/exec/alu/flags_unchanged_1219 ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [1]),
    .O(\s1/i8088/tcore/exec/oflags [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc211  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc211_5882 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc212  (
    .I0(\s1/i8088/cpu_dat_o [1]),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/cpu_dat_o [2]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [4]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc212_5883 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc213  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/cpu_dat_o [7]),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/cpu_dat_o [9]),
    .I4(\s1/i8088/cpu_dat_o [10]),
    .I5(\s1/i8088/cpu_dat_o [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc213_5884 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc215  (
    .I0(\s1/i8088/cpu_dat_o [6]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/exc212_5883 ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/exc214_5885 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/exc213_5884 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc215_5886 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc216  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc216_5887 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc217  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/exc216_5887 ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/exc215_5886 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/exc211_5882 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc21 )
  );
  LUT6 #(
    .INIT ( 64'h7FFF7F74FFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F72 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo1_5889 )
  );
  LUT4 #(
    .INIT ( 16'hFF20 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo1_5889 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo2_5890 )
  );
  LUT6 #(
    .INIT ( 64'hA8772077A8752075 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo4  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo2_5890 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo3_5891 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo4_5892 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo5_5893 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo4_5892 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo5_5893 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo6_5894 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo8  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo7_5895 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo9  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo7_5895 ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo8_5896 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo10  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo6_5894 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo8_5896 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo9_5897 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo11  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo10_5898 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo12  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo11_5899 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo13  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo12_5900 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo14  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo12_5900 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo11_5899 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo13_5901 )
  );
  LUT5 #(
    .INIT ( 32'hFBFF5155 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo15  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo10_5898 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo13_5901 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo14_5902 )
  );
  LUT6 #(
    .INIT ( 64'h4444444404000404 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo16  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/ofo9_5897 ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo14_5902 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo3_5891 ),
    .O(\s1/i8088/tcore/exec/alu/cf_mul )
  );
  LUT6 #(
    .INIT ( 64'hF7F7F7D5F7F7A280 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(N102),
    .I3(\s1/i8088/tcore/exec/alu/othop/deff2 [1]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .O(\s1/i8088/tcore/exec/alu/oth [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11]),
    .I3(\s1/i8088/tcore/exec/bus_b [11]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out22  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 ),
    .O(\s1/i8088/tcore/exec/alu/oth [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out131  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13 ),
    .O(\s1/i8088/tcore/exec/alu/oth [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out121  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12 ),
    .O(\s1/i8088/tcore/exec/alu/oth [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out101  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out102  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 ),
    .O(\s1/i8088/tcore/exec/alu/oth [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF010FFFFF000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_5909 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [2]),
    .O(\s1/i8088/tcore/exec/alu/oth [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8]),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 )
  );
  LUT6 #(
    .INIT ( 64'hFD757575A8202020 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out142  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 ),
    .O(\s1/i8088/tcore/exec/alu/oth [8])
  );
  LUT6 #(
    .INIT ( 64'hB313B010A303A000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(N104),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [3]),
    .O(\s1/i8088/tcore/exec/alu/oth [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_5913 )
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out112  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_5913 ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [5]),
    .O(\s1/i8088/tcore/exec/alu/oth [5])
  );
  LUT6 #(
    .INIT ( 64'h0040014001400100 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_5915 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out113  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_5916 )
  );
  LUT6 #(
    .INIT ( 64'hFF80FF80AA808080 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_5915 ),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_5916 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 )
  );
  LUT6 #(
    .INIT ( 64'h0077720000227200 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<1> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 )
  );
  LUT5 #(
    .INIT ( 32'hCEEE022A ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [1])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa7_SW0  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'h6EEEAAAA2AAAAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa7  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(N106),
    .I4(\s1/i8088/tcore/exec/a [5]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .O(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6])
  );
  LUT6 #(
    .INIT ( 64'h2662626204404040 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_lut<6> ),
    .I3(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_5924 )
  );
  LUT5 #(
    .INIT ( 32'hFF020202 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out133  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_5924 ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/cnv [6])
  );
  LUT6 #(
    .INIT ( 64'h0022280000882800 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_18_o_sub_13_OUT_cy<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 )
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [5])
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh692_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(N113)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(N115),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh851_4360 )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(N117)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I2(N117),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh311_4369 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55551101 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I1(N121),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh119 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hEFBAEFBACD10C510 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot822  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [1])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4312  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4312_5935 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4313  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4313_5936 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8F888888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4313_5936 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4312_5935 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o431 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314_5937 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8888888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4314_5937 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_4353 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_5938 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_5939 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_5940 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318_5940 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_5941 ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4317_5939 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_5942 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_5943 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_5944 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_5945 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43113_5945 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_5946 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43112_5944 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111_5943 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_5947 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_5948 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43116_5948 ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_5949 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_5950 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43119  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43118_5950 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43115_5947 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43110_5942 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4316_5938 ),
    .O(\s1/i8088/tcore/exec/alu/rot[5] )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_5952 )
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4283  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281_5952 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_5953 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_5955 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_5956 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4286_5956 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_5957 ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_5955 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_5958 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_5959 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_5960 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_5961 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42811_5961 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_5962 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42810_5960 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4289_5959 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_5963 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_5964 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42817  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42814_5964 ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_5965 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_5966 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42818  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816_5966 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813_5963 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288_5958 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4284 ),
    .O(\s1/i8088/tcore/exec/alu/rot[4] )
  );
  LUT6 #(
    .INIT ( 64'hD5C4C4C4D5808080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCCCCFFFF8000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_4353 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_5968 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_5969 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_5970 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_5971 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_5972 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4254_5970 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4255_5971 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_5973 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_5974 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_5975 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_5976 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_5977 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42510_5976 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4259_5975 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4258_5974 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_5978 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_5979 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42516  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_5980 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42513_5979 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_5981 )
  );
  LUT6 #(
    .INIT ( 64'hF3F2F3F2F3F2F3F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42517  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_5969 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257_5973 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515_5981 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512_5978 ),
    .O(\s1/i8088/tcore/exec/alu/rot[3] )
  );
  LUT6 #(
    .INIT ( 64'hD5C4C4C4D5C0C0C0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_5984 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_5985 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2A02200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_5983 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223_5985 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_4353 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_5986 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_5987 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4229  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_5989 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_5988 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4225_5987 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_5990 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o434 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4342  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341_5996 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_5998 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_5999 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4346_5999 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_6000 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_5998 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_6001 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_6002 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_6003 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_6004 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43411_6004 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_6005 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43410_6003 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4349_6002 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_6006 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_6007 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43417  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43414_6007 ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_6008 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_6009 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43418  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416_6009 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413_6006 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348_6001 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344 ),
    .O(\s1/i8088/tcore/exec/alu/rot[6] )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_6011 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_6011 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_6012 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4193_6012 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41932 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_6013 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_6014 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_6015 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_6016 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4196_6015 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4197_6016 ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4195_6014 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_6017 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_6018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_6019 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0EEAACC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_6020 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_6021 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4199_6018 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41911_6020 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41910_6019 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_6022 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_6023 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_6024 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41917  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41914_6023 ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41915_6024 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_6025 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4540 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6027 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6028 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6030 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh155 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6031 )
  );
  LUT5 #(
    .INIT ( 32'h00088088 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6034 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6035 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6036 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_1993_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6038 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6039 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_1986_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6040 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_1968_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_1971_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_1966_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_6042 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_1975_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_6043 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo133  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_6044 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo136  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_6046 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55551110 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo137  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_6046 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6034 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6033 ),
    .O(\s1/i8088/tcore/exec/alu/cf_rot )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_6051 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4146 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4147_6051 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_6052 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149_6053 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_6054 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41412  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_6055 )
  );
  LUT6 #(
    .INIT ( 64'h0010001010100010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_6057 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8FFA8A8A8AAA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_29_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_6057 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh93 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_6058 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888AAAA2000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4363_6058 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_6059 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_6060 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_6061 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_6062 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4367_6062 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_6063 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4366_6061 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4365_6060 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_6064 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_6065 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43613  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43610_6065 ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_6066 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_6067 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55514440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43614  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612_6067 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369_6064 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_6059 ),
    .O(\s1/i8088/tcore/exec/alu/rot[7] )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<4>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh155 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_6069 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_6070 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_6071 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4165  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163_6071 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4161_6069 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o416 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_6072 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4166  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_6072 ),
    .O(\s1/i8088/tcore/exec/alu/rot[15] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o444  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442 ),
    .O(\s1/i8088/tcore/exec/alu/rot[0] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6076 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6077 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6076 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6077 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6079 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6079 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6080 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6082 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6083 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2044_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_4_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2032_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6086 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_15_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6087 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2057_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6086 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2021_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6087 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6088 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2071_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6089 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>6  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_3_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_8_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>7  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6090 ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6088 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6089 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr16 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6092 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>4  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6092 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6093 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr8 [7])
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N131),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_4880 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N133),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_4881 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N135),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_4882 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N137),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_4884 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N139),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_4883 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N141),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_4885 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N143),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_4886 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N145),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_4887 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N147),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_4864 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N149),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_4865 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N151),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_4866 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N153),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_4868 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N155),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_4867 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N157),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_4869 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N159),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_4870 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N161),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_4871 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N163),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_4848 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N165),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_4849 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N167),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_4850 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N169),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_4852 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N171),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_4851 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N173),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_4853 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N175),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_4854 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N177),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_4855 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c21  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4545 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ),
    .O(\s1/i8088/cpu_dat_o [6])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c2  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4599 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ),
    .O(\s1/i8088/cpu_dat_o [0])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c19  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4539 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ),
    .O(\s1/i8088/cpu_dat_o [5])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c17  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4533 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ),
    .O(\s1/i8088/cpu_dat_o [4])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c15  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4527 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ),
    .O(\s1/i8088/cpu_dat_o [3])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c13  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4521 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ),
    .O(\s1/i8088/cpu_dat_o [2])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c11  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4605 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ),
    .O(\s1/i8088/cpu_dat_o [1])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a21  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .O(\s1/i8088/tcore/exec/a [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1_6709 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/a [0])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a19  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .O(\s1/i8088/tcore/exec/a [5])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a17  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .O(\s1/i8088/tcore/exec/a [4])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a15  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .O(\s1/i8088/tcore/exec/a [3])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a13  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/a [2])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a11  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/a [1])
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3034_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N207),
    .I4(\s1/i8088/tcore/exec/aluout [31]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3034_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3035_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N209),
    .I4(\s1/i8088/tcore/exec/aluout [30]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3035_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3036_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N211),
    .I4(\s1/i8088/tcore/exec/aluout [29]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3036_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3037_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N213),
    .I4(\s1/i8088/tcore/exec/aluout [28]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3037_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3038_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N215),
    .I4(\s1/i8088/tcore/exec/aluout [27]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3038_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3039_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N217),
    .I4(\s1/i8088/tcore/exec/aluout [26]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3039_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3040_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N219),
    .I4(\s1/i8088/tcore/exec/aluout [25]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3040_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N221),
    .I4(\s1/i8088/tcore/exec/aluout [24]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3041_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/addr_c<2>  (
    .I0(\s1/i8088/tcore/ir[12] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6128 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6128 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6129 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero15  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I1(\s1/i8088/tcore/exec/aluout [20]),
    .I2(\s1/i8088/tcore/exec/aluout [21]),
    .I3(\s1/i8088/tcore/exec/aluout [22]),
    .I4(\s1/i8088/tcore/exec/aluout [23]),
    .I5(\s1/i8088/tcore/exec/aluout [24]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6131 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero16  (
    .I0(\s1/i8088/tcore/exec/aluout [26]),
    .I1(\s1/i8088/tcore/exec/aluout [25]),
    .I2(\s1/i8088/tcore/exec/aluout [27]),
    .I3(\s1/i8088/tcore/exec/aluout [28]),
    .I4(\s1/i8088/tcore/exec/aluout [29]),
    .I5(\s1/i8088/tcore/exec/aluout [30]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6132 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero112  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 ),
    .I1(\s1/i8088/tcore/exec/omemalu[10] ),
    .I2(\s1/i8088/tcore/exec/omemalu[11] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6135 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 ),
    .I5(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6130 ),
    .O(\s1/i8088/tcore/cx_zero )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out1  (
    .I0(\s1/i8088/cpu_dat_o [2]),
    .I1(\s1/i8088/cpu_dat_o [1]),
    .I2(\s1/i8088/cpu_dat_o [4]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [6]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out2  (
    .I0(\s1/i8088/cpu_dat_o [15]),
    .I1(\s1/i8088/cpu_dat_o [14]),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/cpu_dat_o [10]),
    .I5(\s1/i8088/cpu_dat_o [9]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out1_6137 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out3  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/out ),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/cpu_dat_o [11]),
    .I3(\s1/i8088/cpu_dat_o [13]),
    .I4(\s1/i8088/cpu_dat_o [12]),
    .I5(\s1/i8088/tcore/exec/jmp_cond/out1_6137 ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst_SW0  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(N229)
  );
  LUT6 #(
    .INIT ( 64'h27A722A227A727A7 ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/n0044 [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I3(N229),
    .I4(\s1/i8088/n0045 [0]),
    .I5(\s1/i8088/start ),
    .O(s1_n)
  );
  LUT6 #(
    .INIT ( 64'hF4F4FEF454545E54 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd2-In  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/start ),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I3(\s1/i8088/n0045 [0]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(N229),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5461 )
  );
  OBUF   PIEZO_SPEAKER_OBUF (
    .I(HDR1_10_OBUF_50),
    .O(PIEZO_SPEAKER)
  );
  OBUF   HDR1_2_OBUF (
    .I(HDR1_10_OBUF_50),
    .O(HDR1_2)
  );
  OBUF   HDR1_4_OBUF (
    .I(\s0/vgamod/vga_red_o [1]),
    .O(HDR1_4)
  );
  OBUF   HDR1_6_OBUF (
    .I(\s0/vgamod/vga_green_o [0]),
    .O(HDR1_6)
  );
  OBUF   HDR1_8_OBUF (
    .I(\s0/vgamod/vga_green_o [1]),
    .O(HDR1_8)
  );
  OBUF   HDR1_10_OBUF (
    .I(HDR1_10_OBUF_50),
    .O(HDR1_10)
  );
  OBUF   HDR1_12_OBUF (
    .I(\s0/vgamod/vga_blue_o [1]),
    .O(HDR1_12)
  );
  OBUF   HDR1_14_OBUF (
    .I(HDR1_16_OBUF_52),
    .O(HDR1_14)
  );
  OBUF   HDR1_16_OBUF (
    .I(HDR1_16_OBUF_52),
    .O(HDR1_16)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<8>_rt  (
    .I0(\s0/vgamod/v_count [8]),
    .O(\s0/vgamod/Mcount_v_count_cy<8>_rt_6149 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<7>_rt  (
    .I0(\s0/vgamod/v_count [7]),
    .O(\s0/vgamod/Mcount_v_count_cy<7>_rt_6150 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<6>_rt  (
    .I0(\s0/vgamod/v_count [6]),
    .O(\s0/vgamod/Mcount_v_count_cy<6>_rt_6151 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<5>_rt  (
    .I0(\s0/vgamod/v_count [5]),
    .O(\s0/vgamod/Mcount_v_count_cy<5>_rt_6152 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<4>_rt  (
    .I0(\s0/vgamod/v_count [4]),
    .O(\s0/vgamod/Mcount_v_count_cy<4>_rt_6153 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<3>_rt  (
    .I0(\s0/vgamod/v_count [3]),
    .O(\s0/vgamod/Mcount_v_count_cy<3>_rt_6154 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<2>_rt  (
    .I0(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/Mcount_v_count_cy<2>_rt_6155 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<1>_rt  (
    .I0(\s0/vgamod/v_count [1]),
    .O(\s0/vgamod/Mcount_v_count_cy<1>_rt_6156 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<21>_rt  (
    .I0(\s0/vgamod/blink_count [21]),
    .O(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6157 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<20>_rt  (
    .I0(\s0/vgamod/blink_count [20]),
    .O(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6158 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<19>_rt  (
    .I0(\s0/vgamod/blink_count [19]),
    .O(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6159 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<18>_rt  (
    .I0(\s0/vgamod/blink_count [18]),
    .O(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6160 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<17>_rt  (
    .I0(\s0/vgamod/blink_count [17]),
    .O(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6161 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<16>_rt  (
    .I0(\s0/vgamod/blink_count [16]),
    .O(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6162 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<15>_rt  (
    .I0(\s0/vgamod/blink_count [15]),
    .O(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6163 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<14>_rt  (
    .I0(\s0/vgamod/blink_count [14]),
    .O(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6164 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<13>_rt  (
    .I0(\s0/vgamod/blink_count [13]),
    .O(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6165 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<12>_rt  (
    .I0(\s0/vgamod/blink_count [12]),
    .O(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6166 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<11>_rt  (
    .I0(\s0/vgamod/blink_count [11]),
    .O(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6167 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<10>_rt  (
    .I0(\s0/vgamod/blink_count [10]),
    .O(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6168 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<9>_rt  (
    .I0(\s0/vgamod/blink_count [9]),
    .O(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6169 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<8>_rt  (
    .I0(\s0/vgamod/blink_count [8]),
    .O(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6170 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<7>_rt  (
    .I0(\s0/vgamod/blink_count [7]),
    .O(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6171 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<6>_rt  (
    .I0(\s0/vgamod/blink_count [6]),
    .O(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6172 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<5>_rt  (
    .I0(\s0/vgamod/blink_count [5]),
    .O(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6173 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<4>_rt  (
    .I0(\s0/vgamod/blink_count [4]),
    .O(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6174 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<3>_rt  (
    .I0(\s0/vgamod/blink_count [3]),
    .O(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6175 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<2>_rt  (
    .I0(\s0/vgamod/blink_count [2]),
    .O(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6176 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<1>_rt  (
    .I0(\s0/vgamod/blink_count [1]),
    .O(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6177 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6178 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6179 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6180 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6320 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6321 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6322 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6323 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6324 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6325 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6326 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6327 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6328 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6329 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6330 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6331 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6332 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>_rt_6333 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>_rt_6334 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>_rt_6335 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>_rt_6336 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>_rt_6337 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>_rt_6338 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>_rt_6339 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>_rt_6340 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>_rt_6341 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>_rt_6342 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>_rt_6343 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>_rt_6344 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>_rt_6345 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>_rt_6346 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>_rt_6347 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a711  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a71_6348 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a611  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a61_6349 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a511  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a51_6350 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a41_6351 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a31_6352 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a241_6353 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a151  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a15_6354 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a231_6357 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a131  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a13_6359 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a111  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a11_6360 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_xor<9>_rt  (
    .I0(\s0/vgamod/v_count [9]),
    .O(\s0/vgamod/Mcount_v_count_xor<9>_rt_6361 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_xor<22>_rt  (
    .I0(\s0/vgamod/blink_count [22]),
    .O(\s0/vgamod/Mcount_blink_count_xor<22>_rt_6362 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6363 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6367 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a911  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a91_6368 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6373 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6374 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6375 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6376 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6377 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6378 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6379 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6380 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6381 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_82  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6382 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6383 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_82  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6384 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6385 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_92  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6386 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6387 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_92  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6388 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6389 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_102  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6390 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6391 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_102  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6392 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6393 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_112  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6394 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6395 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_112  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6396 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6397 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_122  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6398 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6399 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_122  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6400 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6405 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6406 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6407 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6408 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6409 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6410 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6411 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6412 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6413 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6414 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6415 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6416 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6417 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6418 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6419 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6420 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6421 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6422 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6423 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6424 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6425 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6426 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6427 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6428 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6435 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6436 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6437 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6438 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6439 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6440 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6441 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6442 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6443 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6444 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6445 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6446 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6447 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6448 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6449 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6450 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6451 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6452 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6453 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6454 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6455 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6456 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6457 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6458 )
  );
  LUT5 #(
    .INIT ( 32'hF5B1E4A0 ))
  \s1/i8088/tcore/exec/regfile/addr_a<2>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/ir[5] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s6/mdpl11_SW0_SW0  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [0]),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb1/n0013 [0]),
    .O(N241)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/mdpl11  (
    .I0(\s6/rb3/n0013 [0]),
    .I1(\s6/rb3/enexp ),
    .I2(N241),
    .I3(\s6/rb0/n0013 [0]),
    .I4(\s6/rb0/enexp ),
    .O(\s6/mdpl11_614 )
  );
  LUT6 #(
    .INIT ( 64'h00000012FFFFFFED ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/out1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 )
  );
  LUT6 #(
    .INIT ( 64'h00000C00000A0000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_5989 )
  );
  LUT5 #(
    .INIT ( 32'h70000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_7_o )
  );
  LUT5 #(
    .INIT ( 32'h00000070 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_4_o )
  );
  LUT5 #(
    .INIT ( 32'h00070000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_2_o )
  );
  LUT5 #(
    .INIT ( 32'h07000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_3_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44111  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N129)
  );
  LUT5 #(
    .INIT ( 32'h00002000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot16221  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/rom_ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N127)
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<0>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_a2_6715 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<1>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/decode/Mmux_n009967_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .O(N249)
  );
  LUT6 #(
    .INIT ( 64'h5A5A5A5A5A5A5A6A ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<5>  (
    .I0(\s1/i8088/tcore/decode/seq [5]),
    .I1(\s1/i8088/tcore/decode/ext_int_730 ),
    .I2(N249),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009965_5628 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF4F0 ))
  \s1/i8088/tcore/decode/n0099<0>10_SW0  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ),
    .O(N253)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \s1/i8088/tcore/decode/n0099<0>12  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 ),
    .I4(\s1/i8088/tcore/decode/n0099<0>11_5609 ),
    .I5(N253),
    .O(\s1/i8088/tcore/decode/n0099<0>12_5610 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF01FFFFFF00 ))
  \s1/i8088/tcore/decode/n0099<1>1  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>1_5581 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF01FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I5(N40),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_960 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF5F551B00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ),
    .I5(N260),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_961 )
  );
  LUT6 #(
    .INIT ( 64'hFF04000000000000 ))
  \s1/i8088/tcore/decode/n0099<0>5  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT43 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(\s1/i8088/tcore/decode/n0099<0>5_5605 )
  );
  LUT6 #(
    .INIT ( 64'hFF53FFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<4>4_SW0  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h45000000FFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<4>4  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(N262),
    .O(\s1/i8088/tcore/decode/n0099<4>4_5597 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCC84000000 ))
  \s1/i8088/tcore/decode/Mmux_n009983  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009982_5636 )
  );
  LUT6 #(
    .INIT ( 64'hBA020202B8000000 ))
  \s1/i8088/tcore/decode/Mmux_n009991  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n00999 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o )
  );
  LUT6 #(
    .INIT ( 64'h0000005300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o )
  );
  LUT6 #(
    .INIT ( 64'hFFABFFAAABABAAAA ))
  \s1/i8088/tcore/decode/n0099<1>6  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>6_5586 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_187_o )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(N38)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o )
  );
  LUT6 #(
    .INIT ( 64'h50D000C050500000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5649 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5648 )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000020000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_152_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_152_o )
  );
  LUT5 #(
    .INIT ( 32'h00000020 ))
  \s1/i8088/tcore/decode/Mmux_n009973  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/Mmux_n009972 )
  );
  LUT5 #(
    .INIT ( 32'h00330505 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I3(\s1/i8088/lsb_i/q [3]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 )
  );
  LUT5 #(
    .INIT ( 32'h00CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7])
  );
  LUT5 #(
    .INIT ( 32'h00CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/sm1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/sm )
  );
  LUT5 #(
    .INIT ( 32'hFF353535 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h00CC0A0A ))
  \s1/i8088/tcore/decode/n0099<2>9  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I3(\s1/i8088/lsb_i/q [0]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>9_5619 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0F1E0 ))
  \s1/i8088/tcore/fetch/mux611  (
    .I0(\s1/i8088/tcore/fetch/state_2_2_6717 ),
    .I1(\s1/i8088/tcore/fetch/state_1_2_6718 ),
    .I2(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I3(\s1/i8088/lsb_i/q [6]),
    .I4(\s1/i8088/tcore/fetch/state_0_3_6720 ),
    .O(\s1/i8088/tcore/opcode [6])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux711  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/tcore/fetch/state_2_1_6710 ),
    .I2(\s1/i8088/tcore/fetch/state_1_1_6711 ),
    .I3(\s1/i8088/tcore/fetch/state_0_1_6712 ),
    .I4(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/opcode [7])
  );
  LUT5 #(
    .INIT ( 32'hF0F0F1E0 ))
  \s1/i8088/tcore/fetch/mux411  (
    .I0(\s1/i8088/tcore/fetch/state_2_3_6721 ),
    .I1(\s1/i8088/tcore/fetch/state_1_3_6722 ),
    .I2(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I3(\s1/i8088/lsb_i/q [4]),
    .I4(\s1/i8088/tcore/fetch/state_0_4_6724 ),
    .O(\s1/i8088/tcore/opcode [4])
  );
  LUT5 #(
    .INIT ( 32'hF0F0F1E0 ))
  \s1/i8088/tcore/fetch/mux511  (
    .I0(\s1/i8088/tcore/fetch/state_2_3_6721 ),
    .I1(\s1/i8088/tcore/fetch/state_1_3_6722 ),
    .I2(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I3(\s1/i8088/lsb_i/q [5]),
    .I4(\s1/i8088/tcore/fetch/state_0_4_6724 ),
    .O(\s1/i8088/tcore/opcode [5])
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT211  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT431  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT43 )
  );
  LUT5 #(
    .INIT ( 32'hFFF1FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/n01211  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0121 )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \s1/i8088/tcore/decode/n0099<0>2  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/n0099<0>2_5602 )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_10_o_wide_mux_118_OUT<8>1  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_10_o_wide_mux_118_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h550F33FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210_SW0  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'hFFFF03F305F5FFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42216_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFF0410 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43111  (
    .I0(N268),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 )
  );
  LUT3 #(
    .INIT ( 8'hE7 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy<2>1_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N272)
  );
  LUT3 #(
    .INIT ( 8'h9A ))
  \s1/i8088/tcore/decode/n0099<1>12_SW0  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/decode/dive_911 ),
    .O(N274)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/n0099<1>12_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .O(N275)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF4 ))
  \s1/i8088/tcore/decode/n0099<0>9  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I3(N50),
    .I4(N277),
    .I5(\s1/i8088/tcore/decode/n0099<0>8_5607 ),
    .O(\s1/i8088/tcore/decode/n0099<0>9_5608 )
  );
  LUT6 #(
    .INIT ( 64'h028A020200880000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(N284),
    .I3(N283),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5640 )
  );
  LUT6 #(
    .INIT ( 64'hF0F40024F0F00000 ))
  \s1/i8088/tcore/decode/n0099<0>4  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(N286),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/n0099<0>4_5604 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \s1/i8088/tcore/decode/n0099<1>3_SW0  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(N288)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  \s1/i8088/tcore/decode/n0099<1>3  (
    .I0(N288),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/n0099<1>3_5583 )
  );
  LUT6 #(
    .INIT ( 64'h2F2222220F000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(N290),
    .I3(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5645 )
  );
  LUT6 #(
    .INIT ( 64'h3337303000040000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>61  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(N294),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 )
  );
  LUT5 #(
    .INIT ( 32'h0FFF7777 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [3]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(N296)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(N296),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o )
  );
  LUT6 #(
    .INIT ( 64'hFC0C00000000FA0A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611_6727 ),
    .O(N300)
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N304)
  );
  LUT6 #(
    .INIT ( 64'h0000004000100050 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(N304),
    .I5(N303),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_5992 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1D1D00FFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_1967_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .O(N307)
  );
  LUT6 #(
    .INIT ( 64'h000008000000F800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(N301),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(N307),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210 )
  );
  LUT6 #(
    .INIT ( 64'h5041FAEB50415041 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot821  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .I4(N316),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 )
  );
  LUT6 #(
    .INIT ( 64'h0000A0C05030F0F0 ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1  (
    .I0(N28),
    .I1(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I2(\s1/i8088/tcore/rom_ir[34] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I4(N319),
    .I5(N318),
    .O(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o )
  );
  LUT5 #(
    .INIT ( 32'hD555C000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ),
    .O(N321)
  );
  LUT5 #(
    .INIT ( 32'hDD5DC808 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31_SW1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ),
    .O(N322)
  );
  LUT6 #(
    .INIT ( 64'h4E444444E4E44444 ))
  \s1/i8088/tcore/exec/Mmux_bus_b81  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b8 )
  );
  LUT6 #(
    .INIT ( 64'hBB111111B1111111 ))
  \s1/i8088/tcore/exec/Mmux_bus_b17  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b1 )
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o422 )
  );
  LUT6 #(
    .INIT ( 64'h00AA80AA00008000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b103  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(\s1/i8088/tcore/exec/bus_b [3])
  );
  LUT6 #(
    .INIT ( 64'h00AA80AA00008000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b113  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .O(\s1/i8088/tcore/exec/bus_b [4])
  );
  LUT6 #(
    .INIT ( 64'h00AA80AA00008000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b123  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .O(\s1/i8088/tcore/exec/bus_b [5])
  );
  LUT6 #(
    .INIT ( 64'h00AA80AA00008000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b133  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .O(\s1/i8088/tcore/exec/bus_b [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFA0CCCCCCCC ))
  \s1/i8088/tcore/Mmux_ir322  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/Mmux_ir32 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_162_o ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .O(\s1/i8088/tcore/Mmux_ir321_5562 )
  );
  LUT6 #(
    .INIT ( 64'hFF535353FF000000 ))
  \s1/i8088/tcore/decode/n0099<0>1  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .O(\s1/i8088/tcore/decode/n0099<0>1_5601 )
  );
  LUT6 #(
    .INIT ( 64'hFFF8FF00F8F80000 ))
  \s1/i8088/tcore/decode/n0099<1>10  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/n0099<1>9_5589 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>10_5590 )
  );
  LUT5 #(
    .INIT ( 32'h10080000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5642 )
  );
  LUT6 #(
    .INIT ( 64'hCA00000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o )
  );
  LUT6 #(
    .INIT ( 64'h000000CA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o )
  );
  LUT6 #(
    .INIT ( 64'h000000AC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>2  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o )
  );
  LUT6 #(
    .INIT ( 64'h00CA000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o )
  );
  LUT6 #(
    .INIT ( 64'h0000005300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o )
  );
  LUT5 #(
    .INIT ( 32'hDA000000 ))
  \s1/i8088/tcore/decode/Mmux_n009964  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009963_5626 )
  );
  LUT6 #(
    .INIT ( 64'h0000005300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000053 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o )
  );
  LUT6 #(
    .INIT ( 64'hFF01FF51EF01EF51 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(N129),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(N327),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<3>10_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_210_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_211_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_189_o ),
    .I4(\s1/i8088/tcore/decode/n0099<3>3_5591 ),
    .I5(N258),
    .O(N329)
  );
  LUT6 #(
    .INIT ( 64'h88FF88008FFF8F0F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42217_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I1(N301),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N300),
    .I5(N266),
    .O(N337)
  );
  LUT6 #(
    .INIT ( 64'h00CACACA35FFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_SW2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(N339)
  );
  LUT6 #(
    .INIT ( 64'h0053000000000000 ))
  \s1/i8088/tcore/decode/n0099<3>3  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/n0099<3>3_5591 )
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<1>1_6356 )
  );
  LUT6 #(
    .INIT ( 64'h5656565656665656 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<4>  (
    .I0(\s1/i8088/tcore/decode/seq [4]),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/decode/n0099<4>1_5596 ),
    .I3(N235),
    .I4(N341),
    .I5(\s1/i8088/tcore/decode/n0099<4>10_5600 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h99999999999A9999 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<0>  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>9_5608 ),
    .I4(N343),
    .I5(\s1/i8088/tcore/decode/n0099<0>12_5610 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFF00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>11_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_10_o_wide_mux_118_OUT<8> ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5648 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5649 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .O(N345)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>14  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ),
    .I5(N345),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \s1/i8088/tcore/decode/Mmux_n009972_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/Mmux_n009972 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .O(N347)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFC ))
  \s1/i8088/tcore/decode/n0099<4>7  (
    .I0(\s1/i8088/tcore/decode/n0099<4>6_5598 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I2(N351),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>7_5599 )
  );
  LUT5 #(
    .INIT ( 32'h07030500 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>111  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 )
  );
  LUT6 #(
    .INIT ( 64'h0040454500000000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o )
  );
  LUT6 #(
    .INIT ( 64'h000000C400000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>21  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000003500 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h000000000000CA00 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063011  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF33FF5F5F ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [7]),
    .O(N52)
  );
  LUT5 #(
    .INIT ( 32'h00CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/out1321  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/out131 )
  );
  LUT5 #(
    .INIT ( 32'h33FF5F5F ))
  \s1/i8088/tcore/decode/n0099<0>4_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(N286)
  );
  LUT4 #(
    .INIT ( 16'hFF08 ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT421  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_10_o_wide_mux_118_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'hAC000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o<7>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(N279)
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/decode/n0099<1>7_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .O(N353)
  );
  LUT6 #(
    .INIT ( 64'hFF93FF9FFF9FFF9F ))
  \s1/i8088/tcore/decode/n0099<1>7  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(N353),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/n0099<1>7_5587 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux1111  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/state_2_4_6725 ),
    .I2(\s1/i8088/tcore/fetch/state_1_4_6726 ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/opcode [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF1151FFFF ))
  \s1/i8088/tcore/decode/n0099<3>6_SW0  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [1]),
    .O(N281)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFCFCDC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o418211  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 ),
    .I5(N355),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh581  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh58 )
  );
  LUT6 #(
    .INIT ( 64'hE4E4E4E4E4E4E4F0 ))
  \s1/i8088/tcore/decode/n0099<1>11_SW0  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(N275),
    .I2(N274),
    .I3(\s1/i8088/tcore/decode/n0099<1>10_5590 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>8_5588 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>5_5585 ),
    .O(N361)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAABAAAAAAA8 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<1>  (
    .I0(N362),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>4_5584 ),
    .I5(N361),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFC ))
  \s1/i8088/tcore/decode/n0099<4>12_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5655 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_935 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5656 ),
    .I5(N369),
    .O(N235)
  );
  LUT5 #(
    .INIT ( 32'hCCFFAFAF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(N371)
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N371),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 )
  );
  LUT6 #(
    .INIT ( 64'hEEFEEFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>2_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(N377)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAE0C ))
  \s1/i8088/tcore/decode/n0099<2>10  (
    .I0(\s1/i8088/tcore/decode/n0099<2>9_5619 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I2(N377),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_176_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>10_5620 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o11_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'h808080A200000022 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>411  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(N381),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o111_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .O(N383)
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(N383),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s1/i8088/tcore/fetch/mux211_SW0  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000F44 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(N388),
    .I3(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o )
  );
  LUT5 #(
    .INIT ( 32'h55545557 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state_1_4_6726 ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(N390)
  );
  LUT6 #(
    .INIT ( 64'hFF353535CACACACA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(N390),
    .O(N283)
  );
  LUT6 #(
    .INIT ( 64'hFFFF20FFFFFF00FF ))
  \s1/i8088/tcore/exec/regfile/Mmux_a221_SW0  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[34] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(N392)
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a221  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [7])
  );
  LUT6 #(
    .INIT ( 64'hEFABCD8967234501 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42218_SW0  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/arl [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_5986 ),
    .I5(\s1/i8088/tcore/exec/alu/oth [2]),
    .O(N394)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFAF805070000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_32  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42216 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4228_5990 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213 ),
    .I4(N394),
    .I5(N395),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1120 )
  );
  LUT5 #(
    .INIT ( 32'hFFBFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .O(N402)
  );
  LUT6 #(
    .INIT ( 64'hFCF8FDF9F4F0F5F1 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_157_o ),
    .I3(N403),
    .I4(N402),
    .I5(N404),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5647 )
  );
  LUT6 #(
    .INIT ( 64'h58505D5508000D05 ))
  \s1/i8088/tcore/decode/n0099<1>2  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(N407),
    .I4(N406),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>2_5582 )
  );
  LUT5 #(
    .INIT ( 32'hFF53FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(N410)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1303FFFF5747 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(N409),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I5(N410),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>21_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .I5(\s1/i8088/tcore/fetch/opcode_l [3]),
    .O(N412)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>21_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .I5(\s1/i8088/lsb_i/q [3]),
    .O(N413)
  );
  LUT6 #(
    .INIT ( 64'h00000000008040C0 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>21  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(N413),
    .I4(N412),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 )
  );
  LUT6 #(
    .INIT ( 64'hAAABFFFFAAA8FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I5(\s1/i8088/lsb_i/q [5]),
    .O(N415)
  );
  LUT6 #(
    .INIT ( 64'hCCFFCCFFCCFFD8FF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>11_SW1  (
    .I0(\s1/i8088/tcore/fetch/state_0_3_6720 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/lsb_i/q [3]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(N416)
  );
  LUT6 #(
    .INIT ( 64'h00000000008040C0 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(N416),
    .I4(N415),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1  (
    .I0(N424),
    .I1(N423),
    .I2(N421),
    .I3(N422),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'h0000001200000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o )
  );
  LUT6 #(
    .INIT ( 64'h088800CC08880000 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[26] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'h8080008080800000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43151  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4315_4353 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o91  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [2]),
    .O(\s1/i8088/tcore/exec/alu/arl [2])
  );
  LUT5 #(
    .INIT ( 32'h1D1D00FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42212_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N303)
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_5909 )
  );
  LUT6 #(
    .INIT ( 64'h1100000010100000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4223  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222_5984 )
  );
  LUT6 #(
    .INIT ( 64'h0F0F0F0F0F0F0F1F ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o )
  );
  LUT6 #(
    .INIT ( 64'h10101010FF11EE00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1221  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh122 )
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<0>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<1>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<2>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h2A2222A208000080 ))
  \s1/i8088/tcore/exec/Mmux_bus_b93  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/bus_b [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000D500F7 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy<2>1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N272),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir171  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .O(\s1/i8088/tcore/ir[24] )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir181  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .O(\s1/i8088/tcore/ir[25] )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .O(N58)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir161  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[23] )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir281  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[34] ),
    .O(\s1/i8088/tcore/ir[34] )
  );
  LUT5 #(
    .INIT ( 32'hFFFBFBFB ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/src [3]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N318)
  );
  LUT5 #(
    .INIT ( 32'hFFFBFFFF ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o1_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [3]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N319)
  );
  LUT6 #(
    .INIT ( 64'h0000080F00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5655 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAAA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW1  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .O(N277)
  );
  LUT6 #(
    .INIT ( 64'h0505003300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/lsb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5643 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000CC0A0A ))
  \s1/i8088/tcore/decode/n0099<0>7  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/n0099<0>7_5606 )
  );
  LUT6 #(
    .INIT ( 64'h35CACA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>31  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 )
  );
  LUT6 #(
    .INIT ( 64'h5300000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_180_o )
  );
  LUT6 #(
    .INIT ( 64'h3500000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_178_o )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_150_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_150_o )
  );
  LUT6 #(
    .INIT ( 64'h0F8700FF878700F8 ))
  \s1/i8088/tcore/decode/n0099<1>9  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/modrm [5]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<1>9_5589 )
  );
  LUT6 #(
    .INIT ( 64'h000000AC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o )
  );
  LUT6 #(
    .INIT ( 64'h00CA000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_181_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCAFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_SW1  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N284)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_155_o1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [7]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N290)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(N294)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N431)
  );
  LUT5 #(
    .INIT ( 32'hFF557F55 ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N432)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55545557 ))
  \s1/i8088/tcore/exec/alu/shrot/out11  (
    .I0(N432),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .I4(N431),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0163 )
  );
  LUT6 #(
    .INIT ( 64'hA233821300110011 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW5  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(N127),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hA233821380118011 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW6  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(N127),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N435)
  );
  LUT6 #(
    .INIT ( 64'h0F0F0F0EF0F1F0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(N434),
    .I5(N435),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55750060 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o ),
    .O(N331)
  );
  LUT6 #(
    .INIT ( 64'h7F00EE115D22CC33 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot833  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(N127),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot821_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N316)
  );
  LUT6 #(
    .INIT ( 64'h0FF101010FF00000 ))
  \s1/i8088/tcore/decode/Mmux_n009975_SW0  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .O(N437)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA820 ))
  \s1/i8088/tcore/decode/Mmux_n009975  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I1(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I2(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I3(\s1/i8088/lsb_i/q [0]),
    .I4(N437),
    .I5(N347),
    .O(\s1/i8088/tcore/decode/Mmux_n009974 )
  );
  LUT6 #(
    .INIT ( 64'hC0C0AA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/lsb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N439)
  );
  LUT6 #(
    .INIT ( 64'h0808082000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(N439),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_5639 )
  );
  LUT4 #(
    .INIT ( 16'h54FC ))
  \s1/i8088/tcore/decode/n0099<4>6_SW2  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/lsb_i/q [6]),
    .O(N441)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \s1/i8088/tcore/decode/n0099<4>6  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/lsb_i/q [5]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .I5(N441),
    .O(\s1/i8088/tcore/decode/n0099<4>6_5598 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CC03AA508842 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N424)
  );
  LUT5 #(
    .INIT ( 32'h202F707F ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<2>1_6355 )
  );
  LUT5 #(
    .INIT ( 32'hDCEC50A0 ))
  \s1/i8088/tcore/exec/alu/arlog/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/ci )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/n0099<0>6_SW0  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/decode/n0099<0>4_5604 ),
    .O(N445)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/n0099<0>13_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_194_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_204_o ),
    .I2(\s1/i8088/tcore/decode/n0099<0>5_5605 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>3_5603 ),
    .I4(N445),
    .I5(\s1/i8088/tcore/decode/n0099<0>1_5601 ),
    .O(N343)
  );
  LUT6 #(
    .INIT ( 64'hF888F00088880000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW2  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_224_o ),
    .O(N447)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF4 ))
  \s1/i8088/tcore/decode/n0099<2>12  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 ),
    .I2(\s1/i8088/tcore/decode/n0099<2>11_5621 ),
    .I3(N50),
    .I4(N447),
    .I5(\s1/i8088/tcore/decode/n0099<2>10_5620 ),
    .O(\s1/i8088/tcore/decode/n0099<2>12_5622 )
  );
  LUT6 #(
    .INIT ( 64'h0000000005050033 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>21  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/lsb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>2 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux311  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/opcode [3])
  );
  LUT6 #(
    .INIT ( 64'h000000F800000000 ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT111  (
    .I0(\s1/i8088/lsb_i/q [6]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005<1>1  (
    .I0(\s1/i8088/tcore/fetch/state_1_3_6722 ),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/lsb_i/q [7]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005 )
  );
  LUT6 #(
    .INIT ( 64'h0000009200000000 ))
  \s1/i8088/tcore/decode/Mmux_n009965  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mmux_n009964_5627 )
  );
  LUT4 #(
    .INIT ( 16'hA6A5 ))
  \s1/i8088/tcore/decode/n0099<1>11_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .I3(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(N362)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/alu/shrot/out1_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .O(N451)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4222  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(N451),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4221_5983 )
  );
  LUT6 #(
    .INIT ( 64'hD5D5F7F7D52AF708 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>11  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N272),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA820 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_206_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5640 ),
    .O(N455)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>16  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5642 ),
    .I1(N237),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5641 ),
    .I5(N455),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o ),
    .O(N457)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<4>10  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5642 ),
    .I2(N239),
    .I3(\s1/i8088/tcore/decode/n0099<4>7_5599 ),
    .I4(\s1/i8088/tcore/decode/n0099<4>4_5597 ),
    .I5(N457),
    .O(\s1/i8088/tcore/decode/n0099<4>10_5600 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000E0F ))
  \s1/i8088/tcore/decode/n0099<4>12_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(N459),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_223_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .I5(N40),
    .O(N341)
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(N461)
  );
  LUT6 #(
    .INIT ( 64'h000C020E00000202 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>41  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(N461),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>16_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(N465)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>16_SW0_SW1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .O(N466)
  );
  LUT6 #(
    .INIT ( 64'h0000888810009888 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>16_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(N465),
    .I5(N466),
    .O(N237)
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(N468)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10180008 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm41  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(N468),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_183_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm4_930 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \s1/i8088/tcore/decode/n0099<2>7  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(N470),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .O(\s1/i8088/tcore/decode/n0099<2>7_5617 )
  );
  LUT6 #(
    .INIT ( 64'hF000F80000000000 ))
  \s1/i8088/tcore/decode/n0099<2>2_SW0  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/lsb_i/q [5]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N472)
  );
  LUT6 #(
    .INIT ( 64'h000A000C00000000 ))
  \s1/i8088/tcore/decode/n0099<2>2  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(N472),
    .O(\s1/i8088/tcore/decode/n0099<2>2_5612 )
  );
  LUT5 #(
    .INIT ( 32'h33333335 ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW2  (
    .I0(N431),
    .I1(N432),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .O(N474)
  );
  LUT6 #(
    .INIT ( 64'h0000000010000010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15211  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I5(N474),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 )
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a31  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [10])
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a41  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [11])
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a51  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [12])
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a61  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [13])
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a231  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [8])
  );
  LUT5 #(
    .INIT ( 32'hFD0DF808 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a241  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I2(N392),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/a [9])
  );
  LUT6 #(
    .INIT ( 64'h00AA00CC00000F0F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(N490),
    .I3(N491),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4226_5988 )
  );
  LUT6 #(
    .INIT ( 64'hE6B3E6B38080EEBB ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o<3>1_SW1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .O(N494)
  );
  LUT6 #(
    .INIT ( 64'h004400440044084C ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(N493),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 ),
    .I5(N494),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'hB9ECB9ECFFFF91C4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/out1_SW1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .O(N497)
  );
  LUT6 #(
    .INIT ( 64'h54FE54FE54FE5EF4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/out1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(N496),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 ),
    .I5(N497),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF5CCC3CCC6 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N499)
  );
  LUT6 #(
    .INIT ( 64'hFFF0AFA5CCC39C96 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N500)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0F1FF0E00000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(N500),
    .I5(N499),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [1])
  );
  LUT4 #(
    .INIT ( 16'hFF57 ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW3  (
    .I0(N431),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .O(N502)
  );
  LUT4 #(
    .INIT ( 16'hFF57 ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW4  (
    .I0(N432),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .O(N503)
  );
  LUT6 #(
    .INIT ( 64'h0000000033333335 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131  (
    .I0(N502),
    .I1(N503),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 )
  );
  LUT6 #(
    .INIT ( 64'hCCAACCAACCAACAAA ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o1  (
    .I0(N431),
    .I1(N432),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFCEE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o31  (
    .I0(N508),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(N509),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o3 )
  );
  LUT5 #(
    .INIT ( 32'hFF33F5F5 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .O(N520)
  );
  LUT6 #(
    .INIT ( 64'hCCFFAFAFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N521)
  );
  LUT6 #(
    .INIT ( 64'h0C2E0C0C00220000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(N520),
    .I3(N521),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCF8AFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N526)
  );
  LUT5 #(
    .INIT ( 32'hFF8AFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N527)
  );
  LUT6 #(
    .INIT ( 64'h0000800008008800 ))
  \s1/i8088/tcore/decode/Mmux_n009977  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I4(N527),
    .I5(N526),
    .O(\s1/i8088/tcore/decode/Mmux_n009976 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBBBBBBBBAF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_2_3_6719 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N529)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55545557 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>11_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .I5(\s1/i8088/lsb_i/q [2]),
    .O(N530)
  );
  LUT6 #(
    .INIT ( 64'h000000001000B000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(N529),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(N530),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h55FF55FF55FF3F3F ))
  \s1/i8088/tcore/decode/opcode_deco/_n063041_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N532)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063041_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .O(N533)
  );
  LUT6 #(
    .INIT ( 64'h0050003005550333 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063041  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(N533),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(N532),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06304 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [3]),
    .O(N535)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12_SW1  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .O(N536)
  );
  LUT6 #(
    .INIT ( 64'h3500000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_SW1  (
    .I0(N535),
    .I1(N536),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N403)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .I5(\s1/i8088/tcore/fetch/opcode_l [3]),
    .O(N538)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .I5(\s1/i8088/lsb_i/q [3]),
    .O(N539)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFE4FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW0  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I1(N538),
    .I2(N539),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N409)
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDDDDDF0FF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_2_2_6713 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/lsb_i/q [1]),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N541)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>11_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_2_2_6713 ),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .O(N542)
  );
  LUT6 #(
    .INIT ( 64'h00C000A00CCC0AAA ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(N542),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I5(N541),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEFFF0 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o2_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/lsb_i/q [3]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N544)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o2_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [3]),
    .O(N545)
  );
  LUT6 #(
    .INIT ( 64'h0000020000000700 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o2  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(N545),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(N544),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_149_o )
  );
  LUT6 #(
    .INIT ( 64'hFDFF1F3F3F3FF3F3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(N554)
  );
  LUT3 #(
    .INIT ( 8'hD6 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(N555)
  );
  LUT5 #(
    .INIT ( 32'hFF1333FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW0_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/rom_ir[27] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(N556)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW0_SW3  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .O(N557)
  );
  LUT6 #(
    .INIT ( 64'h555533330F0F00FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW0  (
    .I0(N557),
    .I1(N556),
    .I2(N555),
    .I3(N554),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N421)
  );
  LUT6 #(
    .INIT ( 64'hFDFF1F3FCFCFF3F3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW1_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(N559)
  );
  LUT3 #(
    .INIT ( 8'hDE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW1_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(N560)
  );
  LUT5 #(
    .INIT ( 32'hFF13CCFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW1_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/rom_ir[27] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(N561)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW1_SW3  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .O(N562)
  );
  LUT6 #(
    .INIT ( 64'h0F0F00FF55553333 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW1  (
    .I0(N560),
    .I1(N559),
    .I2(N562),
    .I3(N561),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N422)
  );
  LUT6 #(
    .INIT ( 64'h5555555455555557 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<3>  (
    .I0(N575),
    .I1(N329),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_960 ),
    .I3(\s1/i8088/tcore/decode/n0099<3>9_5595 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ),
    .I5(N574),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h5555555455555557 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>  (
    .I0(N578),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_961 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009974 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .I5(N577),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/Mmux_bus_b123_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .O(N580)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2A220800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o418211_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(N580),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(N355)
  );
  LUT6 #(
    .INIT ( 64'h77770F7777777777 ))
  \s1/i8088/tcore/exec/Mmux_alu_word11  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/ir[34] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/alu_word )
  );
  LUT6 #(
    .INIT ( 64'h00A5CCED0000CCCC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42217  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I5(N337),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42216 )
  );
  LUT4 #(
    .INIT ( 16'hC936 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hC936 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir271  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/ir[33] )
  );
  LUT6 #(
    .INIT ( 64'h00000000000000CA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(N339),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5641 )
  );
  LUT6 #(
    .INIT ( 64'h53FF53FFFFFF53FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N46),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .O(N367)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00800000 ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h0053000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o )
  );
  LUT5 #(
    .INIT ( 32'hAC000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_SW2  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N404)
  );
  LUT5 #(
    .INIT ( 32'hFF53FFFF ))
  \s1/i8088/tcore/decode/n0099<1>2_SW0  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N406)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAABAAA ))
  \s1/i8088/tcore/decode/n0099<4>5_SW0  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N351)
  );
  LUT5 #(
    .INIT ( 32'h00530000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_184_o )
  );
  LUT5 #(
    .INIT ( 32'h00530000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o<7>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_158_o )
  );
  LUT6 #(
    .INIT ( 64'h544C044C54EC04EC ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(N584),
    .I5(N585),
    .O(\s1/i8088/tcore/exec/alu/cnv [2])
  );
  LUT6 #(
    .INIT ( 64'h000022000F0F0F0F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy<1>11  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h8F8F8F8F88880800 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>77_SW2  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_160_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>11 ),
    .O(N587)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>77  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_5639 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ),
    .I2(N587),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 )
  );
  LUT6 #(
    .INIT ( 64'hFF41FF0041410000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>23_SW2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_167_o<7>1 ),
    .O(N589)
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>23  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5655 ),
    .I4(N589),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 )
  );
  LUT5 #(
    .INIT ( 32'h87008000 ))
  \s1/i8088/tcore/decode/Mmux_n009961_SW2  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/lsb_i/q [5]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [0]),
    .O(N591)
  );
  LUT6 #(
    .INIT ( 64'hFFF1FFFFFFFDFFFF ))
  \s1/i8088/tcore/decode/Mmux_n009961  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(N591),
    .O(\s1/i8088/tcore/decode/Mmux_n00996 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0CCC3AAA08882 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42215_SW1_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N423)
  );
  LUT6 #(
    .INIT ( 64'hBB1B1111B1111111 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o31_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N508)
  );
  LUT6 #(
    .INIT ( 64'hBB1BBBBBB111BBBB ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o31_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N509)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux211  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_2_1_6708 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/opcode [2])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux111  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/opcode [0])
  );
  LUT5 #(
    .INIT ( 32'h000E0000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW1  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(N459)
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  \s1/i8088/tcore/decode/n0099<3>10_SW0_SW2  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .I3(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(N575)
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW2  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .I3(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(N578)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213_SW0  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N593)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFCA ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(N595)
  );
  LUT6 #(
    .INIT ( 64'h0437040400330000 ))
  \s1/i8088/tcore/decode/n0099<4>10_SW0  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(N595),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_203_o<7>1 ),
    .O(N239)
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N597)
  );
  LUT6 #(
    .INIT ( 64'h0008000010181010 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(N598),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I5(N597),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_935 )
  );
  LUT6 #(
    .INIT ( 64'hFDFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<1>2_SW1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/lsb_i/q [4]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/lsb_i/q [3]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N600)
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \s1/i8088/tcore/decode/n0099<1>2_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(N600),
    .O(N407)
  );
  LUT5 #(
    .INIT ( 32'hF0F5C3D7 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o<3>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N602)
  );
  LUT5 #(
    .INIT ( 32'hF0C3F5C6 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o<3>1_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N603)
  );
  LUT6 #(
    .INIT ( 64'hFFE01F00FF00FF00 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o<3>1_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N602),
    .I4(N603),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .O(N493)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF5F7FFFFF4F7 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW2  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I3(N409),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(N608)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF1F3FFFFF0F3 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41_SW3  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I3(N409),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(N609)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>11  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_156_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_198_o ),
    .I3(N410),
    .I4(N608),
    .I5(N609),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s1/i8088/tcore/decode/n0099<3>2_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N611)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7FFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<3>2_SW0_SW1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N612)
  );
  LUT6 #(
    .INIT ( 64'h55005501DDCCDDCD ))
  \s1/i8088/tcore/decode/n0099<3>2_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(N296),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I4(N611),
    .I5(N612),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8000A222 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .I4(N621),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(N491)
  );
  LUT5 #(
    .INIT ( 32'h00FF01FF ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o )
  );
  LUT6 #(
    .INIT ( 64'h00000010000000FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy<3>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl16_rs_cy [3])
  );
  LUT5 #(
    .INIT ( 32'hA0935F6C ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hA0935F6C ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h5555555300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>3  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_969 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>2_5667 )
  );
  LUT6 #(
    .INIT ( 64'h0200FFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>11_SW0  (
    .I0(\s1/i8088/lsb_i/q [5]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT21 ),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N470)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/out1_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(N129),
    .O(N496)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF0F0DDFFD0F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N327)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<2>_SW0  (
    .I0(\s1/i8088/tcore/decode/ext_int_730 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>75_5639 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ),
    .I3(N587),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ),
    .O(N625)
  );
  LUT6 #(
    .INIT ( 64'h99999999999A9999 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<2>  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I3(\s1/i8088/tcore/decode/n0099<2>12_5622 ),
    .I4(N625),
    .I5(\s1/i8088/tcore/decode/n0099<2>8_5618 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDFFFFBFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/_n06302_SW0  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N627)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/decode/opcode_deco/_n06302  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(N627),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0630 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_164_o<7>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N629)
  );
  LUT6 #(
    .INIT ( 64'hECCCECCCECCCA000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5643 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I3(N629),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5644 )
  );
  LUT6 #(
    .INIT ( 64'h1102111100130000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF1FFF0 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<5>11  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(N633),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_140_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<5>1 )
  );
  LUT5 #(
    .INIT ( 32'hCA3535FF ))
  \s1/i8088/tcore/decode/n0099<2>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_6_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N635)
  );
  LUT5 #(
    .INIT ( 32'hF2F02200 ))
  \s1/i8088/tcore/decode/n0099<2>11  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(N635),
    .I2(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_161_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>11_5621 )
  );
  LUT4 #(
    .INIT ( 16'hC800 ))
  \s1/i8088/tcore/decode/n0099<3>6_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(N281),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N637)
  );
  LUT6 #(
    .INIT ( 64'hBAAA100010001000 ))
  \s1/i8088/tcore/decode/n0099<3>6  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(N638),
    .I2(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .I4(N637),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .O(\s1/i8088/tcore/decode/n0099<3>6_5592 )
  );
  LUT5 #(
    .INIT ( 32'h00040200 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>31_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N640)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>31  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/_n06304 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_163_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I3(N640),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21_SW1  (
    .I0(\s1/i8088/lsb_i/q [7]),
    .I1(\s1/i8088/lsb_i/q [6]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/lsb_i/q [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .I5(\s1/i8088/lsb_i/q [2]),
    .O(N642)
  );
  LUT6 #(
    .INIT ( 64'hFFEFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21_SW2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I5(\s1/i8088/tcore/fetch/opcode_l [2]),
    .O(N643)
  );
  LUT6 #(
    .INIT ( 64'h00FE000001FF0000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o21  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(N643),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(N642),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o2 )
  );
  LUT6 #(
    .INIT ( 64'hB4B4A5A5B496A587 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1642  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N646),
    .I4(N645),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s1/i8088/tcore/decode/n0099<0>3_SW0  (
    .I0(\s1/i8088/tcore/decode/n0099<0>2_5602 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_10_o_wide_mux_138_OUT11 ),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N648)
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \s1/i8088/tcore/decode/n0099<0>3_SW1  (
    .I0(\s1/i8088/tcore/decode/n0099<0>2_5602 ),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N649)
  );
  LUT6 #(
    .INIT ( 64'hA0B1A0A000110000 ))
  \s1/i8088/tcore/decode/n0099<0>3  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(N279),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_145_o11 ),
    .I3(N649),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I5(N648),
    .O(\s1/i8088/tcore/decode/n0099<0>3_5603 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFFAFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<2>5_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N651)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \s1/i8088/tcore/decode/n0099<2>5_SW1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .O(N652)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1100FFFFB1A0 ))
  \s1/i8088/tcore/decode/n0099<2>5  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(N652),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I5(N651),
    .O(\s1/i8088/tcore/decode/n0099<2>5_5615 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .O(N654)
  );
  LUT6 #(
    .INIT ( 64'h80D5005580800000 ))
  \s1/i8088/tcore/decode/Mmux_n009963  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N655),
    .I3(N654),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_175_o<7>1_956 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009962_5625 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW2  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N657)
  );
  LUT6 #(
    .INIT ( 64'h0000B00000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o<7>1_SW3  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N658)
  );
  LUT6 #(
    .INIT ( 64'hFFFAFEFAFBFAFAFA ))
  \s1/i8088/tcore/decode/Mmux_n009982  (
    .I0(\s1/i8088/tcore/decode/Mmux_n00998 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/GND_10_o_GND_10_o_mux_109_OUT [7]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_142_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_948 ),
    .I4(N657),
    .I5(N658),
    .O(\s1/i8088/tcore/decode/Mmux_n009981_5635 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFD ))
  \s1/i8088/tcore/decode/n0099<4>12_SW0_SW0_SW1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N661)
  );
  LUT5 #(
    .INIT ( 32'hFFFF00FD ))
  \s1/i8088/tcore/decode/n0099<4>12_SW0_SW0_SW2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N662)
  );
  LUT6 #(
    .INIT ( 64'hCDCCFDCCCDFCFDFC ))
  \s1/i8088/tcore/decode/n0099<4>12_SW0_SW0  (
    .I0(N660),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_185_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I4(N662),
    .I5(N661),
    .O(N369)
  );
  LUT5 #(
    .INIT ( 32'hF77F8008 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<2> ),
    .O(N584)
  );
  LUT5 #(
    .INIT ( 32'h8008F77F ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<2> ),
    .O(N585)
  );
  LUT5 #(
    .INIT ( 32'hF1F0FEFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(N621)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAACFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_SW2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'hCDCCC9CCFEFFFAFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(N664)
  );
  LUT5 #(
    .INIT ( 32'h333BFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4227_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(N664),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(N490)
  );
  LUT6 #(
    .INIT ( 64'hFFF7EFFFFFF7FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_SW0_SW0_SW3  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(N666)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(N666),
    .O(N260)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N646)
  );
  LUT5 #(
    .INIT ( 32'h00000100 ))
  \s1/i8088/tcore/decode/Mmux_n009984_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_169_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009981_5635 ),
    .O(N668)
  );
  LUT6 #(
    .INIT ( 64'h5555555955555555 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<7>  (
    .I0(\s1/i8088/tcore/decode/seq [7]),
    .I1(N367),
    .I2(\s1/i8088/tcore/decode/Mmux_n009982_5636 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_961 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I5(N668),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hFDF7F5F7FFF5F7F5 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o<3>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .O(N670)
  );
  LUT6 #(
    .INIT ( 64'h0000000000270000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o<3>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .I1(N671),
    .I2(N670),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o )
  );
  LUT6 #(
    .INIT ( 64'h00000001F0F0F0F1 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(N327),
    .O(N645)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCAFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_179_o<7>1_SW0  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N633)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55545557 ))
  \s1/i8088/tcore/decode/n0099<3>6_SW2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(N638)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCAFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<4>12_SW0_SW0_SW0  (
    .I0(\s1/i8088/lsb_i/q [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N660)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o<7>1_SW1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(N655)
  );
  LUT6 #(
    .INIT ( 64'h00000001FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o )
  );
  LUT6 #(
    .INIT ( 64'hF3F7F3B7FFFBFFBB ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_32_o_equal_8_o<3>1_SW0_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .O(N671)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .O(N673)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFCFFFFFEFCF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N674)
  );
  LUT6 #(
    .INIT ( 64'hFF0FFF3FFF0FEF3F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(N675)
  );
  LUT6 #(
    .INIT ( 64'h0131013100003030 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842  (
    .I0(N673),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N675),
    .I4(N674),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rcl8_rs_cy [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hEFAB6723CD894501 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_33  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/arl [3]),
    .I4(\s1/i8088/tcore/exec/alu/oth [3]),
    .I5(\s1/i8088/tcore/exec/alu/rot[3] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1122 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42512  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42511_5977 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000000C8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1531  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 )
  );
  LUT6 #(
    .INIT ( 64'h3F2A3F2A3F2A2A2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out87  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<3>1_6358 )
  );
  LUT4 #(
    .INIT ( 16'h0032 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1381  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh138 )
  );
  LUT5 #(
    .INIT ( 32'hCCC6000A ))
  \s1/i8088/tcore/exec/alu/addsub/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/ci )
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0CCCCF0F0 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o231  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [2]),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/mul [2])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/Mmux_n004511  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[19] ),
    .O(\s1/i8088/n0045 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<1>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_144_o ),
    .O(\s1/i8088/tcore/dst [3])
  );
  LUT6 #(
    .INIT ( 64'hFFB8FF00B8B80000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4257  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4256_5972 )
  );
  LUT6 #(
    .INIT ( 64'hFFE2FF00E2E20000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42515  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42514_5980 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o101  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [3]),
    .O(\s1/i8088/tcore/exec/alu/arl [3])
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3])
  );
  LUT5 #(
    .INIT ( 32'hB3333333 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out105  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_5919 )
  );
  LUT6 #(
    .INIT ( 64'h000000006E607F70 ))
  \s1/adp<0>LogicTrst31  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/start ),
    .I5(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .O(\s1/adp<0>LogicTrst3_618 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>1  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08200800 ))
  \s1/i8088/tcore/decode/opcode_deco/_n08081  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0808 )
  );
  LUT6 #(
    .INIT ( 64'h0000000055555553 ))
  \s1/i8088/tcore/decode/opcode_deco/dm1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dm )
  );
  LUT6 #(
    .INIT ( 64'h0200FFFF02000000 ))
  \s1/i8088/tcore/decode/Mmux_f21  (
    .I0(\s1/i8088/lsb_i/q [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/fdec [1])
  );
  LUT6 #(
    .INIT ( 64'hFFF6FFFFF9F0F9F9 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4381 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(N593),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(N264),
    .O(N677)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA0B3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42214  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I3(N677),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42210 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42211_5992 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42213 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0A0A088000000 ))
  \s1/i8088/tcore/Mmux_ir211  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I5(\s1/i8088/tcore/micro_data/Mmux_f11_5423 ),
    .O(\s1/i8088/tcore/ir[28] )
  );
  LUT6 #(
    .INIT ( 64'h0000004C00000000 ))
  \s1/i8088/tcore/Mmux_ir33_SW0  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/lsb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N26)
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/memory_regs/Mram_index111  (
    .I0(\s1/i8088/lsb_i/q [1]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/index [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF777FFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/lsb_i/q [5]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N679)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(N679),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFBFFFFFBF3 ))
  \s1/i8088/tcore/Mmux_ir233_SW2  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst [4]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_5666 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<4>2_5667 ),
    .O(N686)
  );
  LUT6 #(
    .INIT ( 64'hCCAAF0FFCCAAF000 ))
  \s1/i8088/tcore/Mmux_ir233  (
    .I0(N685),
    .I1(N687),
    .I2(N686),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N684),
    .O(\s1/i8088/tcore/ir[2] )
  );
  LUT6 #(
    .INIT ( 64'h66666636666666C6 ))
  \s1/i8088/Madd_calculated_addr_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/Madd_calculated_addr_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [3]),
    .O(N104)
  );
  LUT6 #(
    .INIT ( 64'h0200FDFFFDFF0200 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000540004 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh671  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh67 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1101  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hAAA8FFFFFFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir233_SW1  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [2]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(N685)
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \s1/i8088/tcore/decode/Mmux_n009994_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(N46),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_190_o<7>1 ),
    .O(N689)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW2  (
    .I0(\s1/i8088/tcore/decode/dive_911 ),
    .I1(\s1/i8088/tcore/decode/tfle_910 ),
    .I2(\s1/i8088/tcore/decode/ext_int_730 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_182_o ),
    .I5(N689),
    .O(N443)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[4] ),
    .O(N691)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/dst [2]),
    .O(N693)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW4  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [2]),
    .O(N694)
  );
  LUT6 #(
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \s1/i8088/tcore/Mmux_ir31  (
    .I0(\s1/i8088/tcore/decode/exec_st_inv ),
    .I1(N693),
    .I2(N694),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N691),
    .O(\s1/i8088/tcore/ir[4] )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir233_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[2] ),
    .O(N684)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir233_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [0]),
    .O(N687)
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \s1/i8088/tcore/decode/Mmux_n009993_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_202_o ),
    .I1(\s1/i8088/tcore/decode/Mmux_n009991_5638 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_177_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm3_932 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .O(N701)
  );
  LUT6 #(
    .INIT ( 64'h5556555555555555 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<8>  (
    .I0(\s1/i8088/tcore/decode/seq [8]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .I2(\s1/i8088/tcore/decode/Mmux_n00999 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_961 ),
    .I4(N443),
    .I5(N701),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h18 ))
  \s1/i8088/tcore/exec/Mmux_bus_b93_SW1  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N703)
  );
  LUT6 #(
    .INIT ( 64'h9959955566A66AAA ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<2>  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(N703),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hCDEF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(N705)
  );
  LUT6 #(
    .INIT ( 64'hAAEEBAFEABEFBBFF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/ir[5] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(N706)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(N707)
  );
  LUT6 #(
    .INIT ( 64'h000A040E010B050F ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(N706),
    .I4(N707),
    .I5(N705),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh66 )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/Mmux_ir30_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/exec_st_inv )
  );
  LUT6 #(
    .INIT ( 64'hFAFAFFFFEEEEFFAA ))
  \s1/i8088/tcore/Mmux_ir30  (
    .I0(\s1/i8088/tcore/decode/exec_st_inv ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/src [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[3] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .O(\s1/i8088/tcore/ir[3] )
  );
  LUT6 #(
    .INIT ( 64'h333B337FFF3BFF7F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW0  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(N392),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(N268)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42218_SW1  (
    .I0(N715),
    .I1(N716),
    .S(\s1/i8088/tcore/exec/alu/oth [2]),
    .O(N395)
  );
  LUT6 #(
    .INIT ( 64'h6677223346570213 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42218_SW1_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/arl [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_5986 ),
    .O(N715)
  );
  LUT6 #(
    .INIT ( 64'hEEFFAABBCEDF8A9B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42218_SW1_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/arl [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4224_5986 ),
    .O(N716)
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<3>10_SW0_SW1  (
    .I0(N717),
    .I1(N718),
    .S(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .O(N574)
  );
  LUT6 #(
    .INIT ( 64'h9999999599599955 ))
  \s1/i8088/tcore/decode/n0099<3>10_SW0_SW1_F  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/decode/Mmux_n00997 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_217_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm4_930 ),
    .I4(N321),
    .I5(N322),
    .O(N717)
  );
  MUXF7   \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW1  (
    .I0(N719),
    .I1(N720),
    .S(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_935 ),
    .O(N577)
  );
  LUT6 #(
    .INIT ( 64'h9999999999999995 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW1_F  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/decode/Mmux_n00997 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_148_o ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009976 ),
    .I4(N331),
    .I5(\s1/i8088/tcore/decode/Mmux_n009978 ),
    .O(N719)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811  (
    .I0(N721),
    .I1(N722),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [0])
  );
  LUT4 #(
    .INIT ( 16'h36FA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811_F  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_17_o ),
    .O(N721)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCCCC0F0F2E0C ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/rom_ir[27] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_31_o_LessThan_14_o ),
    .O(N722)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253  (
    .I0(N723),
    .I1(N724),
    .S(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4252_5968 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4251 ),
    .O(N723)
  );
  LUT5 #(
    .INIT ( 32'h51004000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4253_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .O(N724)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6  (
    .I0(N725),
    .I1(N726),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N725)
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N726)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6  (
    .I0(N727),
    .I1(N728),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N727)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N728)
  );
  LUT4 #(
    .INIT ( 16'h3666 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5417 )
  );
  LUT5 #(
    .INIT ( 32'h55969696 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4  (
    .I0(\s1/i8088/tcore/ir[6] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I4(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5414 )
  );
  LUT6 #(
    .INIT ( 64'h00010101FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_5754 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out717_5752 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out718_5753 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu_word ),
    .O(N729)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5111 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N729),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4123 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out711_5748 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out721 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF08A80808 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh851_4360 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6032 ),
    .O(N731)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEA44444440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6029 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6031 ),
    .I4(N731),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6033 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEECA22AA22CA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4029 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5418 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5415 )
  );
  LUT6 #(
    .INIT ( 64'hFFBBECA833BB20A8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags912_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags910_5715 ),
    .I5(\s1/i8088/tcore/exec/alu/oth [11]),
    .O(N733)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2808080 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags912  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(N733),
    .I3(\s1/i8088/tcore/exec/alu/cf_mul ),
    .I4(\s1/i8088/tcore/ir[23] ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags92_5712 ),
    .O(\s1/i8088/tcore/exec/oflags [8])
  );
  LUT6 #(
    .INIT ( 64'hFF08080808080808 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4341_5996 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1071 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1181 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .O(N735)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8880 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4345  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o434 ),
    .I5(N735),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4344 )
  );
  LUT5 #(
    .INIT ( 32'hE41B1BE4 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT5 #(
    .INIT ( 32'hE41B1BE4 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_5846 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/bus_b [5]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [8]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [9]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [10]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [11]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [12]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [13]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags92  (
    .I0(\s1/i8088/tcore/exec/alu/add [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [7]),
    .I3(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags91_5711 )
  );
  LUT5 #(
    .INIT ( 32'h08085D08 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_10_o_equal_153_o1 ),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_207_o<7>1 ),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm )
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [14]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_5823 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_5827 ),
    .O(N737)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [11]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 ),
    .I4(N737),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_5837 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_5742 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_5746 ),
    .O(N739)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [8]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out721 ),
    .I4(N739),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out722_5756 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out123_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_5840 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_5843 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_5844 ),
    .O(N741)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out123  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [10]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_5854 ),
    .I4(N741),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_5855 )
  );
  LUT6 #(
    .INIT ( 64'hFF57FF57FF57AA02 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out428  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(N743),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out417_5792 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out410 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_5789 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_5799 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out217_5833 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out218_5834 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_5835 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(N745)
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out118_5851 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_5852 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_5853 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(N747)
  );
  LUT6 #(
    .INIT ( 64'hF3F3F2F2F3F3F2F0 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_31_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4194_6013 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41916_6025 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4198_6017 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913_6022 ),
    .O(N749)
  );
  LUT6 #(
    .INIT ( 64'hEFAB6723CD894501 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_31  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/arl [1]),
    .I4(\s1/i8088/tcore/exec/alu/oth [1]),
    .I5(N749),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1118 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out823_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out818_5736 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out819_5737 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out820_5738 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(N751)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out427_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_5796 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_5797 ),
    .O(N753)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out427  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out422_5795 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out419 ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(N753),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out426 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out325_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_1994_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_5817 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_5818 ),
    .O(N755)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out325  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out320_5816 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out317 ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(N755),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out324 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh121 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N757)
  );
  LUT6 #(
    .INIT ( 64'hCD8DC88845054000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .I4(N757),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh311_4369 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/div_exc5_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .O(N759)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFFFFFF7FEAEA ))
  \s1/i8088/tcore/exec/alu/div_exc5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/div_exc2 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I5(N759),
    .O(\s1/i8088/tcore/exec/alu/div_exc4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out417_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'hCD8DC88845054000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out417  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I4(N761),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh301_4370 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA0200AAAA1311 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/need_imm ),
    .I4(\s1/i8088/tcore/block_or_hlt_667 ),
    .I5(N763),
    .O(\s1/i8088/tcore/fetch/next_state [1])
  );
  LUT6 #(
    .INIT ( 64'hFF57FF57FF57AA02 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out326  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(N765),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_5813 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out310 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out311_5810 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_5820 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1113_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6080 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6081 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6082 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6083 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1113  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I4(N767),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6078 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41414_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41410_6054 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41411_6055 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149_6053 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2011_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(N769)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo132_6044 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_6041 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo130_6042 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_6043 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_33_o_equal_16_o ),
    .O(N771)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA822222220 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo135  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6035 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6036 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6037 ),
    .I5(N771),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo134 )
  );
  LUT6 #(
    .INIT ( 64'h0010001001110010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(N773),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6028 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6029 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28200800 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_add_0_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<3> ),
    .I5(N777),
    .O(\s1/i8088/tcore/exec/alu/cnv [3])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s3/ls0/g1_g2_AND_689_o1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u9/rq_0_205 ),
    .I2(\s1/u9/rq_1_206 ),
    .O(\s3/ls0/g1_g2_AND_689_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s5/b0_b1_OR_950_o_SW0  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s1/i8288/aiowc_192 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s1/u9/rq_1_206 ),
    .O(N14)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>21  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [8]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 )
  );
  LUT5 #(
    .INIT ( 32'hD0DD8088 ))
  \s1/i8088/tcore/exec/Mmux_omemalu31  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_5837 ),
    .I2(\s1/i8088/tcore/rom_ir[30] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_5822 ),
    .O(\s1/i8088/tcore/exec/omemalu[11] )
  );
  LUT5 #(
    .INIT ( 32'hD0DD8088 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_5855 ),
    .I2(\s1/i8088/tcore/rom_ir[30] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_5839 ),
    .O(\s1/i8088/tcore/exec/omemalu[10] )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>31  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [0]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 )
  );
  LUT6 #(
    .INIT ( 64'hDDDADDD0888A8880 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6026 )
  );
  LUT5 #(
    .INIT ( 32'h22222227 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc214  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc214_5885 )
  );
  LUT6 #(
    .INIT ( 64'hDDDADDD0888A8880 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6027 )
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1401  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh140 )
  );
  LUT4 #(
    .INIT ( 16'h175F ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT911  (
    .I0(\s0/vgamod/hor_addr [5]),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [1]),
    .I3(\s0/vgamod/ver_addr [0]),
    .O(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1789 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3396 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_1857 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3428 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_1924 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3459 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2021 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3489 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2086 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3546 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2150 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3573 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2212 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3518 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2273 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3599 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2336 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3624 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2396 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3671 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2455 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3693 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2512 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3648 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2568 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3714 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2626 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3734 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2681 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3753 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2792 )
  );
  LUT5 #(
    .INIT ( 32'h38387870 ))
  \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_xor<6>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [4]),
    .I3(\s0/vgamod/row1_addr [0]),
    .I4(\s0/vgamod/row1_addr [1]),
    .O(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h4662462A ))
  \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_xor<5>11  (
    .I0(\s0/vgamod/row1_addr [3]),
    .I1(\s0/vgamod/row1_addr [2]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hBD42956A ))
  \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_xor<4>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT71  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/buff0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT71  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/attr0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h9666 ))
  \s0/vgamod/Madd_GND_305_o_row1_addr[4]_add_110_OUT_xor<3>11  (
    .I0(\s0/vgamod/row1_addr [1]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [2]),
    .I3(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_305_o_row1_addr[4]_add_110_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41913  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41912_6021 )
  );
  LUT5 #(
    .INIT ( 32'h6606FFFF ))
  \s1/i8088/tcore/exec/alu/shrot/GND_27_o_y[7]_LessThan_38_o2_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42813  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42812_5962 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41131  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 )
  );
  LUT6 #(
    .INIT ( 64'h1514050411100100 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh931  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh93 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43114_5946 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43413  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43412_6005 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4369  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4368_6063 )
  );
  LUT4 #(
    .INIT ( 16'h0440 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1551  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh155 )
  );
  LUT5 #(
    .INIT ( 32'h666AAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa61  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<4>_4318 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<5>_4316 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<6>_4314 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<7>_4312 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_18_o_add_0_OUT_lut<8>_4289 )
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out76  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out75_5744 )
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out49  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out48_5787 )
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out39  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out38_5808 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<9>_4309 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<10>_4307 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<11>_4305 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<12>_4303 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<14>_4299 )
  );
  LUT6 #(
    .INIT ( 64'h555540555757FFFF ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 )
  );
  LUT6 #(
    .INIT ( 64'h8000800080000000 ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6>11  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_18_o_add_6_OUT_cy<6> )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<13>_4301 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .O(\s1/i8088/tcore/exec/s [0])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s81  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .O(\s1/i8088/tcore/exec/s [1])
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out26  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out25_5825 )
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out16  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out16_5842 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_18_o_sub_4_OUT_lut<15>_4297 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s91  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .O(\s1/i8088/tcore/exec/s [2])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s101  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .O(\s1/i8088/tcore/exec/s [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s5/b0_b1_OR_950_o21  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s1/i8288/amwc_194 ),
    .I2(\s2/aen_brd_30 ),
    .O(\s5/b0_b1_OR_950_o2 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>121  (
    .I0(xa[0]),
    .I1(\a[6] ),
    .I2(xior_n),
    .I3(\a[7] ),
    .I4(\s3/ls0/g1_g2_AND_689_o ),
    .I5(\a[5] ),
    .O(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h8808880888089919 ))
  \s1/i8088/ctrl_fsm/ale<2>1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(s0_n)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s111  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .O(\s1/i8088/tcore/exec/s [4])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s121  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .O(\s1/i8088/tcore/exec/s [5])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s131  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .O(\s1/i8088/tcore/exec/s [6])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s141  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .O(\s1/i8088/tcore/exec/s [7])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s151  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .O(\s1/i8088/tcore/exec/s [8])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s161  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .O(\s1/i8088/tcore/exec/s [9])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .O(\s1/i8088/tcore/exec/s [10])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .O(\s1/i8088/tcore/exec/s [11])
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[12] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[14] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 )
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [7]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N145)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N161)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N177)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3034_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [7]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N207)
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [6]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N143)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N159)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N175)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3035_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [6]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N209)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/exec/div_exc1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc9_5723 ),
    .I5(\s1/i8088/tcore/ir[20] ),
    .O(\s1/i8088/tcore/div_exc )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c31  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ),
    .O(\s1/i8088/cpu_dat_o [10])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c41  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ),
    .O(\s1/i8088/cpu_dat_o [11])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c221  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ),
    .O(\s1/i8088/cpu_dat_o [7])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c231  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ),
    .O(\s1/i8088/cpu_dat_o [8])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c241  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ),
    .O(\s1/i8088/cpu_dat_o [9])
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [5]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N141)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N157)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N173)
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/bitlog/o<0>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/log [0])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .O(\s1/i8088/tcore/exec/s [12])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s411  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s41_6319 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .O(\s1/i8088/tcore/exec/s [13])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s51_6318 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .O(\s1/i8088/tcore/exec/s [14])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s611  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s61_6317 )
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>21  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [4]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N137)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N153)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N169)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N131)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N147)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N163)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .O(\s1/i8088/tcore/exec/s [15])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_s711  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s71_6366 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N133)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N139)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N149)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N155)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N165)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N171)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N135)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N151)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N167)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c91  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ),
    .O(\s1/i8088/cpu_dat_o [15])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6129 ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .I4(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6130 )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<16>2  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [0]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[16] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<17>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [1]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[17] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<18>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [2]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[18] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<19>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [3]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[19] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<20>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [4]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[20] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<21>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [5]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[21] )
  );
  LUT5 #(
    .INIT ( 32'h51404040 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<22>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [6]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[22] )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<23>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<24>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<25>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<26>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<27>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<28>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<29>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<30>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<31>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<8>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[8] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<9>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[9] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<10>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[10] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<11>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[11] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<12>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[12] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<13>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N392),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[13] )
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<8>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<9>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<10>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<11>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<12>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<13>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<14>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_4838 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<1>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4754 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2])
  );
  LUT6 #(
    .INIT ( 64'hA82AFD7FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<2>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4760 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3])
  );
  LUT6 #(
    .INIT ( 64'hA2AAFFFFF7FFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<3>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b101 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4])
  );
  LUT6 #(
    .INIT ( 64'hA2AAFFFFF7FFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<4>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b112_5695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5])
  );
  LUT6 #(
    .INIT ( 64'hA2AAFFFFF7FFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<5>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b122_5697 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6])
  );
  LUT6 #(
    .INIT ( 64'hA2AAFFFFF7FFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<6>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6])
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<7>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<15>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15])
  );
  LUT6 #(
    .INIT ( 64'h8A8A8ADFDF8ADFDF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<7>1  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I2(N58),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF2220 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags34  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags33_5702 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \s1/i8088/tcore/Mmux_ir2111  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_5423 ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .O(\s1/i8088/tcore/Mmux_ir211_6364 )
  );
  LUT6 #(
    .INIT ( 64'hFF808080FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir1911  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f11_5423 ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/Mmux_ir191_6365 )
  );
  LUT6 #(
    .INIT ( 64'h88F888F8880888F8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags44  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/ir[23] ),
    .I5(\s1/i8088/tcore/ir[34] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags43_5707 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_199_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<8>  (
    .I0(\s0/vgamod/h_count[8] ),
    .I1(\s0/vgamod/h_count[9] ),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/blink_count [3]),
    .I5(N6),
    .O(\s0/vgamod/Mcount_h_count_lut [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_1851 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_1849 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3366 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_1917 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_1847 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3367 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_1915 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3399 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_1982 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_1845 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3368 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_1913 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3400 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_1980 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3431 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2077 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_1843 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3369 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_1911 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3401 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_1978 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3432 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2075 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3462 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2140 )
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  \s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv1  (
    .I0(\s0/vgamod/h_count[9] ),
    .I1(N6),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/blink_count [3]),
    .I5(\s0/vgamod/h_count[8] ),
    .O(\s0/vgamod/h_count[9]_PWR_185_o_equal_76_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_1841 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3370 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_1909 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3402 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_1976 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3433 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2073 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3463 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2138 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3492 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2325 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_1839 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3371 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_1907 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3403 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_1974 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3434 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2071 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3464 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2136 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3521 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2200 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3493 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2323 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_1837 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3372 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_1905 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3404 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_1972 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3435 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3465 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2134 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3522 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2198 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3549 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2260 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3494 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2321 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_1835 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3373 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_1903 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3405 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_1970 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3436 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3466 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2132 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3523 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2196 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3550 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2258 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3495 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2319 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3576 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2382 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_1833 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3374 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_1901 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3406 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_1968 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3437 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3467 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2130 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3524 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2194 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3551 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2256 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3496 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2317 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3577 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2380 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3602 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2440 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_1831 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3375 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_1899 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3407 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_1966 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3438 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2063 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3468 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2128 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3525 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2192 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3552 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2254 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3497 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2315 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3578 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2378 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3603 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2438 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3627 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2610 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_1829 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3376 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_1897 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3408 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_1964 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3439 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2061 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3469 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2126 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3526 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2190 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3553 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2252 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3498 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2313 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3579 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2376 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3604 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2436 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3651 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2495 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3628 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2608 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_1827 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3377 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_1895 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3409 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_1962 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3440 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2059 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3470 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2124 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3527 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2188 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3554 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2250 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3499 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2311 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3580 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2374 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3605 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2434 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3652 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2493 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3674 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2550 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3629 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2606 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1825 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3378 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_1893 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3410 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_1960 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3441 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2057 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3471 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2122 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3528 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2186 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3555 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2248 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3500 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2309 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3581 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2372 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3606 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2432 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3653 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2491 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3675 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2548 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3630 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2604 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3696 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2662 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s5/xa<4>LogicTrst1  (
    .I0(\s1/u7/rq_4_201 ),
    .I1(\s2/aen_brd_30 ),
    .O(\a[4] )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1823 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3379 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_1891 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3411 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_1958 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3442 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2055 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3472 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2120 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3529 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2184 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3556 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2246 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3501 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2307 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3582 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2370 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3607 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2430 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3654 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2489 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3676 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2546 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3631 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2602 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3697 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2660 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3717 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2715 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3756 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1821 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3380 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3772 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_1889 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3412 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3788 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_1956 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3443 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3804 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2053 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3473 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3820 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2118 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3530 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_3852 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2182 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3557 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_3868 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2244 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3502 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_3836 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2305 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3583 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_3884 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2368 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3608 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_3900 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2428 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3655 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_3932 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2487 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3677 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_3948 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2544 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3632 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_3916 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2600 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3698 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_3964 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2658 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3718 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_3980 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2713 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3737 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_3996 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2824 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3757 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1819 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3381 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3773 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_1887 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3413 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3789 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_1954 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3444 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3805 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2051 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3474 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3821 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2116 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3531 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_3853 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2180 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3558 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_3869 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2242 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3503 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_3837 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2303 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3584 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_3885 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2366 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3609 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_3901 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2426 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3656 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_3933 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2485 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3678 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_3949 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2542 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3633 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_3917 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2598 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3699 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_3965 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2656 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3719 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_3981 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2711 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3738 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_3997 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2822 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3758 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1817 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3382 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3774 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_1885 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3414 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3790 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_1952 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3445 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3806 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2049 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3475 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3822 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2114 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3532 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_3854 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2178 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3559 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_3870 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2240 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3504 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_3838 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2301 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3585 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_3886 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2364 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3610 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_3902 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2424 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3657 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_3934 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2483 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3679 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_3950 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2540 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3634 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_3918 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2596 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3700 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_3966 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2654 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3720 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_3982 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2709 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3739 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_3998 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2820 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3759 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1815 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3383 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3775 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_1883 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3415 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3791 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_1950 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3446 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3807 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2047 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3476 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3823 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2112 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3533 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_3855 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2176 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3560 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_3871 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2238 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3505 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_3839 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2299 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3586 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_3887 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2362 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3611 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_3903 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2422 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3658 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_3935 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2481 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3680 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_3951 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2538 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3635 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_3919 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2594 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3701 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_3967 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2652 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3721 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_3983 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2707 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3740 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_3999 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2818 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3760 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1813 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3384 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3776 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_1881 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3416 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3792 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_1948 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3447 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3808 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2045 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3477 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3824 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2110 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3534 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_3856 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2174 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3561 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_3872 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2236 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3506 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_3840 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2297 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3587 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_3888 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2360 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3612 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_3904 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2420 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3659 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_3936 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2479 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3681 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_3952 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2536 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3636 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_3920 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2592 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3702 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_3968 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2650 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3722 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_3984 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2705 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3741 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4000 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2816 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3761 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1811 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3385 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3777 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_1879 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3417 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3793 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_1946 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3448 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3809 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2043 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3478 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3825 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2108 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3535 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_3857 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2172 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3562 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_3873 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2234 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3507 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_3841 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2295 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3588 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_3889 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2358 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3613 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_3905 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2418 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3660 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_3937 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2477 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3682 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_3953 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2534 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3637 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_3921 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2590 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3703 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_3969 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2648 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3723 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_3985 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2703 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3742 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4001 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2814 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<9>  (
    .I0(\s0/vgamod/h_count[9] ),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count[0] ),
    .I3(\s0/vgamod/blink_count [3]),
    .I4(\s0/vgamod/h_count[8] ),
    .I5(N6),
    .O(\s0/vgamod/Mcount_h_count_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3762 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1809 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3386 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3778 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_1877 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3418 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3794 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_1944 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3449 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3810 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2041 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3479 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_3826 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2106 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3536 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_3858 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2170 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3563 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_3874 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2232 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3508 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_3842 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2293 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3589 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_3890 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2356 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3614 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_3906 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2416 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3661 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_3938 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2475 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3683 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_3954 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2532 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3638 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_3922 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2588 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3704 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_3970 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2646 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3724 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_3986 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2701 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3743 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4002 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2812 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3763 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1807 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3387 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3779 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_1875 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3419 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3795 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_1942 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3450 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3811 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2039 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3480 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_3827 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2104 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3537 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_3859 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2168 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3564 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_3875 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2230 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3509 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_3843 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2291 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3590 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_3891 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2354 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3615 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_3907 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2414 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3662 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_3939 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2473 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3684 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_3955 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2530 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3639 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_3923 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2586 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3705 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_3971 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2644 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3725 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_3987 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2699 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3744 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4003 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2810 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3764 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1805 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3388 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3780 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_1873 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3420 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3796 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_1940 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3451 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3812 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2037 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3481 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_3828 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2102 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3538 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_3860 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2166 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3565 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_3876 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2228 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3510 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_3844 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2289 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3591 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_3892 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2352 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3616 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_3908 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2412 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3663 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_3940 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2471 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3685 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_3956 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2528 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3640 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_3924 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2584 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3706 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_3972 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2642 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3726 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_3988 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2697 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3745 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4004 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2808 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3765 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1803 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3389 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3781 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_1871 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3421 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3797 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_1938 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3452 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3813 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2035 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3482 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_3829 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2100 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3539 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_3861 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2164 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3566 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_3877 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2226 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3511 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_3845 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2287 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3592 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_3893 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2350 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3617 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_3909 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2410 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3664 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_3941 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2469 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3686 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_3957 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2526 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3641 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_3925 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2582 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3707 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_3973 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2640 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3727 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_3989 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2695 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3746 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4005 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2806 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3766 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1801 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3390 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3782 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_1869 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3422 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3798 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_1936 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3453 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3814 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2033 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3483 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_3830 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2098 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3540 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_3862 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2162 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3567 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_3878 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2224 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3512 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_3846 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2285 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3593 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_3894 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2348 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3618 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_3910 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2408 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3665 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_3942 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2467 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3687 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_3958 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2524 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3642 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_3926 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2580 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3708 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_3974 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2638 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3728 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_3990 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2693 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3747 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4006 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2804 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3767 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1799 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3391 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3783 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_1867 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3423 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3799 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_1934 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3454 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3815 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2031 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3484 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_3831 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2096 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3541 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_3863 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2160 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3568 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_3879 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2222 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3513 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_3847 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2283 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3594 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_3895 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2346 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3619 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_3911 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2406 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3666 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_3943 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2465 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3688 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_3959 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2522 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3643 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_3927 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2578 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3709 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_3975 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2636 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3729 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_3991 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2691 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3748 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4007 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2802 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3768 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1797 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3392 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3784 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_1865 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3424 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3800 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_1932 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3455 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3816 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2029 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3485 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_3832 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2094 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3542 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_3864 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2158 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3569 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_3880 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2220 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3514 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_3848 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2281 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3595 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_3896 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2344 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3620 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_3912 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2404 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3667 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_3944 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2463 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3689 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_3960 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2520 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3644 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_3928 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2576 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3710 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_3976 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2634 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3730 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_3992 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2689 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3749 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4008 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2800 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3769 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1795 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3393 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3785 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_1863 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3425 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3801 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_1930 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3456 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3817 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2027 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3486 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_3833 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2092 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3543 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_3865 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2156 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3570 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_3881 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2218 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3515 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_3849 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2279 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3596 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_3897 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2342 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3621 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_3913 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2402 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3668 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_3945 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2461 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3690 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_3961 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2518 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3645 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_3929 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2574 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3711 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_3977 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2632 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3731 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_3993 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2687 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3750 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4009 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2798 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3770 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1793 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3394 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3786 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_1861 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3426 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3802 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_1928 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3457 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3818 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2025 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3487 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_3834 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2090 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3544 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_3866 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2154 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3571 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_3882 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2216 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3516 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_3850 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2277 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3597 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_3898 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2340 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3622 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_3914 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2400 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3669 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_3946 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2459 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3691 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_3962 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2516 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_3930 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2572 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3712 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_3978 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2630 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3732 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_3994 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2685 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3751 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4010 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2796 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3771 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1791 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3395 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3787 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_1859 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3427 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3803 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_1926 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3458 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3819 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2023 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3488 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_3835 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2088 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3545 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_3867 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2152 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3572 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_3883 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2214 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3517 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_3851 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2275 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3598 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_3899 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2338 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3623 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_3915 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2398 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3670 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_3947 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2457 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3692 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_3963 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2514 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3647 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_3931 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2570 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3713 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_3979 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2628 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3733 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_3995 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2683 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3752 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4011 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2794 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s0/vgamod/h_count[2]_GND_305_o_equal_131_o<2>1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/h_count[0] ),
    .O(\s0/vgamod/h_count[2]_GND_305_o_equal_131_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3397 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_1855 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3429 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_1922 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3460 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2019 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2084 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3547 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2148 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3574 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2210 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3519 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2271 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3600 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2334 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3625 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2394 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3672 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2453 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3694 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2510 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3649 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2566 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3715 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2624 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3735 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2679 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3754 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2790 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT61  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/buff0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT61  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/attr0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3036_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [5]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N211)
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4142  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4141 )
  );
  LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out66  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out65_5760 )
  );
  LUT6 #(
    .INIT ( 64'hA820A820FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out56  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out55_5772 )
  );
  LUT6 #(
    .INIT ( 64'hF7D5A280A280A280 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [14])
  );
  LUT6 #(
    .INIT ( 64'hF7D5A280A280A280 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [15])
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \s1/i8088/tcore/exec/alu/muldiv/as1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/as )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/addsub/xs1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/addsub/xs )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<7>LogicTrst1  (
    .I0(\s1/u7/rq_7_196 ),
    .I1(\s2/aen_brd_30 ),
    .O(\a[7] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<5>LogicTrst1  (
    .I0(\s1/u7/rq_5_202 ),
    .I1(\s2/aen_brd_30 ),
    .O(\a[5] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<6>LogicTrst1  (
    .I0(\s1/u7/rq_6_203 ),
    .I1(\s2/aen_brd_30 ),
    .O(\a[6] )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \a<10>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s2/b5_5463 ),
    .I2(\s1/u9/rq_2_207 ),
    .O(\a[10] )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15])
  );
  LUT5 #(
    .INIT ( 32'hE41B1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14])
  );
  LUT5 #(
    .INIT ( 32'hE41B1BE4 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h1010101110101000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh10711  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1071 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11121  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1112 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1211  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh121 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11101  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1110 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301_SW0  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(N119)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out415  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851_SW0  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(N115)
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[13] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[15] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3037_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [4]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N213)
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out67  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out66_5761 )
  );
  LUT5 #(
    .INIT ( 32'h00022222 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out57  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out56_5773 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [1]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [0]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N221)
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [3]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<32>1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/cpu_dat_o [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[32] )
  );
  LUT6 #(
    .INIT ( 64'h8080808080000080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/addr_exec [2]),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/Mmux_ir36_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/lsb_i/q [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/modrm [2]),
    .O(N28)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/Mmux_n004411  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[19] ),
    .O(\s1/i8088/n0044 [0])
  );
  LUT6 #(
    .INIT ( 64'h1F0F1E0E11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh651  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh65 )
  );
  LUT6 #(
    .INIT ( 64'h0200FFFF02000000 ))
  \s1/i8088/tcore/decode/Mmux_f11  (
    .I0(\s1/i8088/lsb_i/q [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/fdec [0])
  );
  LUT6 #(
    .INIT ( 64'h1F0F1E0E11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1081  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [5]),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh108 )
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out724  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_5741 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out722_5756 ),
    .O(\s1/i8088/tcore/addr_exec [8])
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4766 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/bus_b [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [1]),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4778 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h555555D500000080 ))
  \s1/i8088/tcore/decode/Mmux_f31  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/fdec [2])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh81  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8888888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out213  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out211 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_5829 )
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<7>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [1]),
    .O(\s1/i8088/tcore/exec/alu/arl [1])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1072  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1071 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh107 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4288  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4287_5957 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42816  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o42815_5965 )
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<8>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h5511551010111010 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ),
    .I3(\s1/i8088/tcore/block_or_hlt_667 ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5574 ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<9>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<10>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<11>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11])
  );
  LUT6 #(
    .INIT ( 64'hFF1FF111EE0EE000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1262  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh126 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out817_5735 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out717  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_5751 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out423  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out421 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out422_5795 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out321  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out319 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out320_5816 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8080AA80 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4145  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4143 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_6049 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4149  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2002_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4148_6052 )
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<12>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<13>  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h5555557500000020 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh2911  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4318  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_1976_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4319_5941 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43117_5949 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4348  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4347_6000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43416  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_1972_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43415_6008 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43612  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_1969_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o43611_6066 )
  );
  LUT6 #(
    .INIT ( 64'hFF1FF111EE0EE000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4163  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh151 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4162_6070 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6081 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6093 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh13721  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1372 )
  );
  LUT6 #(
    .INIT ( 64'hFF1FF111EE0EE000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh128  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh121 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh12 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3211  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh321 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out217  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_1987_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_5832 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_1981_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out117_5850 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(N119),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh301_4370 )
  );
  LUT6 #(
    .INIT ( 64'h282A080A20220002 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N117),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_5845 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7D5A280 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo1311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4772 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA56565666 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131  (
    .I0(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_18_o_add_8_OUT_cy<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF3FAAAAAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out810  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_5729 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_5728 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out89_5730 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o111  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .O(\s1/i8088/tcore/exec/alu/arl [4])
  );
  LUT4 #(
    .INIT ( 16'h888A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4281  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o141  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .O(\s1/i8088/tcore/exec/alu/arl [7])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o131  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [6]),
    .O(\s1/i8088/tcore/exec/alu/arl [6])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [5]),
    .O(\s1/i8088/tcore/exec/alu/arl [5])
  );
  LUT5 #(
    .INIT ( 32'hBBBA888A ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out612  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_5765 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out512  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_5777 )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o171  (
    .I0(\s1/i8088/tcore/pc [6]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/cpu_adr_o [6])
  );
  LUT6 #(
    .INIT ( 64'h20A8202020202020 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/omemalu[11] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/omemalu[7] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[11]_MUX_3054_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3054_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[9]_MUX_3056_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3056_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[8]_MUX_3057_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3057_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [0]),
    .O(\s1/i8088/tcore/exec/alu/arl [0])
  );
  LUT6 #(
    .INIT ( 64'h20A8202020202020 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>21  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[29] ),
    .I2(\s1/i8088/tcore/exec/omemalu[10] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/exec/omemalu[7] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[10]_MUX_3055_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3055_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o161  (
    .I0(\s1/i8088/tcore/pc [5]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/cpu_adr_o [5])
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out71  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o181  (
    .I0(\s1/i8088/tcore/pc [7]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/cpu_adr_o [7])
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[12]_MUX_3053_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3053_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[13]_MUX_3052_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3052_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[14]_MUX_3051_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3051_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[15]_MUX_3050_o11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3050_o )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o141  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/cpu_adr_o [3])
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o1211  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 )
  );
  LUT6 #(
    .INIT ( 64'h82A2DFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o111  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3038_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [3]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N215)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3039_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [2]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N217)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3040_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [1]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3041_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N219)
  );
  LUT4 #(
    .INIT ( 16'h7555 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>211  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/wr_high1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[22] ),
    .I4(\s1/i8088/tcore/block_or_hlt_667 ),
    .I5(\s1/i8088/tcore/div_exc ),
    .O(\s1/i8088/tcore/exec/wr_high )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/rom_ir[35] ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_1_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_1980_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_28_o_equal_5_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6037 )
  );
  LUT5 #(
    .INIT ( 32'hEBBE4114 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags12  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/bus_b [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .I4(\s1/i8088/tcore/exec/alu/arlog/cfoadd ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags11_5857 )
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6030 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT251  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<31> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT241  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT221  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT211  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [12]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT201  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [11]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [10]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [9]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [8]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEA08AAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT151  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<7> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT141  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT131  (
    .I0(\s1/i8088/tcore/exec/bus_b [5]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT121  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT111  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT101  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT91  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT18  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \s1/i8088/tcore/decode/_n01121  (
    .I0(\s1/i8088/tcore/decode/_n01101_843 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_913 ),
    .I3(\s1/i8259/irr_0_79 ),
    .I4(\s1/i8259/recint_88 ),
    .O(\s1/i8088/tcore/decode/_n0112 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir221  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[29] )
  );
  LUT6 #(
    .INIT ( 64'h55545554FFFF5554 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state12  (
    .I0(\s1/i8088/tcore/need_off ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5653 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5652 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ),
    .I4(\s1/i8088/tcore/need_modrm ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5573 )
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAAAAAAAAAA ))
  \s1/i8088/tcore/decode/opcode_deco/need_off2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_10_o_equal_216_o ),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off1_5676 )
  );
  LUT6 #(
    .INIT ( 64'h0404040404040400 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state11  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/need_off ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5652 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm2_938 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5653 ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 )
  );
  LUT5 #(
    .INIT ( 32'h00000100 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_out_regs11  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .I3(\s1/i8088/n0045 [0]),
    .I4(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .O(\s1/i8088/ld_out_regs )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir101  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[18] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[18] )
  );
  LUT3 #(
    .INIT ( 8'h60 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h80880080 ))
  \s0/vgamod/Madd_vga_addr_cy<8>11  (
    .I0(\s0/vgamod/ver_addr [3]),
    .I1(\s0/vgamod/ver_addr [4]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I4(\s0/vgamod/hor_addr [6]),
    .O(\s0/vgamod/Madd_vga_addr_cy [8])
  );
  LUT5 #(
    .INIT ( 32'h6A56AAAA ))
  \s0/vgamod/Madd_vga_addr_xor<8>11  (
    .I0(\s0/vgamod/ver_addr [4]),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I4(\s0/vgamod/ver_addr [3]),
    .O(\s0/vgamod/vga_addr [8])
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF690 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_23_o_mux_25_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_23_o_GND_23_o_add_20_OUT [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_23_o_mux_25_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT11  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/h_count[0] ),
    .I3(\s0/vgamod/char_data_out [0]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT31  (
    .I0(\s0/vgamod/vga_shift [1]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [2]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT51  (
    .I0(\s0/vgamod/vga_shift [3]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [4]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT71  (
    .I0(\s0/vgamod/vga_shift [5]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [6]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT21  (
    .I0(\s0/vgamod/vga_shift [0]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [1]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT41  (
    .I0(\s0/vgamod/vga_shift [2]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [3]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT61  (
    .I0(\s0/vgamod/vga_shift [4]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [5]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT81  (
    .I0(\s0/vgamod/vga_shift [6]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/h_count[0] ),
    .I4(\s0/vgamod/char_data_out [7]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBEEEBBBE14441114 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/ver_addr [2]),
    .I4(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I5(\s0/vgamod/attr0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBEEEBBBE14441114 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT91  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/ver_addr [2]),
    .I4(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I5(\s0/vgamod/buff0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hBEEB1441 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT81  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I4(\s0/vgamod/buff0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hBEEB1441 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT81  (
    .I0(\s0/vgamod/vga2_rw_512 ),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_609 ),
    .I4(\s0/vgamod/attr0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s1/i8088/tcore/hlt_out1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8259/irr_0_79 ),
    .I2(\s1/i8259/recint_88 ),
    .O(\s1/i8088/tcore/hlt_out )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8259/inta_n_GND_58_o_AND_639_o1  (
    .I0(\s1/i8259/recint_88 ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s1/i8288/state_FSM_FFd2_183 ),
    .I3(\s1/i8288/inta_191 ),
    .O(\s1/i8259/inta_n_GND_58_o_AND_639_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<4>11  (
    .I0(xior_n),
    .I1(ppi_cs_n),
    .I2(xa[1]),
    .I3(xa[0]),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o21  (
    .I0(\s1/i8088/tcore/pc [10]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [10]),
    .O(\s1/i8088/cpu_adr_o [10])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o31  (
    .I0(\s1/i8088/tcore/pc [11]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [11]),
    .O(\s1/i8088/cpu_adr_o [11])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o41  (
    .I0(\s1/i8088/tcore/pc [12]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [12]),
    .O(\s1/i8088/cpu_adr_o [12])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o51  (
    .I0(\s1/i8088/tcore/pc [13]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [13]),
    .O(\s1/i8088/cpu_adr_o [13])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o61  (
    .I0(\s1/i8088/tcore/pc [14]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [14]),
    .O(\s1/i8088/cpu_adr_o [14])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o71  (
    .I0(\s1/i8088/tcore/pc [15]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [15]),
    .O(\s1/i8088/cpu_adr_o [15])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o81  (
    .I0(\s1/i8088/tcore/pc [16]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [16]),
    .O(\s1/i8088/cpu_adr_o [16])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o91  (
    .I0(\s1/i8088/tcore/pc [17]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [17]),
    .O(\s1/i8088/cpu_adr_o [17])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o101  (
    .I0(\s1/i8088/tcore/pc [18]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [18]),
    .O(\s1/i8088/cpu_adr_o [18])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o111  (
    .I0(\s1/i8088/tcore/pc [19]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [19]),
    .O(\s1/i8088/cpu_adr_o [19])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o191  (
    .I0(\s1/i8088/tcore/pc [8]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [8]),
    .O(\s1/i8088/cpu_adr_o [8])
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o201  (
    .I0(\s1/i8088/tcore/pc [9]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/cpu_adr_o [9])
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  \s1/i8088/tcore/decode/n0099<3>10_SW0_SW1_G  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .I3(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(N718)
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  \s1/i8088/tcore/decode/Mmux_n0099711_SW0_SW1_G  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/decode/dive_911 ),
    .I2(\s1/i8088/tcore/decode/tfle_910 ),
    .I3(\s1/i8088/tcore/decode/ext_int_730 ),
    .O(N720)
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/adp<0>LogicTrst2_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [0]),
    .O(N781)
  );
  LUT6 #(
    .INIT ( 64'h0001000044454444 ))
  \s1/adp<0>LogicTrst2  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/lsb_o/q [0]),
    .I5(N781),
    .O(\s1/adp<0>LogicTrst2_5526 )
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/adp<1>LogicTrst2_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [1]),
    .O(N783)
  );
  LUT6 #(
    .INIT ( 64'h0001000044454444 ))
  \s1/adp<1>LogicTrst2  (
    .I0(\s1/i8088/write_bus_ale_AND_600_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/lsb_o/q [1]),
    .I5(N783),
    .O(\s1/adp<1>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o428 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4282_5953 ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .O(N785)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00000080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4285  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(N785),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4284 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \s1/i8088/tcore/Mmux_ir13_SW1  (
    .I0(\s1/i8088/tcore/fdec [1]),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/rom_ir[23] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .O(N787)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF8AFFFF ))
  \s1/i8088/tcore/Mmux_ir13  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I1(N787),
    .I2(\s1/i8088/tcore/fdec [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[20] )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_SW0  (
    .I0(\s1/i8088/tcore/addr_exec [2]),
    .I1(\s1/i8088/tcore/addr_exec [3]),
    .I2(\s1/i8088/tcore/addr_exec [4]),
    .I3(\s1/i8088/tcore/addr_exec [6]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(N789)
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110  (
    .I0(\s1/i8088/tcore/addr_exec [16]),
    .I1(\s1/i8088/tcore/addr_exec [17]),
    .I2(\s1/i8088/tcore/addr_exec [18]),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [0]),
    .I5(N789),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18_SW0  (
    .I0(\s1/i8088/tcore/exec/omemalu[14] ),
    .I1(\s1/i8088/tcore/exec/omemalu[15] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6131 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6132 ),
    .I4(\s1/i8088/tcore/exec/omemalu[12] ),
    .I5(\s1/i8088/tcore/exec/omemalu[13] ),
    .O(N791)
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18  (
    .I0(\s1/i8088/tcore/addr_exec [19]),
    .I1(\s1/i8088/tcore/exec/aluout [31]),
    .I2(N791),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [1]),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>112  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u9/rq_3_208 ),
    .I2(\s1/u9/rq_4_209 ),
    .I3(\s1/u9/rq_5_210 ),
    .I4(\s1/u9/rq_6_211 ),
    .I5(\s1/u9/rq_7_204 ),
    .O(\s1/i8259/Mmux_GND_58_o_din[7]_mux_14_OUT<7>112_5518 )
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out224  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_5822 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_5837 ),
    .O(\s1/i8088/tcore/addr_exec [11])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out124  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_5839 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_5855 ),
    .O(\s1/i8088/tcore/addr_exec [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEFFF ))
  \s3/ls0/Mmux_y41  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/u7/rq_7_196 ),
    .I2(\s1/u7/rq_5_202 ),
    .I3(\s1/u7/rq_6_203 ),
    .I4(\s1/u9/rq_0_205 ),
    .I5(\s1/u9/rq_1_206 ),
    .O(ppi_cs_n)
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<16>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [0]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<17>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [1]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<18>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<19>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<20>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [4]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<21>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [5]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<22>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/cpu_dat_o [6]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<14>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<15>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_lut<0>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_23_o_add_8_OUT_lut<0>_1463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<8>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<9>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<10>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<11>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<12>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<13>1  (
    .I0(N392),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13])
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o443_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4311_4361 ),
    .O(N793)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFA8FFA8FFA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o443  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41821 ),
    .I2(N793),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh129 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4411 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o442 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  xmemw_nLogicTrst1 (
    .I0(\s1/i8288/mrdc_190 ),
    .I1(\s1/i8288/state_FSM_FFd2_183 ),
    .I2(\s2/aen_brd_30 ),
    .O(xmemw_n)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c51  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .O(\s1/i8088/cpu_dat_o [12])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c61  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .O(\s1/i8088/cpu_dat_o [13])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c71  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4551 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .O(\s1/i8088/cpu_dat_o [14])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<16>11  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1511  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh151 )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \a<9>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s2/b5_5463 ),
    .I2(\s1/u9/rq_1_206 ),
    .O(\a[9] )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \a<8>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s2/b5_5463 ),
    .I2(\s1/u9/rq_0_205 ),
    .O(\a[8] )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \a<12>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s2/b5_5463 ),
    .I2(\s1/u9/rq_4_209 ),
    .O(\a[12] )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \a<11>LogicTrst1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s2/b5_5463 ),
    .I2(\s1/u9/rq_3_208 ),
    .O(\a[11] )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh12611  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1261 )
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h51555D55AEAAA2AA ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .I2(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_attr_addr111  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_2_207 ),
    .I4(\s0/vgamod/attr_addr [9]),
    .O(\s0/vgamod/new_attr_addr [9])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_buff_addr111  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_2_207 ),
    .I4(\s0/vgamod/buff_addr [9]),
    .O(\s0/vgamod/new_buff_addr [9])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr61  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_5_202 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/attr_addr [4]),
    .O(\s0/vgamod/new_attr_addr [4])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr61  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_5_202 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/buff_addr [4]),
    .O(\s0/vgamod/new_buff_addr [4])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr81  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_7_196 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/attr_addr [6]),
    .O(\s0/vgamod/new_attr_addr [6])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr81  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_7_196 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/buff_addr [6]),
    .O(\s0/vgamod/new_buff_addr [6])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr71  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_6_203 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/attr_addr [5]),
    .O(\s0/vgamod/new_attr_addr [5])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr71  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_6_203 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/buff_addr [5]),
    .O(\s0/vgamod/new_buff_addr [5])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr51  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_4_201 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/attr_addr [3]),
    .O(\s0/vgamod/new_attr_addr [3])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr51  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_4_201 ),
    .I2(\s2/aen_brd_30 ),
    .I3(\s0/vgamod/buff_addr [3]),
    .O(\s0/vgamod/new_buff_addr [3])
  );
  LUT6 #(
    .INIT ( 64'h0008000800080000 ))
  \s0/vgamod/new_buff1  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s0/vgamod/mem_range_397 ),
    .I2(\a[0] ),
    .I3(\s2/aen_brd_30 ),
    .I4(\s1/i8288/amwc_194 ),
    .I5(\s1/i8288/mrdc_190 ),
    .O(\s0/vgamod/new_buff )
  );
  LUT6 #(
    .INIT ( 64'h4000400040000000 ))
  \s0/vgamod/new_attr<0>1  (
    .I0(\s2/aen_brd_30 ),
    .I1(\s1/i8288/state_FSM_FFd2_183 ),
    .I2(\a[0] ),
    .I3(\s0/vgamod/mem_range_397 ),
    .I4(\s1/i8288/amwc_194 ),
    .I5(\s1/i8288/mrdc_190 ),
    .O(\s0/vgamod/new_attr )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s0/vgamod/_n0372_inv1  (
    .I0(\a[0] ),
    .I1(\s1/i8288/mrdc_190 ),
    .I2(\s1/i8288/state_FSM_FFd2_183 ),
    .I3(\s2/aen_brd_30 ),
    .I4(\s0/vgamod/mem_range_397 ),
    .O(\s0/vgamod/new_buff_we )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s0/vgamod/_n0409_inv1  (
    .I0(\a[0] ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s1/i8288/state_FSM_FFd2_183 ),
    .I3(\s1/i8288/mrdc_190 ),
    .I4(\s0/vgamod/mem_range_397 ),
    .O(\s0/vgamod/new_attr_we )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1291  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh129 )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \s1/i8088/tcore/Mmux_cpu_adr_o151  (
    .I0(\s1/i8088/tcore/pc [4]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/cpu_adr_o [4])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir241  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/ir[30] )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_23_o_add_8_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFB04EA1551AE40BF ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o1511  (
    .I0(N392),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4784 ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFFFFFF7 ))
  \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o )
  );
  LUT6 #(
    .INIT ( 64'h082A4C6E082A5D7F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11111  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4164_6072 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4364_6059 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 )
  );
  LUT5 #(
    .INIT ( 32'hD0888088 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<15> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out1311  (
    .I0(\s1/i8088/tcore/rom_ir[24] ),
    .I1(\s1/i8088/tcore/rom_ir[23] ),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1114 )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_23_o_add_2_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \s3/rasc1  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s1/i8288/amwc_194 ),
    .I3(\s1/i8288/mrdc_190 ),
    .O(\s3/rasc )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s6/rb3/central_ram_core/we1  (
    .I0(\s1/i8288/state_FSM_FFd2_183 ),
    .I1(\s1/i8288/mrdc_190 ),
    .I2(\s2/aen_brd_30 ),
    .O(\s6/rb0/central_ram_core/we )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N745),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_5829 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N747),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_5847 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_5854 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out823  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N751),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_5732 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out822 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41414  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N769),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4144_6049 ),
    .O(\s1/i8088/tcore/exec/alu/rot[14] )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_811_o ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 )
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_attr_addr21  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_3_208 ),
    .I4(\s0/vgamod/attr_addr [10]),
    .O(\s0/vgamod/new_attr_addr [10])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_attr_addr91  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_0_205 ),
    .I4(\s0/vgamod/attr_addr [7]),
    .O(\s0/vgamod/new_attr_addr [7])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_attr_addr101  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_1_206 ),
    .I4(\s0/vgamod/attr_addr [8]),
    .O(\s0/vgamod/new_attr_addr [8])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_buff_addr21  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_3_208 ),
    .I4(\s0/vgamod/buff_addr [10]),
    .O(\s0/vgamod/new_buff_addr [10])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_buff_addr91  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_0_205 ),
    .I4(\s0/vgamod/buff_addr [7]),
    .O(\s0/vgamod/new_buff_addr [7])
  );
  LUT5 #(
    .INIT ( 32'h7F5D2A08 ))
  \s0/vgamod/Mmux_new_buff_addr101  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_30 ),
    .I2(\s2/b5_5463 ),
    .I3(\s1/u9/rq_1_206 ),
    .I4(\s0/vgamod/buff_addr [8]),
    .O(\s0/vgamod/new_buff_addr [8])
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out428_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out426 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .O(N743)
  );
  LUT6 #(
    .INIT ( 64'h555455545554FFFF ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/need_modrm ),
    .I4(\s1/i8088/tcore/need_imm ),
    .I5(\s1/i8088/tcore/need_off ),
    .O(N763)
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out326_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out324 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .O(N765)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<0>  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<1>  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<2>  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<3>  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<4>  (
    .I0(\s1/i8088/tcore/decode/seq [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<5>  (
    .I0(\s1/i8088/tcore/decode/seq [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<6>  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<7>  (
    .I0(\s1/i8088/tcore/decode/seq [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<8>  (
    .I0(\s1/i8088/tcore/decode/seq [8]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00808080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41241  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_27_o_GND_27_o_sub_31_OUT<3>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4124 )
  );
  LUT6 #(
    .INIT ( 64'h00EF10FFFF10EF00 ))
  \s1/i8088/Madd_calculated_addr_lut<4>  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/pc [4]),
    .I4(\s1/i8088/tcore/addr_exec [4]),
    .I5(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(\s1/i8088/Madd_calculated_addr_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu51  (
    .I0(\s1/i8088/tcore/addr_exec [13]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[13] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu71  (
    .I0(\s1/i8088/tcore/addr_exec [15]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[15] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu61  (
    .I0(\s1/i8088/tcore/addr_exec [14]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[14] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu41  (
    .I0(\s1/i8088/tcore/addr_exec [12]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[12] )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8288/s_n[2]_s_n[2]_OR_915_o1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[32] ),
    .I4(s1_n),
    .O(\s1/i8288/s_n[2]_s_n[2]_OR_915_o )
  );
  LUT6 #(
    .INIT ( 64'h1111111110111111 ))
  \s1/i8288/s_n[2]_GND_103_o_equal_26_o<2>1  (
    .I0(s1_n),
    .I1(s0_n),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[32] ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8288/s_n[2]_GND_103_o_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h4444440444444444 ))
  \s1/i8288/s_n[2]_GND_103_o_equal_24_o<2>1  (
    .I0(s1_n),
    .I1(s0_n),
    .I2(\s1/i8088/tcore/rom_ir[32] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_GND_103_o_equal_24_o )
  );
  LUT6 #(
    .INIT ( 64'h4444440444444444 ))
  \s1/i8288/s_n[2]_GND_103_o_equal_25_o<2>1  (
    .I0(s0_n),
    .I1(s1_n),
    .I2(\s1/i8088/tcore/rom_ir[32] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_GND_103_o_equal_25_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8288/s_n[2]_PWR_58_o_equal_23_o<2>1  (
    .I0(s0_n),
    .I1(\s1/i8088/tcore/rom_ir[32] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(s1_n),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_PWR_58_o_equal_23_o )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/hlt_in2  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(N795),
    .I3(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I4(\s1/i8259/recint_88 ),
    .I5(\s1/i8259/irr_0_79 ),
    .O(\s1/i8088/tcore/hlt_in2_5560 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu141  (
    .I0(\s1/i8088/tcore/addr_exec [7]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[7] )
  );
  LUT6 #(
    .INIT ( 64'h11111111111111F1 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero111  (
    .I0(\s1/i8088/tcore/addr_exec [8]),
    .I1(\s1/i8088/tcore/addr_exec [9]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6135 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00808000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o41221  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_27_o_GND_27_o_sub_31_OUT_cy [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4122 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \s1/i8088/tcore/hlt_in2_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [6]),
    .O(N795)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_23_OUT_cy<0>_rt_6705 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_23_o_GND_23_o_add_20_OUT_cy<0>_rt_6706 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b1101  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b110_6707 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/regfile/addr_b<2>  (
    .I0(\s1/i8088/tcore/ir[8] ),
    .I1(\s1/i8088/tcore/ir[9] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4673 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l_2_1_6708 )
  );
  LUT6 #(
    .INIT ( 64'h0000A2AA0000AAAA ))
  \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1_1  (
    .I0(\s1/i8088/tcore/ir[34] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/Mmux_ir201_6723 ),
    .O(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1_6709 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_2_1_6710 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_1_1_6711 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_1  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_0_1_6712 )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l_2_2_6713 )
  );
  LUT6 #(
    .INIT ( 64'h7373734040734040 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_1  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/ir[33] ),
    .I2(N58),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_540_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b14_6714 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_4832 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_539_o1_6709 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a2_6715 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_0_2_6716 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_2_2_6717 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_1_2_6718 )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/opcode_l_2_3_6719 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_0_3_6720 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_2_3_6721 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_1_3_6722 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<0> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_0_4_6724 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_2_4_6725 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_6_o_select_49_OUT<1> ),
    .R(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/fetch/state_1_4_6726 )
  );
  LUT6 #(
    .INIT ( 64'hD2D2F0F0FF52FF70 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611_1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1622 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_31_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611_6727 )
  );
  BUFGP   USER_CLK_BUFGP (
    .I(USER_CLK),
    .O(USER_CLK_BUFGP_0)
  );
  BUFG   \s1/ale_BUFG  (
    .I(\s1/ale ),
    .O(\s1/ale_BUFG_54 )
  );
  INV   \s0/vgamod/Mcount_v_count_lut<0>_INV_0  (
    .I(\s0/vgamod/v_count [0]),
    .O(\s0/vgamod/Mcount_v_count_lut [0])
  );
  INV   \s0/vgamod/Mcount_blink_count_lut<0>_INV_0  (
    .I(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/Mcount_blink_count_lut [0])
  );
  INV   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut<1>_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1])
  );
  INV   \s1/i8259/irr_clr[0]_PWR_53_o_AND_641_o1_INV_0  (
    .I(\s1/i8259/irr_clr [0]),
    .O(\s1/i8259/irr_clr[0]_PWR_53_o_AND_641_o )
  );
  INV   \s1/i8259/Mmux_dout[7]_GND_58_o_mux_36_OUT<0>121_INV_0  (
    .I(\s1/i8259/isr [0]),
    .O(\s1/i8259/dout[7]_GND_58_o_mux_36_OUT<2> )
  );
  INV   \s1/i8088/tcore/fetch/block_inv1_INV_0  (
    .I(\s1/i8088/tcore/block_or_hlt_667 ),
    .O(\s1/i8088/tcore/decode/block_inv )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<16>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3316 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_226_o )
  );
  INV   \s2/_n00681_INV_0  (
    .I(\s2/holda_31 ),
    .O(\s2/_n0068 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3575 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3601 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3626 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3673 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3695 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3650 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3736 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3755 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags910  (
    .I0(N797),
    .I1(N798),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags99 )
  );
  LUT5 #(
    .INIT ( 32'h14BEBE14 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags910_F  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/rot[7] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[6] ),
    .I3(\s1/i8088/tcore/exec/alu/rot[14] ),
    .I4(\s1/i8088/tcore/exec/alu/rot[15] ),
    .O(N797)
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags910_G  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .O(N798)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154  (
    .I0(N799),
    .I1(N800),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [9]),
    .O(N799)
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_G  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/strf [9]),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 ),
    .O(N800)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags17  (
    .I0(N801),
    .I1(N802),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/exec/oflags [0])
  );
  LUT5 #(
    .INIT ( 32'h2020A820 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_F  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags1 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags11_5857 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/log ),
    .O(N801)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/cf_mul ),
    .I3(\s1/i8088/tcore/exec/alu/oth [0]),
    .I4(\s1/i8088/tcore/exec/alu/cf_rot ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags14_5859 ),
    .O(N802)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out212  (
    .I0(N803),
    .I1(N804),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out211 )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out212_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .O(N803)
  );
  LUT6 #(
    .INIT ( 64'h1111100010001000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out212_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .O(N804)
  );
  MUXF7   \s1/i8088/tcore/decode/opcode_deco/out13  (
    .I0(N805),
    .I1(N806),
    .S(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/need_modrm )
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_F  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .O(N805)
  );
  LUT6 #(
    .INIT ( 64'hC944414511111111 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_G  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N806)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out825  (
    .I0(N807),
    .I1(N808),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/addr_exec [9])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out825_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [9]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 ),
    .I5(\s1/i8088/tcore/exec/alu/add [9]),
    .O(N807)
  );
  LUT6 #(
    .INIT ( 64'hFDDDFDDDFD88A888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out825_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_5727 ),
    .I2(\s1/i8088/tcore/exec/alu/oth [9]),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out822 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out89_5730 ),
    .O(N808)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out813  (
    .I0(N809),
    .I1(N810),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out812 )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out813_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh301_4370 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .O(N809)
  );
  LUT6 #(
    .INIT ( 64'h1111100010001000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out813_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4113 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N810)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362  (
    .I0(N811),
    .I1(N812),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4361 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4171 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .O(N811)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4362_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .O(N812)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out63  (
    .I0(N813),
    .I1(N814),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out62 )
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out63_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp [15]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(N813)
  );
  LUT6 #(
    .INIT ( 64'hA2AA80AAA2888088 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out63_G  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/strf [15]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/bus_b [15]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15]),
    .O(N814)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out88  (
    .I0(N815),
    .I1(N816),
    .S(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_5728 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out88_F  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .O(N815)
  );
  LUT6 #(
    .INIT ( 64'h5555440444044404 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out88_G  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_18_o_sub_4_OUT<9> ),
    .O(N816)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out16  (
    .I0(N817),
    .I1(N818),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth [0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out16_F  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N817)
  );
  LUT6 #(
    .INIT ( 64'hFEEE8CC954448CC9 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out16_G  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [0]),
    .O(N818)
  );
  MUXF7   \s1/i8088/tcore/block_or_hlt  (
    .I0(N819),
    .I1(N820),
    .S(\s1/i8088/ctrl_fsm/state_FSM_FFd2_118 ),
    .O(\s1/i8088/tcore/block_or_hlt_667 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF1 ))
  \s1/i8088/tcore/block_or_hlt_F  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I3(\s1/i8088/tcore/hlt_668 ),
    .I4(\s1/i8088/tcore/hlt_in ),
    .O(N819)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFBF ))
  \s1/i8088/tcore/block_or_hlt_G  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_119 ),
    .I3(\s1/i8088/tcore/hlt_668 ),
    .I4(\s1/i8088/tcore/hlt_in ),
    .O(N820)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags33  (
    .I0(N821),
    .I1(N822),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags32 )
  );
  LUT5 #(
    .INIT ( 32'hEBBE4114 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags33_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/add [4]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags3 ),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'hD90000D900D9D900 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags33_G  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(N822)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441  (
    .I0(N823),
    .I1(N824),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o44 )
  );
  LUT6 #(
    .INIT ( 64'h1010DD1010101110 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441_F  (
    .I0(N113),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .O(N823)
  );
  LUT6 #(
    .INIT ( 64'h22E200E022220020 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o441_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(N824)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192  (
    .I0(N825),
    .I1(N826),
    .S(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .O(N825)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4192_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2570_o4182 ),
    .O(N826)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115  (
    .I0(N827),
    .I1(N828),
    .S(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6032 )
  );
  LUT5 #(
    .INIT ( 32'h2020A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh851_4360 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .O(N827)
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .O(N828)
  );
  MUXF7   \s1/i8088/tcore/exec/wr_reg3  (
    .I0(N829),
    .I1(N830),
    .S(\s1/i8088/tcore/ir[20] ),
    .O(\s1/i8088/tcore/exec/wr_reg )
  );
  LUT6 #(
    .INIT ( 64'h4040004040000000 ))
  \s1/i8088/tcore/exec/wr_reg3_F  (
    .I0(\s1/i8088/tcore/block_or_hlt_667 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[21] ),
    .I3(\s1/i8088/tcore/ir[10] ),
    .I4(\s1/i8088/tcore/exec/wr_reg1_5682 ),
    .I5(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ),
    .O(N829)
  );
  LUT6 #(
    .INIT ( 64'h4555555555555555 ))
  \s1/i8088/tcore/exec/wr_reg3_G  (
    .I0(\s1/i8088/tcore/block_or_hlt_667 ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[24] ),
    .I5(\s1/i8088/tcore/exec/alu/div_exc9_5723 ),
    .O(N830)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0  (
    .I0(N831),
    .I1(N832),
    .S(\s1/i8088/tcore/exec/a [3]),
    .O(N777)
  );
  LUT5 #(
    .INIT ( 32'h08282820 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0_F  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .O(N831)
  );
  LUT5 #(
    .INIT ( 32'h0B0BFF3B ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0_G  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out104_5919 ),
    .I1(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out103 ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(N832)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0  (
    .I0(N833),
    .I1(N834),
    .S(\s1/i8088/tcore/exec/bus_b [4]),
    .O(N773)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0151ABFB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6026 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(N833)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_SW0_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(N834)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129  (
    .I0(N835),
    .I1(N836),
    .S(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_9_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_6041 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2220 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_F  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6039 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_29_o_equal_13_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6038 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6040 ),
    .O(N835)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo129_G  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6038 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6040 ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .O(N836)
  );
  MUXF7   \s1/i8088/tcore/Mmux_ir201  (
    .I0(N837),
    .I1(N838),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[27] )
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \s1/i8088/tcore/Mmux_ir201_F  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/rom_ir[18] ),
    .I5(\s1/i8088/tcore/fdec [1]),
    .O(N837)
  );
  LUT6 #(
    .INIT ( 64'h88A8888888088888 ))
  \s1/i8088/tcore/Mmux_ir201_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I5(\s1/i8088/tcore/fdec [1]),
    .O(N838)
  );
  MUXF7   \s1/i8088/tcore/Mmux_ir191  (
    .I0(N839),
    .I1(N840),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[26] )
  );
  LUT6 #(
    .INIT ( 64'hEAAAFFFF2AAAFFFF ))
  \s1/i8088/tcore/Mmux_ir191_F  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[18] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/fdec [0]),
    .O(N839)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAA2AFFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir191_G  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/fdec [0]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(N840)
  );
  MUXF7   \s1/i8088/tcore/micro_data/Mmux_f21  (
    .I0(N841),
    .I1(N842),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/rom_ir[27] )
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \s1/i8088/tcore/micro_data/Mmux_f21_F  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[18] ),
    .I4(\s1/i8088/tcore/fdec [1]),
    .O(N841)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/micro_data/Mmux_f21_G  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I4(\s1/i8088/tcore/fdec [1]),
    .O(N842)
  );
  MUXF7   \s1/i8088/tcore/Mmux_ir201_1  (
    .I0(N843),
    .I1(N844),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/Mmux_ir201_6723 )
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \s1/i8088/tcore/Mmux_ir201_1_F  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/rom_ir[18] ),
    .I5(\s1/i8088/tcore/fdec [1]),
    .O(N843)
  );
  LUT6 #(
    .INIT ( 64'h88A8888888088888 ))
  \s1/i8088/tcore/Mmux_ir201_1_G  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I5(\s1/i8088/tcore/fdec [1]),
    .O(N844)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_G  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7066 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7067 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7065 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7064 ),
    .O(\s1/i8088/tcore/micro_data_N117 )
  );
  LUT5 #(
    .INIT ( 32'hDF8FDA8A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/micro_data_N80 ),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_N79 ),
    .I4(\s1/i8088/tcore/micro_data_N78 ),
    .O(\s1/i8088/tcore/micro_data_N116 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791  (
    .I0(\s1/i8088/tcore/micro_data_N116 ),
    .I1(\s1/i8088/tcore/micro_data_N117 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/rom_ir[23] )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N115 )
  );
  LUT6 #(
    .INIT ( 64'h0010100101101000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N114 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113  (
    .I0(\s1/i8088/tcore/micro_data_N114 ),
    .I1(\s1/i8088/tcore/micro_data_N115 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/micro_data_N27 ),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_N113 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_6875 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_6873 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_6874 ),
    .O(\s1/i8088/tcore/micro_data_N112 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110  (
    .I0(\s1/i8088/tcore/micro_data_N112 ),
    .I1(\s1/i8088/tcore/micro_data_N113 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data/micro_o[38] )
  );
  LUT6 #(
    .INIT ( 64'h0402868026AA0221 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N111 )
  );
  LUT6 #(
    .INIT ( 64'h2028288808088809 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N110 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111  (
    .I0(\s1/i8088/tcore/micro_data_N110 ),
    .I1(\s1/i8088/tcore/micro_data_N111 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 )
  );
  LUT6 #(
    .INIT ( 64'h8100801001100000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N109 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_F  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N108 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119  (
    .I0(\s1/i8088/tcore/micro_data_N108 ),
    .I1(\s1/i8088/tcore/micro_data_N109 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 )
  );
  LUT6 #(
    .INIT ( 64'hF3BF9FFF6DCECFF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461113_SW0_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N107 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFEFEEEE2E6477 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461113_SW0_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N106 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461113_SW0  (
    .I0(\s1/i8088/tcore/micro_data_N106 ),
    .I1(\s1/i8088/tcore/micro_data_N107 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N41 )
  );
  LUT6 #(
    .INIT ( 64'h4215204100214214 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N105 )
  );
  LUT6 #(
    .INIT ( 64'h8680C22062222028 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N104 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118  (
    .I0(\s1/i8088/tcore/micro_data_N104 ),
    .I1(\s1/i8088/tcore/micro_data_N105 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 )
  );
  LUT6 #(
    .INIT ( 64'h5220000640147000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N103 )
  );
  LUT6 #(
    .INIT ( 64'h0200002041122464 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N102 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116  (
    .I0(\s1/i8088/tcore/micro_data_N102 ),
    .I1(\s1/i8088/tcore/micro_data_N103 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 )
  );
  LUT6 #(
    .INIT ( 64'h613A613BAB50E4BE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N101 )
  );
  LUT6 #(
    .INIT ( 64'h938B8B89999B8799 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N100 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119  (
    .I0(\s1/i8088/tcore/micro_data_N100 ),
    .I1(\s1/i8088/tcore/micro_data_N101 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 )
  );
  LUT6 #(
    .INIT ( 64'h04222EA063472462 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N99 )
  );
  LUT6 #(
    .INIT ( 64'h492908A0D9899A80 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_F  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N98 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116  (
    .I0(\s1/i8088/tcore/micro_data_N98 ),
    .I1(\s1/i8088/tcore/micro_data_N99 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N97 )
  );
  LUT6 #(
    .INIT ( 64'h0080800082000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N96 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114  (
    .I0(\s1/i8088/tcore/micro_data_N96 ),
    .I1(\s1/i8088/tcore/micro_data_N97 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 )
  );
  LUT6 #(
    .INIT ( 64'h1280808011000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N95 )
  );
  LUT6 #(
    .INIT ( 64'hC01DA1D41609041C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N94 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112  (
    .I0(\s1/i8088/tcore/micro_data_N94 ),
    .I1(\s1/i8088/tcore/micro_data_N95 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 )
  );
  LUT6 #(
    .INIT ( 64'h0080808000800001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115_G  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N93 )
  );
  LUT6 #(
    .INIT ( 64'h0001100010000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N92 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115  (
    .I0(\s1/i8088/tcore/micro_data_N92 ),
    .I1(\s1/i8088/tcore/micro_data_N93 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 )
  );
  LUT6 #(
    .INIT ( 64'h0005100018050804 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_G  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N91 )
  );
  LUT6 #(
    .INIT ( 64'h00092A3994685866 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_F  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N90 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119  (
    .I0(\s1/i8088/tcore/micro_data_N90 ),
    .I1(\s1/i8088/tcore/micro_data_N91 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 )
  );
  LUT6 #(
    .INIT ( 64'hECE44C44A8A00800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_6915 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ),
    .O(\s1/i8088/tcore/micro_data_N89 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_6912 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_6911 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 ),
    .O(\s1/i8088/tcore/micro_data_N88 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111  (
    .I0(\s1/i8088/tcore/micro_data_N88 ),
    .I1(\s1/i8088/tcore/micro_data_N89 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data/micro_o[1] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_6896 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_6895 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_6894 ),
    .O(\s1/i8088/tcore/micro_data_N87 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD7555A8882000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_6900 ),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_6898 ),
    .O(\s1/i8088/tcore/micro_data_N86 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111  (
    .I0(\s1/i8088/tcore/micro_data_N86 ),
    .I1(\s1/i8088/tcore/micro_data_N87 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data/micro_o[11] )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001404 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155113  (
    .I0(\s1/i8088/tcore/micro_data_N84 ),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_N84 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0220A82A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116  (
    .I0(\s1/i8088/tcore/micro_data_N82 ),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[42] )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_N82 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1251  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_6967 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_6958 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[36] )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_6923 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_6924 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_6922 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_6920 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_6921 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_6930 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_6931 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_6929 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_6927 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_6928 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_6937 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_6938 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_6936 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_6934 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_6935 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_6982 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_6944 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_6943 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_6941 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_6942 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_6947 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_6948 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_6950 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_6951 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_6949 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_6965 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_6975 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_6976 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_6974 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_6983 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_6981 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_6979 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_6980 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_6978 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_6972 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_6973 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_6989 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_6990 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_6988 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_6986 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_6987 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_6996 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_6997 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_6995 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_6993 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_6994 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7000 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7001 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7003 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7004 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7002 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7010 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7011 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7009 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7007 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7008 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7017 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7018 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7016 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7014 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7015 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7024 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7025 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7023 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7021 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7022 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7031 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7032 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7030 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7028 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7029 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7035 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7036 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7043 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7044 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7042 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7038 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7039 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7037 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7052 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7053 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7048 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7049 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7047 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7059 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_6833 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7055 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7056 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7054 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_6835 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_6834 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7062 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7063 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7061 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_6836 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7060 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7073 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7074 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7072 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7070 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7071 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7080 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7081 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7079 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7077 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7078 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7148 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7086 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7085 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7146 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7084 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7176 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7177 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7091 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7097 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7098 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7096 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7094 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7095 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7089 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7090 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7104 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7105 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7103 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7101 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7102 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7111 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7112 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7110 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7142 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7143 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7116 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7108 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7109 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7115 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7140 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7122 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7123 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7121 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7119 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7120 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7129 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7128 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7126 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7127 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7125 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7135 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7136 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7134 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7132 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7133 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_6840 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7141 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7139 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_6838 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7138 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7149 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7147 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_6844 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7153 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_6841 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7167 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7145 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7152 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7174 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7151 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7158 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7159 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7157 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7156 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7163 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7162 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7173 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_6845 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7161 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7169 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7170 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7168 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7166 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_6847 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_6851 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7175 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_6849 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_6848 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7172 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7206 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7194 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7181 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7180 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7192 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7187 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7188 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7186 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7184 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7185 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_6854 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7193 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7207 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7205 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7203 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7204 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7202 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7191 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_6852 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7190 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7213 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7212 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7210 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7211 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7233 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7220 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7219 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7226 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7227 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7225 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7217 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7218 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7223 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7224 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7234 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7232 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7230 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7231 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7229 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7240 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7241 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7239 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7237 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7238 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7248 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7247 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7245 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7246 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7244 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7254 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7255 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7253 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7251 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7252 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_6968 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_6969 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_6967 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFB4B6D0B4F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N80 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFE0FE7FF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N79 )
  );
  LUT5 #(
    .INIT ( 32'hFFD7FFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N78 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_6922 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_6918 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_6929 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_6925 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_6936 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_6932 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_6943 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_6939 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_6949 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_6945 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_6974 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_6970 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_6978 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_6981 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_6977 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_6988 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_6984 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_6995 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_6991 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7002 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_6998 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7009 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7005 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7016 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7012 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7023 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7019 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7030 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7026 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7037 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7033 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7042 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7040 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7047 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7045 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7054 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7050 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7061 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7057 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7072 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7068 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7079 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7075 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7085 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7082 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7091 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7087 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7096 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7092 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7103 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7099 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7110 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7106 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7116 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7113 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7121 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7117 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7125 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7128 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7124 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7134 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7130 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7138 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7141 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7137 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7145 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7147 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7144 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7151 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7153 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7150 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7157 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7154 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7161 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7162 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7160 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7168 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7164 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7172 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7175 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7171 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7181 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7178 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7186 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7182 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7190 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7193 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7189 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7202 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7205 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7201 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7212 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7208 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7219 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7215 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7225 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7221 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7229 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7232 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7228 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7239 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7235 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7244 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7247 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7243 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7253 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7249 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N59 ),
    .I3(\s1/i8088/tcore/micro_data_N61 ),
    .I4(\s1/i8088/tcore/micro_data_N60 ),
    .I5(\s1/i8088/tcore/micro_data_N58 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCB2E2E38AE2E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW3  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N61 )
  );
  LUT6 #(
    .INIT ( 64'h2CE2E2FEFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N60 )
  );
  LUT6 #(
    .INIT ( 64'hDFFF7FC5C580FBC7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N59 )
  );
  LUT6 #(
    .INIT ( 64'h3FFF2ABFFFBFCAAA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N58 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFFFFFBFBFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_N56 ),
    .O(\s1/i8088/tcore/micro_data_N44 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom112_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N56 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0FBF308000B03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ),
    .I4(\s1/i8088/tcore/micro_data_N44 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7235 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[3] )
  );
  LUT6 #(
    .INIT ( 64'hAAAEBBBF00041115 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461113  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_N42 ),
    .I3(\s1/i8088/tcore/micro_data_N25 ),
    .I4(\s1/i8088/tcore/micro_data_N41 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461111 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[39] )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N42 )
  );
  LUT6 #(
    .INIT ( 64'h0F4F03430C4C0040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_N29 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_6969 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_6968 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461111_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N29 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139119_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N27 )
  );
  LUT4 #(
    .INIT ( 16'h9BE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom146111_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N25 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N22 ),
    .I3(\s1/i8088/tcore/micro_data_N23 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 )
  );
  LUT6 #(
    .INIT ( 64'hFEDFFBFF7F6FF7FE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N23 )
  );
  LUT6 #(
    .INIT ( 64'hBFE7FE7FFFFFEFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N22 )
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/micro_data_N12 ),
    .I5(\s1/i8088/tcore/micro_data_N13 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N13 )
  );
  LUT5 #(
    .INIT ( 32'hFBFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N12 )
  );
  LUT6 #(
    .INIT ( 64'h0040044402420646 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_N9 ),
    .I4(\s1/i8088/tcore/micro_data_N8 ),
    .I5(\s1/i8088/tcore/micro_data_N10 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[40] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFBF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N9 )
  );
  LUT6 #(
    .INIT ( 64'hFFB4FCFF03FC0FFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N8 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_6954 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_6955 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_6960 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_6961 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7197 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7198 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7196 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 )
  );
  LUT6 #(
    .INIT ( 64'h20088169680004D8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_6833 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_6834 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_6835 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_6836 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_6838 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_6840 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_6841 )
  );
  LUT6 #(
    .INIT ( 64'h2054242429050522 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 )
  );
  LUT6 #(
    .INIT ( 64'h400A046240454019 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_6844 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_6845 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 )
  );
  LUT6 #(
    .INIT ( 64'h2A00002420000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_6847 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_6848 )
  );
  LUT6 #(
    .INIT ( 64'h0400704000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_6849 )
  );
  LUT6 #(
    .INIT ( 64'h400A046240454019 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_6851 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_6852 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_6854 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_6860 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[43] )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161117  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 )
  );
  LUT6 #(
    .INIT ( 64'hDDFD88FDDDA888A8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_6862 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_6861 ),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_6863 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_6860 )
  );
  LUT6 #(
    .INIT ( 64'h28282008808D8098 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_6861 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [7]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_6862 )
  );
  LUT6 #(
    .INIT ( 64'h1212121652014001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_6863 )
  );
  LUT6 #(
    .INIT ( 64'h20B0089000020800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 )
  );
  LUT5 #(
    .INIT ( 32'hFD75A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18111110  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[47] )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_6869 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[44] )
  );
  LUT6 #(
    .INIT ( 64'h8000008000800080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_6869 )
  );
  LUT6 #(
    .INIT ( 64'h0000100410050000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N6 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[41] )
  );
  LUT4 #(
    .INIT ( 16'hBFFB ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N6 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139117  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 )
  );
  LUT6 #(
    .INIT ( 64'h3A03000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_6873 )
  );
  LUT6 #(
    .INIT ( 64'h6000000042000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_6874 )
  );
  LUT6 #(
    .INIT ( 64'h00200EB03000F030 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_6875 )
  );
  LUT6 #(
    .INIT ( 64'h1F807E0606000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1321110  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[37] )
  );
  LUT6 #(
    .INIT ( 64'h4451405144404040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221115  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_6882 ),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_6881 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ),
    .O(\s1/i8088/tcore/rom_ir[35] )
  );
  LUT6 #(
    .INIT ( 64'h0000008000800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221114  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_6881 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_6883 ),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_6882 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_6883 )
  );
  LUT6 #(
    .INIT ( 64'h0000001010000010 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF3210 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ),
    .O(\s1/i8088/tcore/rom_ir[34] )
  );
  LUT6 #(
    .INIT ( 64'h7757755522022000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_6889 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_6888 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ),
    .O(\s1/i8088/tcore/rom_ir[29] )
  );
  LUT6 #(
    .INIT ( 64'h0081018203380000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101117  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_6888 )
  );
  LUT6 #(
    .INIT ( 64'h0008868120800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_6889 )
  );
  LUT6 #(
    .INIT ( 64'h1111511100004000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ),
    .O(\s1/i8088/tcore/rom_ir[22] )
  );
  LUT5 #(
    .INIT ( 32'h00089010 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N4 ),
    .O(\s1/i8088/tcore/rom_ir[32] )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N4 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40119  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_6894 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_6895 )
  );
  LUT6 #(
    .INIT ( 64'h0008080008000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_6896 )
  );
  LUT6 #(
    .INIT ( 64'h0002004200020200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 )
  );
  LUT6 #(
    .INIT ( 64'h5555557500000020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40114  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_6899 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_6898 )
  );
  LUT6 #(
    .INIT ( 64'h8002000002000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [7]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_6899 )
  );
  LUT5 #(
    .INIT ( 32'h32202480 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_6900 )
  );
  LUT6 #(
    .INIT ( 64'h0004000440040000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_N2 ),
    .O(\s1/i8088/tcore/rom_ir[21] )
  );
  LUT4 #(
    .INIT ( 16'hADDD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N2 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_6905 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[15] )
  );
  LUT6 #(
    .INIT ( 64'h4440444055514440 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56116  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_6907 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_6909 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_6906 ),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_6905 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_6906 )
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_6908 ),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_6907 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_6908 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_6909 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 )
  );
  LUT6 #(
    .INIT ( 64'h0020020200200020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71119  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_6911 )
  );
  LUT6 #(
    .INIT ( 64'h0440044000410100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_6912 )
  );
  LUT6 #(
    .INIT ( 64'h2A22A88B00D90B40 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 )
  );
  LUT5 #(
    .INIT ( 32'h46510D45 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_6915 )
  );
  LUT6 #(
    .INIT ( 64'h0400202426042400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [8]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/micro_data_N0 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[7] )
  );
  LUT4 #(
    .INIT ( 16'hFFEB ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1871  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_6925 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_6918 ),
    .O(\s1/i8088/tcore/end_seq )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1841  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_6932 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_6939 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[48] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1741  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_6952 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_6945 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[46] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_6977 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_6970 ),
    .O(\s1/i8088/tcore/rom_ir[33] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1041  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_6991 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_6984 ),
    .O(\s1/i8088/tcore/rom_ir[30] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom941  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7005 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_6998 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[28] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9111  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7019 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7012 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[27] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom881  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7033 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7026 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[26] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom851  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7045 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7040 ),
    .O(\s1/i8088/tcore/rom_ir[25] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7057 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7050 ),
    .O(\s1/i8088/tcore/rom_ir[24] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7112  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7075 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7068 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[20] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom681  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7082 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7087 ),
    .O(\s1/i8088/tcore/rom_ir[19] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom651  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7099 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7092 ),
    .O(\s1/i8088/tcore/rom_ir[18] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom621  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7113 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7106 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[17] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom591  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7124 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7117 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[16] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom491  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7137 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7130 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[14] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom461  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7150 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7144 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[13] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom431  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7160 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7154 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[12] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom331  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7171 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7164 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom301  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7178 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7182 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[9] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom271  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7189 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7182 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[8] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom221  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7195 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7201 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom191  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7215 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7208 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7228 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7221 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7249 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7243 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[2] )
  );
  LUT6 #(
    .INIT ( 64'h401141746099046C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_6920 )
  );
  LUT6 #(
    .INIT ( 64'h0520110099141A41 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_6921 )
  );
  LUT6 #(
    .INIT ( 64'h6000200200024000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_6923 )
  );
  LUT6 #(
    .INIT ( 64'h0111013915100110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_6924 )
  );
  LUT6 #(
    .INIT ( 64'h92845892FEDDBAFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_6927 )
  );
  LUT6 #(
    .INIT ( 64'h122745C1499D23E0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_6928 )
  );
  LUT6 #(
    .INIT ( 64'h3A93924893882291 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_6930 )
  );
  LUT6 #(
    .INIT ( 64'h82650A42F2EDE565 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_6931 )
  );
  LUT6 #(
    .INIT ( 64'h50380184021F89C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_6934 )
  );
  LUT6 #(
    .INIT ( 64'h01013146090E064C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_6935 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_6937 )
  );
  LUT6 #(
    .INIT ( 64'h0000004000000110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_6938 )
  );
  LUT6 #(
    .INIT ( 64'h00000CC080405C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_6941 )
  );
  LUT6 #(
    .INIT ( 64'h000000969607E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_6942 )
  );
  LUT6 #(
    .INIT ( 64'h4004AC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_6944 )
  );
  LUT6 #(
    .INIT ( 64'h5C386182A94A9000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_6947 )
  );
  LUT6 #(
    .INIT ( 64'h1603B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_6948 )
  );
  LUT6 #(
    .INIT ( 64'hA602602C050140B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_6950 )
  );
  LUT6 #(
    .INIT ( 64'h000380C000000554 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_6951 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_6956 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_6952 )
  );
  LUT6 #(
    .INIT ( 64'h1080002218910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_6954 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_6955 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7  (
    .I0(HDR1_10_OBUF_50),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_6957 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_6956 )
  );
  LUT6 #(
    .INIT ( 64'h8089000000123000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_6957 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_6962 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_6958 )
  );
  LUT6 #(
    .INIT ( 64'h9000800082460890 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_6960 )
  );
  LUT6 #(
    .INIT ( 64'h0400040004110004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_6961 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7  (
    .I0(HDR1_10_OBUF_50),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_6963 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_6962 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_6963 )
  );
  LUT6 #(
    .INIT ( 64'h0404140433151212 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_6965 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_6968 )
  );
  LUT6 #(
    .INIT ( 64'h0200514B4B6D0B4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_6969 )
  );
  LUT6 #(
    .INIT ( 64'h5EFDF7DEAB5F9BE1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_6972 )
  );
  LUT6 #(
    .INIT ( 64'hBF37B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_6973 )
  );
  LUT6 #(
    .INIT ( 64'hAF36E6BCD79BCDF9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_6975 )
  );
  LUT6 #(
    .INIT ( 64'h0007CDE4A124C7F4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_6976 )
  );
  LUT6 #(
    .INIT ( 64'hF1C47FE6DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_6979 )
  );
  LUT6 #(
    .INIT ( 64'h000000969617E127 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_6980 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_6982 )
  );
  LUT6 #(
    .INIT ( 64'hCCEDAC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_6983 )
  );
  LUT6 #(
    .INIT ( 64'h17BEF9E6AD56FA73 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_6986 )
  );
  LUT6 #(
    .INIT ( 64'h81937F37FFBF94C9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_6987 )
  );
  LUT6 #(
    .INIT ( 64'hB250C7C1163ED983 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_6989 )
  );
  LUT6 #(
    .INIT ( 64'h5551D5530142C7D4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_6990 )
  );
  LUT6 #(
    .INIT ( 64'hEA84FAB2B8251E83 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_6993 )
  );
  LUT6 #(
    .INIT ( 64'hED5FBFFF7EFB8579 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_6994 )
  );
  LUT6 #(
    .INIT ( 64'h9F7B9F8FFF1BFE6D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_6996 )
  );
  LUT6 #(
    .INIT ( 64'hCAC6E9D2FA4EAA66 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_6997 )
  );
  LUT6 #(
    .INIT ( 64'h4D1A69A000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7000 )
  );
  LUT6 #(
    .INIT ( 64'hB23695336CC66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7001 )
  );
  LUT6 #(
    .INIT ( 64'h023726A4D41B0D91 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7003 )
  );
  LUT6 #(
    .INIT ( 64'h00010D80012487F0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7004 )
  );
  LUT6 #(
    .INIT ( 64'h01804CC090910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7007 )
  );
  LUT6 #(
    .INIT ( 64'h000000960160E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7008 )
  );
  LUT6 #(
    .INIT ( 64'h00004B0000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7010 )
  );
  LUT6 #(
    .INIT ( 64'h0889AEB000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7011 )
  );
  LUT6 #(
    .INIT ( 64'h4C18618000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7014 )
  );
  LUT6 #(
    .INIT ( 64'h8010952248C66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7015 )
  );
  LUT6 #(
    .INIT ( 64'h0140010800002040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7017 )
  );
  LUT6 #(
    .INIT ( 64'h0000040000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7018 )
  );
  LUT6 #(
    .INIT ( 64'h08088CC000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7021 )
  );
  LUT6 #(
    .INIT ( 64'h000000969640F200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7022 )
  );
  LUT6 #(
    .INIT ( 64'h000000EEFFBBF000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7024 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000004B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7025 )
  );
  LUT6 #(
    .INIT ( 64'h5D3A69A6AB5FDBF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7028 )
  );
  LUT6 #(
    .INIT ( 64'h3CA7B5776DCE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7029 )
  );
  LUT6 #(
    .INIT ( 64'hACA7D4BA9753E9E5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7031 )
  );
  LUT6 #(
    .INIT ( 64'h0006A9F6B5B6C706 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7032 )
  );
  LUT6 #(
    .INIT ( 64'hF9E6F326DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7035 )
  );
  LUT6 #(
    .INIT ( 64'hDF80000000280B27 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7036 )
  );
  LUT6 #(
    .INIT ( 64'h00004BEEFC000EFD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7038 )
  );
  LUT6 #(
    .INIT ( 64'hECED000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7039 )
  );
  LUT6 #(
    .INIT ( 64'h52DC3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7043 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB3FF3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7044 )
  );
  LUT6 #(
    .INIT ( 64'h480114C128905140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom833  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7048 )
  );
  LUT6 #(
    .INIT ( 64'h3312FFFFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7049 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7052 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7053 )
  );
  LUT6 #(
    .INIT ( 64'h52DD3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7055 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB17F3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7056 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7059 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF6969E7FCD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7060 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B4FFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7062 )
  );
  LUT6 #(
    .INIT ( 64'h3312514FFFFFFB4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7063 )
  );
  LUT6 #(
    .INIT ( 64'hFDFBEFBFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7064 )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7065 )
  );
  LUT6 #(
    .INIT ( 64'hFCFEDFBBF77FFFE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7066 )
  );
  LUT6 #(
    .INIT ( 64'h0006BFFFFFFFD7F7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7067 )
  );
  LUT6 #(
    .INIT ( 64'hFEFDF7DFFFEAFF39 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7070 )
  );
  LUT6 #(
    .INIT ( 64'h3F27B56EDBDEEEFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7071 )
  );
  LUT6 #(
    .INIT ( 64'hFF26E4FC9F93C9F9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7073 )
  );
  LUT6 #(
    .INIT ( 64'h0007C9FFF924C005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7074 )
  );
  LUT6 #(
    .INIT ( 64'hF5FF43EFDEDD5FC3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7077 )
  );
  LUT6 #(
    .INIT ( 64'h324CC8DEDFFC9F6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7078 )
  );
  LUT6 #(
    .INIT ( 64'hF6699469FFF92963 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7080 )
  );
  LUT6 #(
    .INIT ( 64'hCEED5146F6DBF6F6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7081 )
  );
  LUT6 #(
    .INIT ( 64'h40C84A8000211100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7084 )
  );
  LUT6 #(
    .INIT ( 64'h0000320006DB0000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7086 )
  );
  LUT6 #(
    .INIT ( 64'h02003C102122A03C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7089 )
  );
  LUT6 #(
    .INIT ( 64'h0000012120000090 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7090 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7094 )
  );
  LUT6 #(
    .INIT ( 64'h8010001124000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7095 )
  );
  LUT6 #(
    .INIT ( 64'h0010020040080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7097 )
  );
  LUT6 #(
    .INIT ( 64'h00000400000007F2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7098 )
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7101 )
  );
  LUT6 #(
    .INIT ( 64'h1244489696689800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7102 )
  );
  LUT6 #(
    .INIT ( 64'hBA4B4B0000000891 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7104 )
  );
  LUT6 #(
    .INIT ( 64'h0000AEB4B492F004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7105 )
  );
  LUT6 #(
    .INIT ( 64'h418D1FE7344B5D4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7108 )
  );
  LUT6 #(
    .INIT ( 64'h2098F02800184800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7109 )
  );
  LUT6 #(
    .INIT ( 64'h3B2963199D8890CA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7111 )
  );
  LUT6 #(
    .INIT ( 64'h4000464002401241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7112 )
  );
  LUT6 #(
    .INIT ( 64'h0018C44D06400204 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7115 )
  );
  LUT6 #(
    .INIT ( 64'h7D2FFD76D9BAFE6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7119 )
  );
  LUT6 #(
    .INIT ( 64'h2F0ED3AC9A67DEA1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7120 )
  );
  LUT6 #(
    .INIT ( 64'hCCB84F9BD6E126D1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7122 )
  );
  LUT6 #(
    .INIT ( 64'h2E2E362228550069 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7123 )
  );
  LUT6 #(
    .INIT ( 64'h1BA38A622A284A72 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7126 )
  );
  LUT6 #(
    .INIT ( 64'h1A81090DD1024441 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7127 )
  );
  LUT6 #(
    .INIT ( 64'hEAB2690F7BBD4622 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7129 )
  );
  LUT6 #(
    .INIT ( 64'h353D09EF813B0DED ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7132 )
  );
  LUT6 #(
    .INIT ( 64'h38BABC7423DE78E8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7133 )
  );
  LUT6 #(
    .INIT ( 64'h36B391D021998C8A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7135 )
  );
  LUT6 #(
    .INIT ( 64'h049018A810081059 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7136 )
  );
  LUT6 #(
    .INIT ( 64'h0032821024282B02 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7139 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7140 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7142 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7143 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7146 )
  );
  LUT6 #(
    .INIT ( 64'h00C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7148 )
  );
  LUT6 #(
    .INIT ( 64'h0030080000200000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7149 )
  );
  LUT6 #(
    .INIT ( 64'h0400304000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7152 )
  );
  LUT6 #(
    .INIT ( 64'h0A00200000240006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7156 )
  );
  LUT6 #(
    .INIT ( 64'h0008601841060104 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7158 )
  );
  LUT6 #(
    .INIT ( 64'h0000022042480000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7159 )
  );
  LUT6 #(
    .INIT ( 64'h1104149200000999 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7163 )
  );
  LUT6 #(
    .INIT ( 64'h0010010001010110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7166 )
  );
  LUT6 #(
    .INIT ( 64'h2A00002420000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7167 )
  );
  LUT6 #(
    .INIT ( 64'h015088480110911A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7169 )
  );
  LUT6 #(
    .INIT ( 64'h0240020002600002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7170 )
  );
  LUT6 #(
    .INIT ( 64'h0400704000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7173 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7174 )
  );
  LUT6 #(
    .INIT ( 64'h0090900000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7176 )
  );
  LUT6 #(
    .INIT ( 64'h3112000909240909 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7177 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7180 )
  );
  LUT6 #(
    .INIT ( 64'hA102082154A00006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7184 )
  );
  LUT6 #(
    .INIT ( 64'h40C84A99B6319992 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7185 )
  );
  LUT6 #(
    .INIT ( 64'h50C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7187 )
  );
  LUT6 #(
    .INIT ( 64'h0000321B5EDB0003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7188 )
  );
  LUT6 #(
    .INIT ( 64'h0E00800925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7191 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7192 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7194 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7196 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7199 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7195 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000110000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom213  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7197 )
  );
  LUT6 #(
    .INIT ( 64'h0001200000014000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7198 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7  (
    .I0(HDR1_10_OBUF_50),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7199 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7203 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7204 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7206 )
  );
  LUT6 #(
    .INIT ( 64'h000002800480C000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7207 )
  );
  LUT6 #(
    .INIT ( 64'h01020820001519E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7210 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7211 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01C0300C070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7213 )
  );
  LUT6 #(
    .INIT ( 64'h8044000420465C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7217 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7218 )
  );
  LUT6 #(
    .INIT ( 64'hC554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7220 )
  );
  LUT6 #(
    .INIT ( 64'hEDDBEFBFFFF519E7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7223 )
  );
  LUT6 #(
    .INIT ( 64'h5EEADFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7224 )
  );
  LUT6 #(
    .INIT ( 64'hFEEAFD3FA775FAF7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7226 )
  );
  LUT6 #(
    .INIT ( 64'h0007BAFFFFFFE005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7227 )
  );
  LUT6 #(
    .INIT ( 64'h96C4002FFFF75C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7230 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090070524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7231 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7233 )
  );
  LUT6 #(
    .INIT ( 64'hFDDFA00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7234 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E798001501C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7237 )
  );
  LUT6 #(
    .INIT ( 64'h0000DFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7238 )
  );
  LUT6 #(
    .INIT ( 64'h0000200400000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7240 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7241 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 )
  );
  LUT6 #(
    .INIT ( 64'h18B14510001F81E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7245 )
  );
  LUT6 #(
    .INIT ( 64'h0E01FFEEDBAD5548 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7246 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01803000070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7248 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 )
  );
  LUT6 #(
    .INIT ( 64'h8044000422060000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7251 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000724 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7252 )
  );
  LUT6 #(
    .INIT ( 64'h8048000000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7254 )
  );
  LUT6 #(
    .INIT ( 64'h0554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7255 )
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18  (
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .CE(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7256 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ),
    .A({HDR1_16_OBUF_52, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_16_OBUF_52})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe_18  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7256 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18])
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf  (
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0]),
    .CE(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7257 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ),
    .A({HDR1_16_OBUF_52, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_16_OBUF_52})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7257 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1302 )
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18  (
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/bs ),
    .CE(HDR1_16_OBUF_52),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7258 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ),
    .A({HDR1_16_OBUF_52, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_16_OBUF_52})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe_18  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7258 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3350 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7259 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_16  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7259 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3351 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7260 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_15  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7260 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3352 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7261 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_14  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7261 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3353 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7262 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_13  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7262 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3354 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7263 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_12  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7263 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3355 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7264 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_11  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7264 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3358 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7265 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_8  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7265 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_16_OBUF_52),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3356 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7266 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_10  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7266 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3357 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7267 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_9  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7267 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3359 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7268 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_7  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7268 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_16_OBUF_52),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3360 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7269 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_6  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7269 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3361 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7270 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_5  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7270 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_16_OBUF_52),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3362 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7271 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_4  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7271 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3  (
    .A0(HDR1_16_OBUF_52),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3363 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7272 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_3  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7272 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2  (
    .A0(HDR1_10_OBUF_50),
    .A1(HDR1_10_OBUF_50),
    .A2(HDR1_10_OBUF_50),
    .A3(HDR1_10_OBUF_50),
    .CE(HDR1_16_OBUF_52),
    .CLK(USER_CLK_BUFGP_0),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3364 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7273 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_2  (
    .C(USER_CLK_BUFGP_0),
    .CE(HDR1_16_OBUF_52),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7273 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2])
  );
  romcore   \s5/rommod/crc  (
    .clka(USER_CLK_BUFGP_0),
    .wea({HDR1_10_OBUF_50}),
    .addra({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, \a[12] , \a[11] , \a[10] , \a[9] , \a[8] , \a[7] , \a[6] , \a[5] , \a[4] , xa[3], xa[2]
, xa[1], xa[0]}),
    .dina({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .douta({\NLW_s5/rommod/crc_douta<7>_UNCONNECTED , \NLW_s5/rommod/crc_douta<6>_UNCONNECTED , \NLW_s5/rommod/crc_douta<5>_UNCONNECTED , 
\NLW_s5/rommod/crc_douta<4>_UNCONNECTED , \NLW_s5/rommod/crc_douta<3>_UNCONNECTED , \NLW_s5/rommod/crc_douta<2>_UNCONNECTED , 
\NLW_s5/rommod/crc_douta<1>_UNCONNECTED , \NLW_s5/rommod/crc_douta<0>_UNCONNECTED })
  );
  charcore   \s0/vgamod/char_rom  (
    .clka(USER_CLK_BUFGP_0),
    .wea({HDR1_10_OBUF_50}),
    .addra({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0], \s0/vgamod/v_count [3], 
\s0/vgamod/v_count [2], \s0/vgamod/v_count [1], \s0/vgamod/v_count [0]}),
    .dina({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .douta({\s0/vgamod/char_data_out [7], \s0/vgamod/char_data_out [6], \s0/vgamod/char_data_out [5], \s0/vgamod/char_data_out [4], 
\s0/vgamod/char_data_out [3], \s0/vgamod/char_data_out [2], \s0/vgamod/char_data_out [1], \s0/vgamod/char_data_out [0]})
  );
  charram   \s0/vgamod/ram_2k_char  (
    .clka(USER_CLK_BUFGP_0),
    .rsta(HDR1_16_OBUF_52),
    .wea({\s0/vgamod/new_buff_we }),
    .addra({\s0/vgamod/new_buff_addr [10], \s0/vgamod/new_buff_addr [9], \s0/vgamod/new_buff_addr [8], \s0/vgamod/new_buff_addr [7], 
\s0/vgamod/new_buff_addr [6], \s0/vgamod/new_buff_addr [5], \s0/vgamod/new_buff_addr [4], \s0/vgamod/new_buff_addr [3], \s0/vgamod/new_buff_addr [2], 
\s0/vgamod/new_buff_addr [1], \s0/vgamod/new_buff_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0]})
  );
  attrram   \s0/vgamod/ram_2k_attr  (
    .clka(USER_CLK_BUFGP_0),
    .rsta(HDR1_16_OBUF_52),
    .wea({\s0/vgamod/new_attr_we }),
    .addra({\s0/vgamod/new_attr_addr [10], \s0/vgamod/new_attr_addr [9], \s0/vgamod/new_attr_addr [8], \s0/vgamod/new_attr_addr [7], 
\s0/vgamod/new_attr_addr [6], \s0/vgamod/new_attr_addr [5], \s0/vgamod/new_attr_addr [4], \s0/vgamod/new_attr_addr [3], \s0/vgamod/new_attr_addr [2], 
\s0/vgamod/new_attr_addr [1], \s0/vgamod/new_attr_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/attr_data_out [7], \s0/vgamod/attr_data_out [6], \s0/vgamod/attr_data_out [5], \s0/vgamod/attr_data_out [4], 
\s0/vgamod/attr_data_out [3], \s0/vgamod/attr_data_out [2], \s0/vgamod/attr_data_out [1], \s0/vgamod/attr_data_out [0]})
  );
  ramcore   \s6/rb0/central_ram_core/central_ram_core  (
    .clka(USER_CLK_BUFGP_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb0/n0013 [8], \s6/rb0/n0013 [7], \s6/rb0/n0013 [6], \s6/rb0/n0013 [5], \s6/rb0/n0013 [4], \s6/rb0/n0013 [3], \s6/rb0/n0013 [2], 
\s6/rb0/n0013 [1], \s6/rb0/n0013 [0]})
  );
  ramcore   \s6/rb1/central_ram_core/central_ram_core  (
    .clka(USER_CLK_BUFGP_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb1/n0013 [8], \s6/rb1/n0013 [7], \s6/rb1/n0013 [6], \s6/rb1/n0013 [5], \s6/rb1/n0013 [4], \s6/rb1/n0013 [3], \s6/rb1/n0013 [2], 
\s6/rb1/n0013 [1], \s6/rb1/n0013 [0]})
  );
  ramcore   \s6/rb2/central_ram_core/central_ram_core  (
    .clka(USER_CLK_BUFGP_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb2/n0013 [8], \s6/rb2/n0013 [7], \s6/rb2/n0013 [6], \s6/rb2/n0013 [5], \s6/rb2/n0013 [4], \s6/rb2/n0013 [3], \s6/rb2/n0013 [2], 
\s6/rb2/n0013 [1], \s6/rb2/n0013 [0]})
  );
  ramcore   \s6/rb3/central_ram_core/central_ram_core  (
    .clka(USER_CLK_BUFGP_0),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, 
HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50, HDR1_10_OBUF_50}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb3/n0013 [8], \s6/rb3/n0013 [7], \s6/rb3/n0013 [6], \s6/rb3/n0013 [5], \s6/rb3/n0013 [4], \s6/rb3/n0013 [3], \s6/rb3/n0013 [2], 
\s6/rb3/n0013 [1], \s6/rb3/n0013 [0]})
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
