{
    "ariane_testharness.i_ariane.i_cva6.i_frontend": {
        "declaration_path": "/Users/bepc/workspace/maveric/cva6/core/frontend/frontend.sv",
        "module_name": "frontend",
        "signal_width_data": {
            "addr[0]": 32,
            "addr": 32,
            "addr[1]": 32,
            "addr[2]": 32,
            "addr[3]": 32,
            "boot_addr_i": 32,
            "bp_valid": 1,
            "cf_type[0]": 3,
            "cf_type": 3,
            "cf_type[1]": 3,
            "cf_type[2]": 3,
            "cf_type[3]": 3,
            "clk_i": 1,
            "debug_mode_i": 1,
            "epc_i": 32,
            "eret_i": 1,
            "ex_valid_i": 1,
            "fetch_entry_ready_i": 2,
            "fetch_entry_valid_o": 2,
            "flush_bp_i": 1,
            "flush_i": 1,
            "halt_i": 1,
            "icache_data": 64,
            "icache_data_q": 64,
            "icache_ex_valid_q": 2,
            "icache_gpaddr_q": 34,
            "icache_gva_q": 1,
            "icache_tinst_q": 32,
            "icache_vaddr_q": 32,
            "icache_valid_q": 1,
            "if_ready": 1,
            "instr[0]": 32,
            "instr": 32,
            "instr[1]": 32,
            "instr[2]": 32,
            "instr[3]": 32,
            "instr_queue_consumed": 4,
            "instr_queue_ready": 1,
            "instruction_valid": 4,
            "is_branch": 4,
            "is_call": 4,
            "is_jalr": 4,
            "is_jump": 4,
            "is_mispredict": 1,
            "is_return": 4,
            "npc_d": 32,
            "npc_q": 32,
            "npc_rst_load_q": 1,
            "pc_commit_i": 32,
            "predict_address": 32,
            "ras_pop": 1,
            "ras_push": 1,
            "ras_update": 32,
            "replay": 1,
            "replay_addr": 32,
            "rst_ni": 1,
            "rvc_branch": 4,
            "rvc_call": 4,
            "rvc_imm[0]": 32,
            "rvc_imm": 32,
            "rvc_imm[1]": 32,
            "rvc_imm[2]": 32,
            "rvc_imm[3]": 32,
            "rvc_jalr": 4,
            "rvc_jr": 4,
            "rvc_jump": 4,
            "rvc_return": 4,
            "rvi_branch": 4,
            "rvi_call": 4,
            "rvi_imm[0]": 32,
            "rvi_imm": 32,
            "rvi_imm[1]": 32,
            "rvi_imm[2]": 32,
            "rvi_imm[3]": 32,
            "rvi_jalr": 4,
            "rvi_jump": 4,
            "rvi_return": 4,
            "serving_unaligned": 1,
            "set_debug_pc_i": 1,
            "set_pc_commit_i": 1,
            "shamt": 2,
            "speculative_d": 1,
            "speculative_q": 1,
            "taken_rvc_cf": 4,
            "taken_rvi_cf": 4,
            "trap_vector_base_i": 32,
            "vpc_bht": 32,
            "vpc_btb": 32,
            "ASIDW": 32,
            "ASID_WIDTH": 32,
            "AXI_USER_EN": 1,
            "AxiAddrWidth": 32,
            "AxiBurstWriteEn": 1,
            "AxiDataWidth": 32,
            "AxiIdWidth": 32,
            "AxiUserWidth": 32,
            "BHTEntries": 32,
            "BTBEntries": 32,
            "CachedRegionAddrBase[0]": 64,
            "CachedRegionAddrBase": 64,
            "CachedRegionAddrBase[10]": 64,
            "CachedRegionAddrBase[11]": 64,
            "CachedRegionAddrBase[12]": 64,
            "CachedRegionAddrBase[13]": 64,
            "CachedRegionAddrBase[14]": 64,
            "CachedRegionAddrBase[15]": 64,
            "CachedRegionAddrBase[1]": 64,
            "CachedRegionAddrBase[2]": 64,
            "CachedRegionAddrBase[3]": 64,
            "CachedRegionAddrBase[4]": 64,
            "CachedRegionAddrBase[5]": 64,
            "CachedRegionAddrBase[6]": 64,
            "CachedRegionAddrBase[7]": 64,
            "CachedRegionAddrBase[8]": 64,
            "CachedRegionAddrBase[9]": 64,
            "CachedRegionLength[0]": 64,
            "CachedRegionLength": 64,
            "CachedRegionLength[10]": 64,
            "CachedRegionLength[11]": 64,
            "CachedRegionLength[12]": 64,
            "CachedRegionLength[13]": 64,
            "CachedRegionLength[14]": 64,
            "CachedRegionLength[15]": 64,
            "CachedRegionLength[1]": 64,
            "CachedRegionLength[2]": 64,
            "CachedRegionLength[3]": 64,
            "CachedRegionLength[4]": 64,
            "CachedRegionLength[5]": 64,
            "CachedRegionLength[6]": 64,
            "CachedRegionLength[7]": 64,
            "CachedRegionLength[8]": 64,
            "CachedRegionLength[9]": 64,
            "CvxifEn": 1,
            "DATA_USER_EN": 32,
            "DCACHE_INDEX_WIDTH": 32,
            "DCACHE_LINE_WIDTH": 32,
            "DCACHE_MAX_TX": 32,
            "DCACHE_NUM_WORDS": 32,
            "DCACHE_OFFSET_WIDTH": 32,
            "DCACHE_SET_ASSOC": 32,
            "DCACHE_SET_ASSOC_WIDTH": 32,
            "DCACHE_TAG_WIDTH": 32,
            "DCACHE_USER_LINE_WIDTH": 32,
            "DCACHE_USER_WIDTH": 32,
            "DCacheType": 2,
            "DataTlbEntries": 32,
            "DcacheIdWidth": 32,
            "DebugEn": 1,
            "DirectVecOnly": 1,
            "DmBaseAddress": 64,
            "EnableAccelerator": 1,
            "ExceptionAddress": 64,
            "ExecuteRegionAddrBase[0]": 64,
            "ExecuteRegionAddrBase": 64,
            "ExecuteRegionAddrBase[10]": 64,
            "ExecuteRegionAddrBase[11]": 64,
            "ExecuteRegionAddrBase[12]": 64,
            "ExecuteRegionAddrBase[13]": 64,
            "ExecuteRegionAddrBase[14]": 64,
            "ExecuteRegionAddrBase[15]": 64,
            "ExecuteRegionAddrBase[1]": 64,
            "ExecuteRegionAddrBase[2]": 64,
            "ExecuteRegionAddrBase[3]": 64,
            "ExecuteRegionAddrBase[4]": 64,
            "ExecuteRegionAddrBase[5]": 64,
            "ExecuteRegionAddrBase[6]": 64,
            "ExecuteRegionAddrBase[7]": 64,
            "ExecuteRegionAddrBase[8]": 64,
            "ExecuteRegionAddrBase[9]": 64,
            "ExecuteRegionLength[0]": 64,
            "ExecuteRegionLength": 64,
            "ExecuteRegionLength[10]": 64,
            "ExecuteRegionLength[11]": 64,
            "ExecuteRegionLength[12]": 64,
            "ExecuteRegionLength[13]": 64,
            "ExecuteRegionLength[14]": 64,
            "ExecuteRegionLength[15]": 64,
            "ExecuteRegionLength[1]": 64,
            "ExecuteRegionLength[2]": 64,
            "ExecuteRegionLength[3]": 64,
            "ExecuteRegionLength[4]": 64,
            "ExecuteRegionLength[5]": 64,
            "ExecuteRegionLength[6]": 64,
            "ExecuteRegionLength[7]": 64,
            "ExecuteRegionLength[8]": 64,
            "ExecuteRegionLength[9]": 64,
            "FETCH_ALIGN_BITS": 32,
            "FETCH_USER_EN": 32,
            "FETCH_USER_WIDTH": 32,
            "FETCH_WIDTH": 32,
            "FLen": 32,
            "FpPresent": 1,
            "FpgaAlteraEn": 1,
            "FpgaEn": 1,
            "GPLEN": 32,
            "GPPNW": 32,
            "HaltAddress": 64,
            "ICACHE_INDEX_WIDTH": 32,
            "ICACHE_LINE_WIDTH": 32,
            "ICACHE_SET_ASSOC": 32,
            "ICACHE_SET_ASSOC_WIDTH": 32,
            "ICACHE_TAG_WIDTH": 32,
            "ICACHE_USER_LINE_WIDTH": 32,
            "INSTR_PER_FETCH": 32,
            "IS_XLEN32": 1,
            "IS_XLEN64": 1,
            "InstrTlbEntries": 32,
            "LOG2_INSTR_PER_FETCH": 32,
            "MEM_TID_WIDTH": 32,
            "MODE_SV": 4,
            "MaxOutstandingStores": 32,
            "MmuPresent": 1,
            "ModeW": 32,
            "NOCType": 32,
            "NR_SB_ENTRIES": 32,
            "NSX": 1,
            "NonIdemPotenceEn": 1,
            "NonIdempotentAddrBase[0]": 64,
            "NonIdempotentAddrBase": 64,
            "NonIdempotentAddrBase[10]": 64,
            "NonIdempotentAddrBase[11]": 64,
            "NonIdempotentAddrBase[12]": 64,
            "NonIdempotentAddrBase[13]": 64,
            "NonIdempotentAddrBase[14]": 64,
            "NonIdempotentAddrBase[15]": 64,
            "NonIdempotentAddrBase[1]": 64,
            "NonIdempotentAddrBase[2]": 64,
            "NonIdempotentAddrBase[3]": 64,
            "NonIdempotentAddrBase[4]": 64,
            "NonIdempotentAddrBase[5]": 64,
            "NonIdempotentAddrBase[6]": 64,
            "NonIdempotentAddrBase[7]": 64,
            "NonIdempotentAddrBase[8]": 64,
            "NonIdempotentAddrBase[9]": 64,
            "NonIdempotentLength[0]": 64,
            "NonIdempotentLength": 64,
            "NonIdempotentLength[10]": 64,
            "NonIdempotentLength[11]": 64,
            "NonIdempotentLength[12]": 64,
            "NonIdempotentLength[13]": 64,
            "NonIdempotentLength[14]": 64,
            "NonIdempotentLength[15]": 64,
            "NonIdempotentLength[1]": 64,
            "NonIdempotentLength[2]": 64,
            "NonIdempotentLength[3]": 64,
            "NonIdempotentLength[4]": 64,
            "NonIdempotentLength[5]": 64,
            "NonIdempotentLength[6]": 64,
            "NonIdempotentLength[7]": 64,
            "NonIdempotentLength[8]": 64,
            "NonIdempotentLength[9]": 64,
            "NrCachedRegionRules": 32,
            "NrCommitPorts": 32,
            "NrExecuteRegionRules": 32,
            "NrIssuePorts": 32,
            "NrLoadBufEntries": 32,
            "NrLoadPipeRegs": 32,
            "NrNonIdempotentRules": 32,
            "NrPMPEntries": 32,
            "NrRgprPorts": 32,
            "NrStorePipeRegs": 32,
            "NrWbPorts": 32,
            "PLEN": 32,
            "PMPAddrRstVal[0]": 64,
            "PMPAddrRstVal": 64,
            "PMPAddrRstVal[10]": 64,
            "PMPAddrRstVal[11]": 64,
            "PMPAddrRstVal[12]": 64,
            "PMPAddrRstVal[13]": 64,
            "PMPAddrRstVal[14]": 64,
            "PMPAddrRstVal[15]": 64,
            "PMPAddrRstVal[16]": 64,
            "PMPAddrRstVal[17]": 64,
            "PMPAddrRstVal[18]": 64,
            "PMPAddrRstVal[19]": 64,
            "PMPAddrRstVal[1]": 64,
            "PMPAddrRstVal[20]": 64,
            "PMPAddrRstVal[21]": 64,
            "PMPAddrRstVal[22]": 64,
            "PMPAddrRstVal[23]": 64,
            "PMPAddrRstVal[24]": 64,
            "PMPAddrRstVal[25]": 64,
            "PMPAddrRstVal[26]": 64,
            "PMPAddrRstVal[27]": 64,
            "PMPAddrRstVal[28]": 64,
            "PMPAddrRstVal[29]": 64,
            "PMPAddrRstVal[2]": 64,
            "PMPAddrRstVal[30]": 64,
            "PMPAddrRstVal[31]": 64,
            "PMPAddrRstVal[32]": 64,
            "PMPAddrRstVal[33]": 64,
            "PMPAddrRstVal[34]": 64,
            "PMPAddrRstVal[35]": 64,
            "PMPAddrRstVal[36]": 64,
            "PMPAddrRstVal[37]": 64,
            "PMPAddrRstVal[38]": 64,
            "PMPAddrRstVal[39]": 64,
            "PMPAddrRstVal[3]": 64,
            "PMPAddrRstVal[40]": 64,
            "PMPAddrRstVal[41]": 64,
            "PMPAddrRstVal[42]": 64,
            "PMPAddrRstVal[43]": 64,
            "PMPAddrRstVal[44]": 64,
            "PMPAddrRstVal[45]": 64,
            "PMPAddrRstVal[46]": 64,
            "PMPAddrRstVal[47]": 64,
            "PMPAddrRstVal[48]": 64,
            "PMPAddrRstVal[49]": 64,
            "PMPAddrRstVal[4]": 64,
            "PMPAddrRstVal[50]": 64,
            "PMPAddrRstVal[51]": 64,
            "PMPAddrRstVal[52]": 64,
            "PMPAddrRstVal[53]": 64,
            "PMPAddrRstVal[54]": 64,
            "PMPAddrRstVal[55]": 64,
            "PMPAddrRstVal[56]": 64,
            "PMPAddrRstVal[57]": 64,
            "PMPAddrRstVal[58]": 64,
            "PMPAddrRstVal[59]": 64,
            "PMPAddrRstVal[5]": 64,
            "PMPAddrRstVal[60]": 64,
            "PMPAddrRstVal[61]": 64,
            "PMPAddrRstVal[62]": 64,
            "PMPAddrRstVal[63]": 64,
            "PMPAddrRstVal[6]": 64,
            "PMPAddrRstVal[7]": 64,
            "PMPAddrRstVal[8]": 64,
            "PMPAddrRstVal[9]": 64,
            "PMPCfgRstVal[0]": 64,
            "PMPCfgRstVal": 64,
            "PMPCfgRstVal[10]": 64,
            "PMPCfgRstVal[11]": 64,
            "PMPCfgRstVal[12]": 64,
            "PMPCfgRstVal[13]": 64,
            "PMPCfgRstVal[14]": 64,
            "PMPCfgRstVal[15]": 64,
            "PMPCfgRstVal[16]": 64,
            "PMPCfgRstVal[17]": 64,
            "PMPCfgRstVal[18]": 64,
            "PMPCfgRstVal[19]": 64,
            "PMPCfgRstVal[1]": 64,
            "PMPCfgRstVal[20]": 64,
            "PMPCfgRstVal[21]": 64,
            "PMPCfgRstVal[22]": 64,
            "PMPCfgRstVal[23]": 64,
            "PMPCfgRstVal[24]": 64,
            "PMPCfgRstVal[25]": 64,
            "PMPCfgRstVal[26]": 64,
            "PMPCfgRstVal[27]": 64,
            "PMPCfgRstVal[28]": 64,
            "PMPCfgRstVal[29]": 64,
            "PMPCfgRstVal[2]": 64,
            "PMPCfgRstVal[30]": 64,
            "PMPCfgRstVal[31]": 64,
            "PMPCfgRstVal[32]": 64,
            "PMPCfgRstVal[33]": 64,
            "PMPCfgRstVal[34]": 64,
            "PMPCfgRstVal[35]": 64,
            "PMPCfgRstVal[36]": 64,
            "PMPCfgRstVal[37]": 64,
            "PMPCfgRstVal[38]": 64,
            "PMPCfgRstVal[39]": 64,
            "PMPCfgRstVal[3]": 64,
            "PMPCfgRstVal[40]": 64,
            "PMPCfgRstVal[41]": 64,
            "PMPCfgRstVal[42]": 64,
            "PMPCfgRstVal[43]": 64,
            "PMPCfgRstVal[44]": 64,
            "PMPCfgRstVal[45]": 64,
            "PMPCfgRstVal[46]": 64,
            "PMPCfgRstVal[47]": 64,
            "PMPCfgRstVal[48]": 64,
            "PMPCfgRstVal[49]": 64,
            "PMPCfgRstVal[4]": 64,
            "PMPCfgRstVal[50]": 64,
            "PMPCfgRstVal[51]": 64,
            "PMPCfgRstVal[52]": 64,
            "PMPCfgRstVal[53]": 64,
            "PMPCfgRstVal[54]": 64,
            "PMPCfgRstVal[55]": 64,
            "PMPCfgRstVal[56]": 64,
            "PMPCfgRstVal[57]": 64,
            "PMPCfgRstVal[58]": 64,
            "PMPCfgRstVal[59]": 64,
            "PMPCfgRstVal[5]": 64,
            "PMPCfgRstVal[60]": 64,
            "PMPCfgRstVal[61]": 64,
            "PMPCfgRstVal[62]": 64,
            "PMPCfgRstVal[63]": 64,
            "PMPCfgRstVal[6]": 64,
            "PMPCfgRstVal[7]": 64,
            "PMPCfgRstVal[8]": 64,
            "PMPCfgRstVal[9]": 64,
            "PMPEntryReadOnly": 64,
            "PPNW": 32,
            "PerfCounterEn": 1,
            "PtLevels": 32,
            "RASDepth": 32,
            "RVA": 1,
            "RVB": 1,
            "RVC": 1,
            "RVD": 1,
            "RVF": 1,
            "RVFVec": 1,
            "RVH": 1,
            "RVS": 1,
            "RVU": 1,
            "RVV": 1,
            "RVZCB": 1,
            "RVZCMP": 1,
            "RVZiCond": 1,
            "RVZicntr": 1,
            "RVZihpm": 1,
            "SV": 32,
            "SVX": 32,
            "SharedTlbDepth": 32,
            "SpeculativeSb": 1,
            "SuperscalarEn": 1,
            "TRANS_ID_BITS": 32,
            "TechnoCut": 1,
            "TvalEn": 1,
            "UseSharedTlb": 1,
            "VLEN": 32,
            "VMIDW": 32,
            "VMID_WIDTH": 32,
            "VpnLen": 32,
            "WtDcacheWbufDepth": 32,
            "XF16": 1,
            "XF16ALT": 1,
            "XF16ALTVec": 1,
            "XF16Vec": 1,
            "XF8": 1,
            "XF8Vec": 1,
            "XFVec": 1,
            "XLEN": 32,
            "XLEN_ALIGN_BYTES": 32,
            "X_DUALREAD": 32,
            "X_DUALWRITE": 32,
            "X_HARTID_WIDTH": 32,
            "X_ID_WIDTH": 32,
            "X_ISSUE_REGISTER_SPLIT": 32,
            "X_NUM_HARTS": 32,
            "X_NUM_RS": 32,
            "X_RFR_WIDTH": 32,
            "X_RFW_WIDTH": 32,
            "taken": 1,
            "valid": 1,
            "pc": 32,
            "target_address": 32,
            "address": 32,
            "instruction": 32,
            "cf": 3,
            "cause": 32,
            "gva": 1,
            "tinst": 32,
            "tval": 32,
            "tval2": 34,
            "data": 64,
            "ready": 1,
            "user": 32,
            "vaddr": 32,
            "kill_s1": 1,
            "kill_s2": 1,
            "req": 1,
            "spec": 1,
            "ra": 32,
            "is_taken": 1
        },
        "fuzz_candidates": [
            {
                "name": "instr_queue_ready",
                "certainty": 80,
                "explanation": "Handshake signal that can be modified through AND gates to introduce stalls without breaking functionality"
            },
            {
                "name": "if_ready",
                "certainty": 75,
                "explanation": "Flow control signal derived from cache ready and queue ready, can be safely modified to introduce delays"
            },
            {
                "name": "bp_valid",
                "certainty": 70,
                "explanation": "Branch prediction validity flag that can be masked to force more conservative prediction behavior"
            },
            {
                "name": "speculative_q",
                "certainty": 65,
                "explanation": "Status flag tracking speculative execution state that can be modified to force more conservative execution"
            },
            {
                "name": "serving_unaligned",
                "certainty": 60,
                "explanation": "Status signal indicating unaligned instruction handling that can be modified to force aligned handling"
            }
        ],
        "control_signals": {
            "clock": "clk_i",
            "reset": "rst_ni",
            "edge": "posedge"
        }
    },
    "ariane_testharness.i_ariane.i_cva6.commit_stage_i": {
        "declaration_path": "/Users/bepc/workspace/maveric/cva6/core/commit_stage.sv",
        "module_name": "commit_stage",
        "signal_width_data": {
            "amo_valid_commit_o": 1,
            "clk_i": 1,
            "commit_ack_o": 2,
            "commit_csr_o": 1,
            "commit_drop_i": 2,
            "commit_lsu_o": 1,
            "commit_lsu_ready_i": 1,
            "commit_macro_ack": 2,
            "commit_macro_ack_o": 2,
            "commit_tran_id_o": 3,
            "csr_op_o": 8,
            "csr_rdata_i": 32,
            "csr_wdata_o": 32,
            "csr_write_fflags_o": 1,
            "dirty_fp_state_o": 1,
            "fence_i_o": 1,
            "fence_o": 1,
            "flush_commit_o": 1,
            "flush_dcache_i": 1,
            "halt_i": 1,
            "hfence_gvma_o": 1,
            "hfence_vvma_o": 1,
            "instr_0_is_amo": 1,
            "no_st_pending_i": 1,
            "pc_o": 32,
            "rst_ni": 1,
            "sfence_vma_o": 1,
            "single_step_i": 1,
            "waddr_o[0]": 5,
            "waddr_o": 5,
            "waddr_o[1]": 5,
            "wdata_o[0]": 32,
            "wdata_o": 32,
            "wdata_o[1]": 32,
            "we_fpr_o": 2,
            "we_gpr_o": 2,
            "ASIDW": 32,
            "ASID_WIDTH": 32,
            "AXI_USER_EN": 1,
            "AxiAddrWidth": 32,
            "AxiBurstWriteEn": 1,
            "AxiDataWidth": 32,
            "AxiIdWidth": 32,
            "AxiUserWidth": 32,
            "BHTEntries": 32,
            "BTBEntries": 32,
            "CachedRegionAddrBase[0]": 64,
            "CachedRegionAddrBase": 64,
            "CachedRegionAddrBase[10]": 64,
            "CachedRegionAddrBase[11]": 64,
            "CachedRegionAddrBase[12]": 64,
            "CachedRegionAddrBase[13]": 64,
            "CachedRegionAddrBase[14]": 64,
            "CachedRegionAddrBase[15]": 64,
            "CachedRegionAddrBase[1]": 64,
            "CachedRegionAddrBase[2]": 64,
            "CachedRegionAddrBase[3]": 64,
            "CachedRegionAddrBase[4]": 64,
            "CachedRegionAddrBase[5]": 64,
            "CachedRegionAddrBase[6]": 64,
            "CachedRegionAddrBase[7]": 64,
            "CachedRegionAddrBase[8]": 64,
            "CachedRegionAddrBase[9]": 64,
            "CachedRegionLength[0]": 64,
            "CachedRegionLength": 64,
            "CachedRegionLength[10]": 64,
            "CachedRegionLength[11]": 64,
            "CachedRegionLength[12]": 64,
            "CachedRegionLength[13]": 64,
            "CachedRegionLength[14]": 64,
            "CachedRegionLength[15]": 64,
            "CachedRegionLength[1]": 64,
            "CachedRegionLength[2]": 64,
            "CachedRegionLength[3]": 64,
            "CachedRegionLength[4]": 64,
            "CachedRegionLength[5]": 64,
            "CachedRegionLength[6]": 64,
            "CachedRegionLength[7]": 64,
            "CachedRegionLength[8]": 64,
            "CachedRegionLength[9]": 64,
            "CvxifEn": 1,
            "DATA_USER_EN": 32,
            "DCACHE_INDEX_WIDTH": 32,
            "DCACHE_LINE_WIDTH": 32,
            "DCACHE_MAX_TX": 32,
            "DCACHE_NUM_WORDS": 32,
            "DCACHE_OFFSET_WIDTH": 32,
            "DCACHE_SET_ASSOC": 32,
            "DCACHE_SET_ASSOC_WIDTH": 32,
            "DCACHE_TAG_WIDTH": 32,
            "DCACHE_USER_LINE_WIDTH": 32,
            "DCACHE_USER_WIDTH": 32,
            "DCacheType": 2,
            "DataTlbEntries": 32,
            "DcacheIdWidth": 32,
            "DebugEn": 1,
            "DirectVecOnly": 1,
            "DmBaseAddress": 64,
            "EnableAccelerator": 1,
            "ExceptionAddress": 64,
            "ExecuteRegionAddrBase[0]": 64,
            "ExecuteRegionAddrBase": 64,
            "ExecuteRegionAddrBase[10]": 64,
            "ExecuteRegionAddrBase[11]": 64,
            "ExecuteRegionAddrBase[12]": 64,
            "ExecuteRegionAddrBase[13]": 64,
            "ExecuteRegionAddrBase[14]": 64,
            "ExecuteRegionAddrBase[15]": 64,
            "ExecuteRegionAddrBase[1]": 64,
            "ExecuteRegionAddrBase[2]": 64,
            "ExecuteRegionAddrBase[3]": 64,
            "ExecuteRegionAddrBase[4]": 64,
            "ExecuteRegionAddrBase[5]": 64,
            "ExecuteRegionAddrBase[6]": 64,
            "ExecuteRegionAddrBase[7]": 64,
            "ExecuteRegionAddrBase[8]": 64,
            "ExecuteRegionAddrBase[9]": 64,
            "ExecuteRegionLength[0]": 64,
            "ExecuteRegionLength": 64,
            "ExecuteRegionLength[10]": 64,
            "ExecuteRegionLength[11]": 64,
            "ExecuteRegionLength[12]": 64,
            "ExecuteRegionLength[13]": 64,
            "ExecuteRegionLength[14]": 64,
            "ExecuteRegionLength[15]": 64,
            "ExecuteRegionLength[1]": 64,
            "ExecuteRegionLength[2]": 64,
            "ExecuteRegionLength[3]": 64,
            "ExecuteRegionLength[4]": 64,
            "ExecuteRegionLength[5]": 64,
            "ExecuteRegionLength[6]": 64,
            "ExecuteRegionLength[7]": 64,
            "ExecuteRegionLength[8]": 64,
            "ExecuteRegionLength[9]": 64,
            "FETCH_ALIGN_BITS": 32,
            "FETCH_USER_EN": 32,
            "FETCH_USER_WIDTH": 32,
            "FETCH_WIDTH": 32,
            "FLen": 32,
            "FpPresent": 1,
            "FpgaAlteraEn": 1,
            "FpgaEn": 1,
            "GPLEN": 32,
            "GPPNW": 32,
            "HaltAddress": 64,
            "ICACHE_INDEX_WIDTH": 32,
            "ICACHE_LINE_WIDTH": 32,
            "ICACHE_SET_ASSOC": 32,
            "ICACHE_SET_ASSOC_WIDTH": 32,
            "ICACHE_TAG_WIDTH": 32,
            "ICACHE_USER_LINE_WIDTH": 32,
            "INSTR_PER_FETCH": 32,
            "IS_XLEN32": 1,
            "IS_XLEN64": 1,
            "InstrTlbEntries": 32,
            "LOG2_INSTR_PER_FETCH": 32,
            "MEM_TID_WIDTH": 32,
            "MODE_SV": 4,
            "MaxOutstandingStores": 32,
            "MmuPresent": 1,
            "ModeW": 32,
            "NOCType": 32,
            "NR_SB_ENTRIES": 32,
            "NSX": 1,
            "NonIdemPotenceEn": 1,
            "NonIdempotentAddrBase[0]": 64,
            "NonIdempotentAddrBase": 64,
            "NonIdempotentAddrBase[10]": 64,
            "NonIdempotentAddrBase[11]": 64,
            "NonIdempotentAddrBase[12]": 64,
            "NonIdempotentAddrBase[13]": 64,
            "NonIdempotentAddrBase[14]": 64,
            "NonIdempotentAddrBase[15]": 64,
            "NonIdempotentAddrBase[1]": 64,
            "NonIdempotentAddrBase[2]": 64,
            "NonIdempotentAddrBase[3]": 64,
            "NonIdempotentAddrBase[4]": 64,
            "NonIdempotentAddrBase[5]": 64,
            "NonIdempotentAddrBase[6]": 64,
            "NonIdempotentAddrBase[7]": 64,
            "NonIdempotentAddrBase[8]": 64,
            "NonIdempotentAddrBase[9]": 64,
            "NonIdempotentLength[0]": 64,
            "NonIdempotentLength": 64,
            "NonIdempotentLength[10]": 64,
            "NonIdempotentLength[11]": 64,
            "NonIdempotentLength[12]": 64,
            "NonIdempotentLength[13]": 64,
            "NonIdempotentLength[14]": 64,
            "NonIdempotentLength[15]": 64,
            "NonIdempotentLength[1]": 64,
            "NonIdempotentLength[2]": 64,
            "NonIdempotentLength[3]": 64,
            "NonIdempotentLength[4]": 64,
            "NonIdempotentLength[5]": 64,
            "NonIdempotentLength[6]": 64,
            "NonIdempotentLength[7]": 64,
            "NonIdempotentLength[8]": 64,
            "NonIdempotentLength[9]": 64,
            "NrCachedRegionRules": 32,
            "NrCommitPorts": 32,
            "NrExecuteRegionRules": 32,
            "NrIssuePorts": 32,
            "NrLoadBufEntries": 32,
            "NrLoadPipeRegs": 32,
            "NrNonIdempotentRules": 32,
            "NrPMPEntries": 32,
            "NrRgprPorts": 32,
            "NrStorePipeRegs": 32,
            "NrWbPorts": 32,
            "PLEN": 32,
            "PMPAddrRstVal[0]": 64,
            "PMPAddrRstVal": 64,
            "PMPAddrRstVal[10]": 64,
            "PMPAddrRstVal[11]": 64,
            "PMPAddrRstVal[12]": 64,
            "PMPAddrRstVal[13]": 64,
            "PMPAddrRstVal[14]": 64,
            "PMPAddrRstVal[15]": 64,
            "PMPAddrRstVal[16]": 64,
            "PMPAddrRstVal[17]": 64,
            "PMPAddrRstVal[18]": 64,
            "PMPAddrRstVal[19]": 64,
            "PMPAddrRstVal[1]": 64,
            "PMPAddrRstVal[20]": 64,
            "PMPAddrRstVal[21]": 64,
            "PMPAddrRstVal[22]": 64,
            "PMPAddrRstVal[23]": 64,
            "PMPAddrRstVal[24]": 64,
            "PMPAddrRstVal[25]": 64,
            "PMPAddrRstVal[26]": 64,
            "PMPAddrRstVal[27]": 64,
            "PMPAddrRstVal[28]": 64,
            "PMPAddrRstVal[29]": 64,
            "PMPAddrRstVal[2]": 64,
            "PMPAddrRstVal[30]": 64,
            "PMPAddrRstVal[31]": 64,
            "PMPAddrRstVal[32]": 64,
            "PMPAddrRstVal[33]": 64,
            "PMPAddrRstVal[34]": 64,
            "PMPAddrRstVal[35]": 64,
            "PMPAddrRstVal[36]": 64,
            "PMPAddrRstVal[37]": 64,
            "PMPAddrRstVal[38]": 64,
            "PMPAddrRstVal[39]": 64,
            "PMPAddrRstVal[3]": 64,
            "PMPAddrRstVal[40]": 64,
            "PMPAddrRstVal[41]": 64,
            "PMPAddrRstVal[42]": 64,
            "PMPAddrRstVal[43]": 64,
            "PMPAddrRstVal[44]": 64,
            "PMPAddrRstVal[45]": 64,
            "PMPAddrRstVal[46]": 64,
            "PMPAddrRstVal[47]": 64,
            "PMPAddrRstVal[48]": 64,
            "PMPAddrRstVal[49]": 64,
            "PMPAddrRstVal[4]": 64,
            "PMPAddrRstVal[50]": 64,
            "PMPAddrRstVal[51]": 64,
            "PMPAddrRstVal[52]": 64,
            "PMPAddrRstVal[53]": 64,
            "PMPAddrRstVal[54]": 64,
            "PMPAddrRstVal[55]": 64,
            "PMPAddrRstVal[56]": 64,
            "PMPAddrRstVal[57]": 64,
            "PMPAddrRstVal[58]": 64,
            "PMPAddrRstVal[59]": 64,
            "PMPAddrRstVal[5]": 64,
            "PMPAddrRstVal[60]": 64,
            "PMPAddrRstVal[61]": 64,
            "PMPAddrRstVal[62]": 64,
            "PMPAddrRstVal[63]": 64,
            "PMPAddrRstVal[6]": 64,
            "PMPAddrRstVal[7]": 64,
            "PMPAddrRstVal[8]": 64,
            "PMPAddrRstVal[9]": 64,
            "PMPCfgRstVal[0]": 64,
            "PMPCfgRstVal": 64,
            "PMPCfgRstVal[10]": 64,
            "PMPCfgRstVal[11]": 64,
            "PMPCfgRstVal[12]": 64,
            "PMPCfgRstVal[13]": 64,
            "PMPCfgRstVal[14]": 64,
            "PMPCfgRstVal[15]": 64,
            "PMPCfgRstVal[16]": 64,
            "PMPCfgRstVal[17]": 64,
            "PMPCfgRstVal[18]": 64,
            "PMPCfgRstVal[19]": 64,
            "PMPCfgRstVal[1]": 64,
            "PMPCfgRstVal[20]": 64,
            "PMPCfgRstVal[21]": 64,
            "PMPCfgRstVal[22]": 64,
            "PMPCfgRstVal[23]": 64,
            "PMPCfgRstVal[24]": 64,
            "PMPCfgRstVal[25]": 64,
            "PMPCfgRstVal[26]": 64,
            "PMPCfgRstVal[27]": 64,
            "PMPCfgRstVal[28]": 64,
            "PMPCfgRstVal[29]": 64,
            "PMPCfgRstVal[2]": 64,
            "PMPCfgRstVal[30]": 64,
            "PMPCfgRstVal[31]": 64,
            "PMPCfgRstVal[32]": 64,
            "PMPCfgRstVal[33]": 64,
            "PMPCfgRstVal[34]": 64,
            "PMPCfgRstVal[35]": 64,
            "PMPCfgRstVal[36]": 64,
            "PMPCfgRstVal[37]": 64,
            "PMPCfgRstVal[38]": 64,
            "PMPCfgRstVal[39]": 64,
            "PMPCfgRstVal[3]": 64,
            "PMPCfgRstVal[40]": 64,
            "PMPCfgRstVal[41]": 64,
            "PMPCfgRstVal[42]": 64,
            "PMPCfgRstVal[43]": 64,
            "PMPCfgRstVal[44]": 64,
            "PMPCfgRstVal[45]": 64,
            "PMPCfgRstVal[46]": 64,
            "PMPCfgRstVal[47]": 64,
            "PMPCfgRstVal[48]": 64,
            "PMPCfgRstVal[49]": 64,
            "PMPCfgRstVal[4]": 64,
            "PMPCfgRstVal[50]": 64,
            "PMPCfgRstVal[51]": 64,
            "PMPCfgRstVal[52]": 64,
            "PMPCfgRstVal[53]": 64,
            "PMPCfgRstVal[54]": 64,
            "PMPCfgRstVal[55]": 64,
            "PMPCfgRstVal[56]": 64,
            "PMPCfgRstVal[57]": 64,
            "PMPCfgRstVal[58]": 64,
            "PMPCfgRstVal[59]": 64,
            "PMPCfgRstVal[5]": 64,
            "PMPCfgRstVal[60]": 64,
            "PMPCfgRstVal[61]": 64,
            "PMPCfgRstVal[62]": 64,
            "PMPCfgRstVal[63]": 64,
            "PMPCfgRstVal[6]": 64,
            "PMPCfgRstVal[7]": 64,
            "PMPCfgRstVal[8]": 64,
            "PMPCfgRstVal[9]": 64,
            "PMPEntryReadOnly": 64,
            "PPNW": 32,
            "PerfCounterEn": 1,
            "PtLevels": 32,
            "RASDepth": 32,
            "RVA": 1,
            "RVB": 1,
            "RVC": 1,
            "RVD": 1,
            "RVF": 1,
            "RVFVec": 1,
            "RVH": 1,
            "RVS": 1,
            "RVU": 1,
            "RVV": 1,
            "RVZCB": 1,
            "RVZCMP": 1,
            "RVZiCond": 1,
            "RVZicntr": 1,
            "RVZihpm": 1,
            "SV": 32,
            "SVX": 32,
            "SharedTlbDepth": 32,
            "SpeculativeSb": 1,
            "SuperscalarEn": 1,
            "TRANS_ID_BITS": 32,
            "TechnoCut": 1,
            "TvalEn": 1,
            "UseSharedTlb": 1,
            "VLEN": 32,
            "VMIDW": 32,
            "VMID_WIDTH": 32,
            "VpnLen": 32,
            "WtDcacheWbufDepth": 32,
            "XF16": 1,
            "XF16ALT": 1,
            "XF16ALTVec": 1,
            "XF16Vec": 1,
            "XF8": 1,
            "XF8Vec": 1,
            "XFVec": 1,
            "XLEN": 32,
            "XLEN_ALIGN_BYTES": 32,
            "X_DUALREAD": 32,
            "X_DUALWRITE": 32,
            "X_HARTID_WIDTH": 32,
            "X_ID_WIDTH": 32,
            "X_ISSUE_REGISTER_SPLIT": 32,
            "X_NUM_HARTS": 32,
            "X_NUM_RS": 32,
            "X_RFR_WIDTH": 32,
            "X_RFW_WIDTH": 32,
            "ack": 1,
            "result": 32,
            "fu": 4,
            "is_compressed": 1,
            "is_double_rd_macro_instr": 1,
            "is_last_macro_instr": 1,
            "is_macro_instr": 1,
            "op": 8,
            "pc": 32,
            "rd": 5,
            "rs1": 5,
            "rs2": 5,
            "trans_id": 3,
            "use_imm": 1,
            "use_pc": 1,
            "use_zimm": 1,
            "valid": 1,
            "vfp": 1,
            "cf": 3,
            "predict_address": 32,
            "cause": 32,
            "gva": 1,
            "tinst": 32,
            "tval": 32,
            "tval2": 34,
            "i": 32
        },
        "fuzz_candidates": [
            {
                "name": "commit_macro_ack",
                "certainty": 80,
                "explanation": "Internal handshake signal for macro instruction acknowledgment that can be safely modified through AND/OR gates"
            },
            {
                "name": "instr_0_is_amo",
                "certainty": 70,
                "explanation": "Status flag derived from instruction decode that indicates AMO operation, can be fuzzed with proper timing constraints"
            },
            {
                "name": "dirty_fp_state_o",
                "certainty": 60,
                "explanation": "Status flag for FP state that is regenerated each cycle, can tolerate fuzzing with proper recovery time"
            },
            {
                "name": "commit_drop_i",
                "certainty": 50,
                "explanation": "Instruction drop control signal that has built-in recovery mechanisms through pipeline flush"
            }
        ],
        "control_signals": {
            "clock": "clk_i",
            "reset": "rst_ni",
            "edge": "posedge"
        }
    }
}