15:01:40 **** Incremental Build of configuration Debug for project 7_6_VERDER_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50454 C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/7_6_VERDER.xpfm standalone_domain C:/eFPGA/7_6_VERDER/7_6_VERDER_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/eFPGA/7_6_VERDER/7_6_VERDER/export/7_6_VERDER/7_6_VERDER.xpfm --sys_config 7_6_VERDER --bif C:/eFPGA/7_6_VERDER/7_6_VERDER_APP_system/Debug/system.bif --bitstream C:/eFPGA/7_6_VERDER/7_6_VERDER_APP/_ide/bitstream/design_1_wrapper.bit --elf C:/eFPGA/7_6_VERDER/7_6_VERDER_APP/Debug/7_6_VERDER_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/eFPGA/7_6_VERDER/7_6_VERDER_APP/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/eFPGA/7_6_VERDER/7_6_VERDER_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

15:01:43 Build Finished (took 3s.347ms)

