
ES_Design_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005970  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08005a80  08005a80  00015a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b44  08005b44  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005b44  08005b44  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b44  08005b44  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b44  08005b44  00015b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b48  08005b48  00015b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005b4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000074  08005bc0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08005bc0  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb3e  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e51  00000000  00000000  0002bbdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0002da30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  0002e798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181ef  00000000  00000000  0002f448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d4e6  00000000  00000000  00047637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b7dc  00000000  00000000  00054b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e02f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dac  00000000  00000000  000e034c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08005a68 	.word	0x08005a68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08005a68 	.word	0x08005a68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <__aeabi_frsub>:
 800093c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000940:	e002      	b.n	8000948 <__addsf3>
 8000942:	bf00      	nop

08000944 <__aeabi_fsub>:
 8000944:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000948 <__addsf3>:
 8000948:	0042      	lsls	r2, r0, #1
 800094a:	bf1f      	itttt	ne
 800094c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000950:	ea92 0f03 	teqne	r2, r3
 8000954:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000958:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800095c:	d06a      	beq.n	8000a34 <__addsf3+0xec>
 800095e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000962:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000966:	bfc1      	itttt	gt
 8000968:	18d2      	addgt	r2, r2, r3
 800096a:	4041      	eorgt	r1, r0
 800096c:	4048      	eorgt	r0, r1
 800096e:	4041      	eorgt	r1, r0
 8000970:	bfb8      	it	lt
 8000972:	425b      	neglt	r3, r3
 8000974:	2b19      	cmp	r3, #25
 8000976:	bf88      	it	hi
 8000978:	4770      	bxhi	lr
 800097a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800097e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000982:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000992:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000996:	bf18      	it	ne
 8000998:	4249      	negne	r1, r1
 800099a:	ea92 0f03 	teq	r2, r3
 800099e:	d03f      	beq.n	8000a20 <__addsf3+0xd8>
 80009a0:	f1a2 0201 	sub.w	r2, r2, #1
 80009a4:	fa41 fc03 	asr.w	ip, r1, r3
 80009a8:	eb10 000c 	adds.w	r0, r0, ip
 80009ac:	f1c3 0320 	rsb	r3, r3, #32
 80009b0:	fa01 f103 	lsl.w	r1, r1, r3
 80009b4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009b8:	d502      	bpl.n	80009c0 <__addsf3+0x78>
 80009ba:	4249      	negs	r1, r1
 80009bc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009c0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009c4:	d313      	bcc.n	80009ee <__addsf3+0xa6>
 80009c6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ca:	d306      	bcc.n	80009da <__addsf3+0x92>
 80009cc:	0840      	lsrs	r0, r0, #1
 80009ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80009d2:	f102 0201 	add.w	r2, r2, #1
 80009d6:	2afe      	cmp	r2, #254	; 0xfe
 80009d8:	d251      	bcs.n	8000a7e <__addsf3+0x136>
 80009da:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009de:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009e2:	bf08      	it	eq
 80009e4:	f020 0001 	biceq.w	r0, r0, #1
 80009e8:	ea40 0003 	orr.w	r0, r0, r3
 80009ec:	4770      	bx	lr
 80009ee:	0049      	lsls	r1, r1, #1
 80009f0:	eb40 0000 	adc.w	r0, r0, r0
 80009f4:	3a01      	subs	r2, #1
 80009f6:	bf28      	it	cs
 80009f8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80009fc:	d2ed      	bcs.n	80009da <__addsf3+0x92>
 80009fe:	fab0 fc80 	clz	ip, r0
 8000a02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a06:	ebb2 020c 	subs.w	r2, r2, ip
 8000a0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a0e:	bfaa      	itet	ge
 8000a10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a14:	4252      	neglt	r2, r2
 8000a16:	4318      	orrge	r0, r3
 8000a18:	bfbc      	itt	lt
 8000a1a:	40d0      	lsrlt	r0, r2
 8000a1c:	4318      	orrlt	r0, r3
 8000a1e:	4770      	bx	lr
 8000a20:	f092 0f00 	teq	r2, #0
 8000a24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a28:	bf06      	itte	eq
 8000a2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a2e:	3201      	addeq	r2, #1
 8000a30:	3b01      	subne	r3, #1
 8000a32:	e7b5      	b.n	80009a0 <__addsf3+0x58>
 8000a34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a3c:	bf18      	it	ne
 8000a3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a42:	d021      	beq.n	8000a88 <__addsf3+0x140>
 8000a44:	ea92 0f03 	teq	r2, r3
 8000a48:	d004      	beq.n	8000a54 <__addsf3+0x10c>
 8000a4a:	f092 0f00 	teq	r2, #0
 8000a4e:	bf08      	it	eq
 8000a50:	4608      	moveq	r0, r1
 8000a52:	4770      	bx	lr
 8000a54:	ea90 0f01 	teq	r0, r1
 8000a58:	bf1c      	itt	ne
 8000a5a:	2000      	movne	r0, #0
 8000a5c:	4770      	bxne	lr
 8000a5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a62:	d104      	bne.n	8000a6e <__addsf3+0x126>
 8000a64:	0040      	lsls	r0, r0, #1
 8000a66:	bf28      	it	cs
 8000a68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a6c:	4770      	bx	lr
 8000a6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a72:	bf3c      	itt	cc
 8000a74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a78:	4770      	bxcc	lr
 8000a7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a86:	4770      	bx	lr
 8000a88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a8c:	bf16      	itet	ne
 8000a8e:	4608      	movne	r0, r1
 8000a90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a94:	4601      	movne	r1, r0
 8000a96:	0242      	lsls	r2, r0, #9
 8000a98:	bf06      	itte	eq
 8000a9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a9e:	ea90 0f01 	teqeq	r0, r1
 8000aa2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_ui2f>:
 8000aa8:	f04f 0300 	mov.w	r3, #0
 8000aac:	e004      	b.n	8000ab8 <__aeabi_i2f+0x8>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_i2f>:
 8000ab0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ab4:	bf48      	it	mi
 8000ab6:	4240      	negmi	r0, r0
 8000ab8:	ea5f 0c00 	movs.w	ip, r0
 8000abc:	bf08      	it	eq
 8000abe:	4770      	bxeq	lr
 8000ac0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ac4:	4601      	mov	r1, r0
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	e01c      	b.n	8000b06 <__aeabi_l2f+0x2a>

08000acc <__aeabi_ul2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f04f 0300 	mov.w	r3, #0
 8000ad8:	e00a      	b.n	8000af0 <__aeabi_l2f+0x14>
 8000ada:	bf00      	nop

08000adc <__aeabi_l2f>:
 8000adc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ae0:	bf08      	it	eq
 8000ae2:	4770      	bxeq	lr
 8000ae4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__aeabi_l2f+0x14>
 8000aea:	4240      	negs	r0, r0
 8000aec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af0:	ea5f 0c01 	movs.w	ip, r1
 8000af4:	bf02      	ittt	eq
 8000af6:	4684      	moveq	ip, r0
 8000af8:	4601      	moveq	r1, r0
 8000afa:	2000      	moveq	r0, #0
 8000afc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b00:	bf08      	it	eq
 8000b02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b0a:	fabc f28c 	clz	r2, ip
 8000b0e:	3a08      	subs	r2, #8
 8000b10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b14:	db10      	blt.n	8000b38 <__aeabi_l2f+0x5c>
 8000b16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b1a:	4463      	add	r3, ip
 8000b1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b20:	f1c2 0220 	rsb	r2, r2, #32
 8000b24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b28:	fa20 f202 	lsr.w	r2, r0, r2
 8000b2c:	eb43 0002 	adc.w	r0, r3, r2
 8000b30:	bf08      	it	eq
 8000b32:	f020 0001 	biceq.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	f102 0220 	add.w	r2, r2, #32
 8000b3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b40:	f1c2 0220 	rsb	r2, r2, #32
 8000b44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b48:	fa21 f202 	lsr.w	r2, r1, r2
 8000b4c:	eb43 0002 	adc.w	r0, r3, r2
 8000b50:	bf08      	it	eq
 8000b52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_f2iz>:
 8000b58:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b5c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b60:	d30f      	bcc.n	8000b82 <__aeabi_f2iz+0x2a>
 8000b62:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b66:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_f2iz+0x30>
 8000b6c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b74:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b78:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7c:	bf18      	it	ne
 8000b7e:	4240      	negne	r0, r0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr
 8000b88:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b8c:	d101      	bne.n	8000b92 <__aeabi_f2iz+0x3a>
 8000b8e:	0242      	lsls	r2, r0, #9
 8000b90:	d105      	bne.n	8000b9e <__aeabi_f2iz+0x46>
 8000b92:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000b96:	bf08      	it	eq
 8000b98:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f04f 0000 	mov.w	r0, #0
 8000ba2:	4770      	bx	lr

08000ba4 <DWT_Delay_Init>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000ba8:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <DWT_Delay_Init+0x58>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	4a13      	ldr	r2, [pc, #76]	; (8000bfc <DWT_Delay_Init+0x58>)
 8000bae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000bb2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <DWT_Delay_Init+0x58>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	4a10      	ldr	r2, [pc, #64]	; (8000bfc <DWT_Delay_Init+0x58>)
 8000bba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bbe:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a0e      	ldr	r2, [pc, #56]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000bc6:	f023 0301 	bic.w	r3, r3, #1
 8000bca:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a0b      	ldr	r2, [pc, #44]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000bd8:	4b09      	ldr	r3, [pc, #36]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 8000bde:	bf00      	nop
  __NOP();
 8000be0:	bf00      	nop
  __NOP();
 8000be2:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <DWT_Delay_Init+0x5c>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <DWT_Delay_Init+0x4c>
  {
    return 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	e000      	b.n	8000bf2 <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1;
 8000bf0:	2301      	movs	r3, #1
  }
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000edf0 	.word	0xe000edf0
 8000c00:	e0001000 	.word	0xe0001000

08000c04 <DWT_Delay_us>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <DWT_Delay_us+0x40>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000c12:	f002 fc93 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <DWT_Delay_us+0x44>)
 8000c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c1e:	0c9b      	lsrs	r3, r3, #18
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	fb02 f303 	mul.w	r3, r2, r3
 8000c26:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8000c28:	bf00      	nop
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <DWT_Delay_us+0x40>)
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	1ad2      	subs	r2, r2, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d3f8      	bcc.n	8000c2a <DWT_Delay_us+0x26>
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	e0001000 	.word	0xe0001000
 8000c48:	431bde83 	.word	0x431bde83

08000c4c <lcd16x2_enablePulse>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <lcd16x2_enablePulse+0x34>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0b      	ldr	r2, [pc, #44]	; (8000c84 <lcd16x2_enablePulse+0x38>)
 8000c56:	8811      	ldrh	r1, [r2, #0]
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f002 f873 	bl	8002d46 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8000c60:	2014      	movs	r0, #20
 8000c62:	f7ff ffcf 	bl	8000c04 <DWT_Delay_us>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <lcd16x2_enablePulse+0x34>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a06      	ldr	r2, [pc, #24]	; (8000c84 <lcd16x2_enablePulse+0x38>)
 8000c6c:	8811      	ldrh	r1, [r2, #0]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f002 f868 	bl	8002d46 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 8000c76:	203c      	movs	r0, #60	; 0x3c
 8000c78:	f7ff ffc4 	bl	8000c04 <DWT_Delay_us>
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000090 	.word	0x20000090
 8000c84:	20000096 	.word	0x20000096

08000c88 <lcd16x2_rs>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <lcd16x2_rs+0x24>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a06      	ldr	r2, [pc, #24]	; (8000cb0 <lcd16x2_rs+0x28>)
 8000c98:	8811      	ldrh	r1, [r2, #0]
 8000c9a:	79fa      	ldrb	r2, [r7, #7]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f002 f852 	bl	8002d46 <HAL_GPIO_WritePin>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000090 	.word	0x20000090
 8000cb0:	20000094 	.word	0x20000094

08000cb4 <lcd16x2_write>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	f003 030f 	and.w	r3, r3, #15
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	091b      	lsrs	r3, r3, #4
 8000cca:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 8000ccc:	4b5f      	ldr	r3, [pc, #380]	; (8000e4c <lcd16x2_write+0x198>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d05a      	beq.n	8000d8a <lcd16x2_write+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000cd4:	4b5e      	ldr	r3, [pc, #376]	; (8000e50 <lcd16x2_write+0x19c>)
 8000cd6:	6818      	ldr	r0, [r3, #0]
 8000cd8:	4b5e      	ldr	r3, [pc, #376]	; (8000e54 <lcd16x2_write+0x1a0>)
 8000cda:	8819      	ldrh	r1, [r3, #0]
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	f002 f82e 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000cea:	4b59      	ldr	r3, [pc, #356]	; (8000e50 <lcd16x2_write+0x19c>)
 8000cec:	6818      	ldr	r0, [r3, #0]
 8000cee:	4b5a      	ldr	r3, [pc, #360]	; (8000e58 <lcd16x2_write+0x1a4>)
 8000cf0:	8819      	ldrh	r1, [r3, #0]
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	f002 f823 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000d00:	4b53      	ldr	r3, [pc, #332]	; (8000e50 <lcd16x2_write+0x19c>)
 8000d02:	6818      	ldr	r0, [r3, #0]
 8000d04:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <lcd16x2_write+0x1a8>)
 8000d06:	8819      	ldrh	r1, [r3, #0]
 8000d08:	7bfb      	ldrb	r3, [r7, #15]
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	f002 f818 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000d16:	4b4e      	ldr	r3, [pc, #312]	; (8000e50 <lcd16x2_write+0x19c>)
 8000d18:	6818      	ldr	r0, [r3, #0]
 8000d1a:	4b51      	ldr	r3, [pc, #324]	; (8000e60 <lcd16x2_write+0x1ac>)
 8000d1c:	8819      	ldrh	r1, [r3, #0]
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
 8000d20:	f003 0308 	and.w	r3, r3, #8
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	461a      	mov	r2, r3
 8000d28:	f002 f80d 	bl	8002d46 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000d2c:	4b4d      	ldr	r3, [pc, #308]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000d2e:	6818      	ldr	r0, [r3, #0]
 8000d30:	4b4d      	ldr	r3, [pc, #308]	; (8000e68 <lcd16x2_write+0x1b4>)
 8000d32:	8819      	ldrh	r1, [r3, #0]
 8000d34:	7bbb      	ldrb	r3, [r7, #14]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	f002 f802 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000d42:	4b48      	ldr	r3, [pc, #288]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000d44:	6818      	ldr	r0, [r3, #0]
 8000d46:	4b49      	ldr	r3, [pc, #292]	; (8000e6c <lcd16x2_write+0x1b8>)
 8000d48:	8819      	ldrh	r1, [r3, #0]
 8000d4a:	7bbb      	ldrb	r3, [r7, #14]
 8000d4c:	f003 0302 	and.w	r3, r3, #2
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	461a      	mov	r2, r3
 8000d54:	f001 fff7 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000d58:	4b42      	ldr	r3, [pc, #264]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <lcd16x2_write+0x1bc>)
 8000d5e:	8819      	ldrh	r1, [r3, #0]
 8000d60:	7bbb      	ldrb	r3, [r7, #14]
 8000d62:	f003 0304 	and.w	r3, r3, #4
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	f001 ffec 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000d6e:	4b3d      	ldr	r3, [pc, #244]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000d70:	6818      	ldr	r0, [r3, #0]
 8000d72:	4b40      	ldr	r3, [pc, #256]	; (8000e74 <lcd16x2_write+0x1c0>)
 8000d74:	8819      	ldrh	r1, [r3, #0]
 8000d76:	7bbb      	ldrb	r3, [r7, #14]
 8000d78:	f003 0308 	and.w	r3, r3, #8
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	461a      	mov	r2, r3
 8000d80:	f001 ffe1 	bl	8002d46 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8000d84:	f7ff ff62 	bl	8000c4c <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 8000d88:	e05b      	b.n	8000e42 <lcd16x2_write+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000d8a:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000d8c:	6818      	ldr	r0, [r3, #0]
 8000d8e:	4b36      	ldr	r3, [pc, #216]	; (8000e68 <lcd16x2_write+0x1b4>)
 8000d90:	8819      	ldrh	r1, [r3, #0]
 8000d92:	7bbb      	ldrb	r3, [r7, #14]
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	f001 ffd3 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000da0:	4b30      	ldr	r3, [pc, #192]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	4b31      	ldr	r3, [pc, #196]	; (8000e6c <lcd16x2_write+0x1b8>)
 8000da6:	8819      	ldrh	r1, [r3, #0]
 8000da8:	7bbb      	ldrb	r3, [r7, #14]
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	461a      	mov	r2, r3
 8000db2:	f001 ffc8 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000db6:	4b2b      	ldr	r3, [pc, #172]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000db8:	6818      	ldr	r0, [r3, #0]
 8000dba:	4b2d      	ldr	r3, [pc, #180]	; (8000e70 <lcd16x2_write+0x1bc>)
 8000dbc:	8819      	ldrh	r1, [r3, #0]
 8000dbe:	7bbb      	ldrb	r3, [r7, #14]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	f001 ffbd 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000dcc:	4b25      	ldr	r3, [pc, #148]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000dce:	6818      	ldr	r0, [r3, #0]
 8000dd0:	4b28      	ldr	r3, [pc, #160]	; (8000e74 <lcd16x2_write+0x1c0>)
 8000dd2:	8819      	ldrh	r1, [r3, #0]
 8000dd4:	7bbb      	ldrb	r3, [r7, #14]
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	461a      	mov	r2, r3
 8000dde:	f001 ffb2 	bl	8002d46 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8000de2:	f7ff ff33 	bl	8000c4c <lcd16x2_enablePulse>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000de6:	4b1f      	ldr	r3, [pc, #124]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000de8:	6818      	ldr	r0, [r3, #0]
 8000dea:	4b1f      	ldr	r3, [pc, #124]	; (8000e68 <lcd16x2_write+0x1b4>)
 8000dec:	8819      	ldrh	r1, [r3, #0]
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	461a      	mov	r2, r3
 8000df8:	f001 ffa5 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000dfc:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000dfe:	6818      	ldr	r0, [r3, #0]
 8000e00:	4b1a      	ldr	r3, [pc, #104]	; (8000e6c <lcd16x2_write+0x1b8>)
 8000e02:	8819      	ldrh	r1, [r3, #0]
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	f001 ff9a 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000e12:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	4b16      	ldr	r3, [pc, #88]	; (8000e70 <lcd16x2_write+0x1bc>)
 8000e18:	8819      	ldrh	r1, [r3, #0]
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	f003 0304 	and.w	r3, r3, #4
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	461a      	mov	r2, r3
 8000e24:	f001 ff8f 	bl	8002d46 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <lcd16x2_write+0x1b0>)
 8000e2a:	6818      	ldr	r0, [r3, #0]
 8000e2c:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <lcd16x2_write+0x1c0>)
 8000e2e:	8819      	ldrh	r1, [r3, #0]
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	f003 0308 	and.w	r3, r3, #8
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	f001 ff84 	bl	8002d46 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8000e3e:	f7ff ff05 	bl	8000c4c <lcd16x2_enablePulse>
}
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000000 	.word	0x20000000
 8000e50:	20000098 	.word	0x20000098
 8000e54:	2000009c 	.word	0x2000009c
 8000e58:	2000009e 	.word	0x2000009e
 8000e5c:	200000a0 	.word	0x200000a0
 8000e60:	200000a2 	.word	0x200000a2
 8000e64:	200000a4 	.word	0x200000a4
 8000e68:	200000a8 	.word	0x200000a8
 8000e6c:	200000aa 	.word	0x200000aa
 8000e70:	200000ac 	.word	0x200000ac
 8000e74:	200000ae 	.word	0x200000ae

08000e78 <lcd16x2_writeCommand>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8000e82:	2000      	movs	r0, #0
 8000e84:	f7ff ff00 	bl	8000c88 <lcd16x2_rs>
  lcd16x2_write(cmd);
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ff12 	bl	8000cb4 <lcd16x2_write>
}
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <lcd16x2_writeData>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f7ff fef0 	bl	8000c88 <lcd16x2_rs>
  lcd16x2_write(data);
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ff02 	bl	8000cb4 <lcd16x2_write>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <lcd16x2_write4>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	f003 030f 	and.w	r3, r3, #15
 8000ec8:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f7ff fedc 	bl	8000c88 <lcd16x2_rs>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <lcd16x2_write4+0x7c>)
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <lcd16x2_write4+0x80>)
 8000ed6:	8819      	ldrh	r1, [r3, #0]
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	f001 ff30 	bl	8002d46 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <lcd16x2_write4+0x7c>)
 8000ee8:	6818      	ldr	r0, [r3, #0]
 8000eea:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <lcd16x2_write4+0x84>)
 8000eec:	8819      	ldrh	r1, [r3, #0]
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	f001 ff25 	bl	8002d46 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 8000efc:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <lcd16x2_write4+0x7c>)
 8000efe:	6818      	ldr	r0, [r3, #0]
 8000f00:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <lcd16x2_write4+0x88>)
 8000f02:	8819      	ldrh	r1, [r3, #0]
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	f001 ff1a 	bl	8002d46 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 8000f12:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <lcd16x2_write4+0x7c>)
 8000f14:	6818      	ldr	r0, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <lcd16x2_write4+0x8c>)
 8000f18:	8819      	ldrh	r1, [r3, #0]
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f003 0308 	and.w	r3, r3, #8
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	461a      	mov	r2, r3
 8000f24:	f001 ff0f 	bl	8002d46 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 8000f28:	f7ff fe90 	bl	8000c4c <lcd16x2_enablePulse>
}
 8000f2c:	bf00      	nop
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	200000a4 	.word	0x200000a4
 8000f38:	200000a8 	.word	0x200000a8
 8000f3c:	200000aa 	.word	0x200000aa
 8000f40:	200000ac 	.word	0x200000ac
 8000f44:	200000ae 	.word	0x200000ae

08000f48 <lcd16x2_init_4bits>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	460b      	mov	r3, r1
 8000f54:	817b      	strh	r3, [r7, #10]
 8000f56:	4613      	mov	r3, r2
 8000f58:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 8000f5a:	f7ff fe23 	bl	8000ba4 <DWT_Delay_Init>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 8000f5e:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <lcd16x2_init_4bits+0xa8>)
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8000f64:	4a23      	ldr	r2, [pc, #140]	; (8000ff4 <lcd16x2_init_4bits+0xac>)
 8000f66:	897b      	ldrh	r3, [r7, #10]
 8000f68:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 8000f6a:	4a23      	ldr	r2, [pc, #140]	; (8000ff8 <lcd16x2_init_4bits+0xb0>)
 8000f6c:	893b      	ldrh	r3, [r7, #8]
 8000f6e:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8000f70:	4a22      	ldr	r2, [pc, #136]	; (8000ffc <lcd16x2_init_4bits+0xb4>)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 8000f76:	4a22      	ldr	r2, [pc, #136]	; (8001000 <lcd16x2_init_4bits+0xb8>)
 8000f78:	8b3b      	ldrh	r3, [r7, #24]
 8000f7a:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 8000f7c:	4a21      	ldr	r2, [pc, #132]	; (8001004 <lcd16x2_init_4bits+0xbc>)
 8000f7e:	8bbb      	ldrh	r3, [r7, #28]
 8000f80:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8000f82:	4a21      	ldr	r2, [pc, #132]	; (8001008 <lcd16x2_init_4bits+0xc0>)
 8000f84:	8c3b      	ldrh	r3, [r7, #32]
 8000f86:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 8000f88:	4a20      	ldr	r2, [pc, #128]	; (800100c <lcd16x2_init_4bits+0xc4>)
 8000f8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f8c:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <lcd16x2_init_4bits+0xc8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 8000f94:	4b1f      	ldr	r3, [pc, #124]	; (8001014 <lcd16x2_init_4bits+0xcc>)
 8000f96:	2228      	movs	r2, #40	; 0x28
 8000f98:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 8000f9a:	2014      	movs	r0, #20
 8000f9c:	f001 f968 	bl	8002270 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	f7ff ff89 	bl	8000eb8 <lcd16x2_write4>
  LCD_MS_DELAY(5);
 8000fa6:	2005      	movs	r0, #5
 8000fa8:	f001 f962 	bl	8002270 <HAL_Delay>
  lcd16x2_write4(0x3);
 8000fac:	2003      	movs	r0, #3
 8000fae:	f7ff ff83 	bl	8000eb8 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f001 f95c 	bl	8002270 <HAL_Delay>
  lcd16x2_write4(0x3);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f7ff ff7d 	bl	8000eb8 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f001 f956 	bl	8002270 <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	f7ff ff77 	bl	8000eb8 <lcd16x2_write4>
  LCD_MS_DELAY(1);
 8000fca:	2001      	movs	r0, #1
 8000fcc:	f001 f950 	bl	8002270 <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N); // 0x28
 8000fd0:	2028      	movs	r0, #40	; 0x28
 8000fd2:	f7ff ff51 	bl	8000e78 <lcd16x2_writeCommand>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL| /* LCD_DISPLAY_B | LCD_DISPLAY_C| */ LCD_DISPLAY_D);
 8000fd6:	200c      	movs	r0, #12
 8000fd8:	f7ff ff4e 	bl	8000e78 <lcd16x2_writeCommand>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f7ff ff4b 	bl	8000e78 <lcd16x2_writeCommand>
  LCD_MS_DELAY(3);
 8000fe2:	2003      	movs	r0, #3
 8000fe4:	f001 f944 	bl	8002270 <HAL_Delay>
}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000090 	.word	0x20000090
 8000ff4:	20000094 	.word	0x20000094
 8000ff8:	20000096 	.word	0x20000096
 8000ffc:	200000a4 	.word	0x200000a4
 8001000:	200000a8 	.word	0x200000a8
 8001004:	200000aa 	.word	0x200000aa
 8001008:	200000ac 	.word	0x200000ac
 800100c:	200000ae 	.word	0x200000ae
 8001010:	20000000 	.word	0x20000000
 8001014:	20000001 	.word	0x20000001

08001018 <lcd16x2_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	460a      	mov	r2, r1
 8001022:	71fb      	strb	r3, [r7, #7]
 8001024:	4613      	mov	r3, r2
 8001026:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	f003 030f 	and.w	r3, r3, #15
 800102e:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d108      	bne.n	8001048 <lcd16x2_setCursor+0x30>
  {
    maskData |= (0x80);
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800103c:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff19 	bl	8000e78 <lcd16x2_writeCommand>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 8001046:	e007      	b.n	8001058 <lcd16x2_setCursor+0x40>
    maskData |= (0xc0);
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800104e:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff10 	bl	8000e78 <lcd16x2_writeCommand>
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <lcd16x2_1stLine>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001064:	2100      	movs	r1, #0
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff ffd6 	bl	8001018 <lcd16x2_setCursor>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <lcd16x2_2ndLine>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001074:	2100      	movs	r1, #0
 8001076:	2001      	movs	r0, #1
 8001078:	f7ff ffce 	bl	8001018 <lcd16x2_setCursor>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <lcd16x2_printf>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 8001080:	b40f      	push	{r0, r1, r2, r3}
 8001082:	b590      	push	{r4, r7, lr}
 8001084:	b089      	sub	sp, #36	; 0x24
 8001086:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8001088:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800108c:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001096:	4618      	mov	r0, r3
 8001098:	f004 f890 	bl	80051bc <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 800109c:	2300      	movs	r3, #0
 800109e:	77fb      	strb	r3, [r7, #31]
 80010a0:	e00a      	b.n	80010b8 <lcd16x2_printf+0x38>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 80010a2:	7ffb      	ldrb	r3, [r7, #31]
 80010a4:	3320      	adds	r3, #32
 80010a6:	443b      	add	r3, r7
 80010a8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fef3 	bl	8000e98 <lcd16x2_writeData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80010b2:	7ffb      	ldrb	r3, [r7, #31]
 80010b4:	3301      	adds	r3, #1
 80010b6:	77fb      	strb	r3, [r7, #31]
 80010b8:	7ffc      	ldrb	r4, [r7, #31]
 80010ba:	f107 0308 	add.w	r3, r7, #8
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff f846 	bl	8000150 <strlen>
 80010c4:	4603      	mov	r3, r0
 80010c6:	429c      	cmp	r4, r3
 80010c8:	d202      	bcs.n	80010d0 <lcd16x2_printf+0x50>
 80010ca:	7ffb      	ldrb	r3, [r7, #31]
 80010cc:	2b0f      	cmp	r3, #15
 80010ce:	d9e8      	bls.n	80010a2 <lcd16x2_printf+0x22>
  }
}
 80010d0:	bf00      	nop
 80010d2:	3724      	adds	r7, #36	; 0x24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80010da:	b004      	add	sp, #16
 80010dc:	4770      	bx	lr
	...

080010e0 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Set period, threshold value by button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
	start_tick = HAL_GetTick();
 80010ea:	f001 f8b7 	bl	800225c <HAL_GetTick>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a39      	ldr	r2, [pc, #228]	; (80011d8 <HAL_GPIO_EXTI_Callback+0xf8>)
 80010f2:	6013      	str	r3, [r2, #0]
	UNUSED(GPIO_Pin);
	if(GPIO_Pin == GPIO_PIN_0){
 80010f4:	88fb      	ldrh	r3, [r7, #6]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d15e      	bne.n	80011b8 <HAL_GPIO_EXTI_Callback+0xd8>
		isr_cnt++;
 80010fa:	4b38      	ldr	r3, [pc, #224]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	3301      	adds	r3, #1
 8001100:	b2da      	uxtb	r2, r3
 8001102:	4b36      	ldr	r3, [pc, #216]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 8001104:	701a      	strb	r2, [r3, #0]
		/* Nhan nut lan 1, dat chu ky truyen UART cac cam bien la 1s */
		if(isr_cnt == 1){
 8001106:	4b35      	ldr	r3, [pc, #212]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d118      	bne.n	8001140 <HAL_GPIO_EXTI_Callback+0x60>
			DHT11_transmit_period = 1;
 800110e:	4b34      	ldr	r3, [pc, #208]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x100>)
 8001110:	2201      	movs	r2, #1
 8001112:	701a      	strb	r2, [r3, #0]
			HCSR04_transmit_period = 1;
 8001114:	4b33      	ldr	r3, [pc, #204]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x104>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001120:	4831      	ldr	r0, [pc, #196]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001122:	f001 fe10 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001126:	2201      	movs	r2, #1
 8001128:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800112c:	482e      	ldr	r0, [pc, #184]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 800112e:	f001 fe0a 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001138:	482b      	ldr	r0, [pc, #172]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 800113a:	f001 fe04 	bl	8002d46 <HAL_GPIO_WritePin>
 800113e:	e03b      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0xd8>
		}
		/* Nhan nut lan 2, dat chu ky truyen UART cac cam bien la 2s */
		else if(isr_cnt == 2){
 8001140:	4b26      	ldr	r3, [pc, #152]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b02      	cmp	r3, #2
 8001146:	d118      	bne.n	800117a <HAL_GPIO_EXTI_Callback+0x9a>
			DHT11_transmit_period = 2;
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x100>)
 800114a:	2202      	movs	r2, #2
 800114c:	701a      	strb	r2, [r3, #0]
			HCSR04_transmit_period = 2;
 800114e:	4b25      	ldr	r3, [pc, #148]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x104>)
 8001150:	2202      	movs	r2, #2
 8001152:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800115a:	4823      	ldr	r0, [pc, #140]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 800115c:	f001 fdf3 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001166:	4820      	ldr	r0, [pc, #128]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001168:	f001 fded 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800116c:	2201      	movs	r2, #1
 800116e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001172:	481d      	ldr	r0, [pc, #116]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001174:	f001 fde7 	bl	8002d46 <HAL_GPIO_WritePin>
 8001178:	e01e      	b.n	80011b8 <HAL_GPIO_EXTI_Callback+0xd8>
		}
		/* Nhan nut lan 3, dat chu ky truyen UART cac cam bien la 3s */
		else if(isr_cnt == 3){
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b03      	cmp	r3, #3
 8001180:	d11a      	bne.n	80011b8 <HAL_GPIO_EXTI_Callback+0xd8>
			DHT11_transmit_period = 3;
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x100>)
 8001184:	2203      	movs	r2, #3
 8001186:	701a      	strb	r2, [r3, #0]
			HCSR04_transmit_period = 3;
 8001188:	4b16      	ldr	r3, [pc, #88]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x104>)
 800118a:	2203      	movs	r2, #3
 800118c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001194:	4814      	ldr	r0, [pc, #80]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 8001196:	f001 fdd6 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011a0:	4811      	ldr	r0, [pc, #68]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 80011a2:	f001 fdd0 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ac:	480e      	ldr	r0, [pc, #56]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x108>)
 80011ae:	f001 fdca 	bl	8002d46 <HAL_GPIO_WritePin>
			isr_cnt = 0;
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <HAL_GPIO_EXTI_Callback+0xfc>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
		}
	}
	//while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET);
	stop_tick = HAL_GetTick();
 80011b8:	f001 f850 	bl	800225c <HAL_GetTick>
 80011bc:	4603      	mov	r3, r0
 80011be:	4a0b      	ldr	r2, [pc, #44]	; (80011ec <HAL_GPIO_EXTI_Callback+0x10c>)
 80011c0:	6013      	str	r3, [r2, #0]
	execute_tick = stop_tick - start_tick;
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <HAL_GPIO_EXTI_Callback+0x10c>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <HAL_GPIO_EXTI_Callback+0xf8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	4a08      	ldr	r2, [pc, #32]	; (80011f0 <HAL_GPIO_EXTI_Callback+0x110>)
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	2000029c 	.word	0x2000029c
 80011dc:	200002ac 	.word	0x200002ac
 80011e0:	20000294 	.word	0x20000294
 80011e4:	20000295 	.word	0x20000295
 80011e8:	40011000 	.word	0x40011000
 80011ec:	200002a0 	.word	0x200002a0
 80011f0:	200002a4 	.word	0x200002a4

080011f4 <delay_us>:


void delay_us(uint16_t time)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <delay_us+0x2c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8001206:	bf00      	nop
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <delay_us+0x2c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	429a      	cmp	r2, r3
 8001212:	d3f9      	bcc.n	8001208 <delay_us+0x14>
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	bc80      	pop	{r7}
 800121e:	4770      	bx	lr
 8001220:	200000b0 	.word	0x200000b0
 8001224:	00000000 	.word	0x00000000

08001228 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	7f1b      	ldrb	r3, [r3, #28]
 8001234:	2b01      	cmp	r3, #1
 8001236:	f040 808f 	bne.w	8001358 <HAL_TIM_IC_CaptureCallback+0x130>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800123a:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x140>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d11a      	bne.n	8001278 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001242:	2100      	movs	r1, #0
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f002 fe29 	bl	8003e9c <HAL_TIM_ReadCapturedValue>
 800124a:	4603      	mov	r3, r0
 800124c:	4a47      	ldr	r2, [pc, #284]	; (800136c <HAL_TIM_IC_CaptureCallback+0x144>)
 800124e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001250:	4b45      	ldr	r3, [pc, #276]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001252:	2201      	movs	r2, #1
 8001254:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6a1a      	ldr	r2, [r3, #32]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f022 020a 	bic.w	r2, r2, #10
 8001264:	621a      	str	r2, [r3, #32]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	6a1a      	ldr	r2, [r3, #32]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f042 0202 	orr.w	r2, r2, #2
 8001274:	621a      	str	r2, [r3, #32]
			stop_tick = HAL_GetTick();
			execute_tick = stop_tick - start_tick;

		}
	}
}
 8001276:	e06f      	b.n	8001358 <HAL_TIM_IC_CaptureCallback+0x130>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001278:	4b3b      	ldr	r3, [pc, #236]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x140>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d16b      	bne.n	8001358 <HAL_TIM_IC_CaptureCallback+0x130>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001280:	2100      	movs	r1, #0
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f002 fe0a 	bl	8003e9c <HAL_TIM_ReadCapturedValue>
 8001288:	4603      	mov	r3, r0
 800128a:	4a39      	ldr	r2, [pc, #228]	; (8001370 <HAL_TIM_IC_CaptureCallback+0x148>)
 800128c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001296:	4b36      	ldr	r3, [pc, #216]	; (8001370 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <HAL_TIM_IC_CaptureCallback+0x144>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d907      	bls.n	80012b2 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 80012a2:	4b33      	ldr	r3, [pc, #204]	; (8001370 <HAL_TIM_IC_CaptureCallback+0x148>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b31      	ldr	r3, [pc, #196]	; (800136c <HAL_TIM_IC_CaptureCallback+0x144>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	4a31      	ldr	r2, [pc, #196]	; (8001374 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	e00f      	b.n	80012d2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 80012b2:	4b2e      	ldr	r3, [pc, #184]	; (800136c <HAL_TIM_IC_CaptureCallback+0x144>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b2e      	ldr	r3, [pc, #184]	; (8001370 <HAL_TIM_IC_CaptureCallback+0x148>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d909      	bls.n	80012d2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80012be:	4b2c      	ldr	r3, [pc, #176]	; (8001370 <HAL_TIM_IC_CaptureCallback+0x148>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_TIM_IC_CaptureCallback+0x144>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80012cc:	33ff      	adds	r3, #255	; 0xff
 80012ce:	4a29      	ldr	r2, [pc, #164]	; (8001374 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80012d0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80012d2:	4b28      	ldr	r3, [pc, #160]	; (8001374 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f884 	bl	80003e4 <__aeabi_ui2d>
 80012dc:	a320      	add	r3, pc, #128	; (adr r3, 8001360 <HAL_TIM_IC_CaptureCallback+0x138>)
 80012de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e2:	f7ff f8f9 	bl	80004d8 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012f6:	f7ff fa19 	bl	800072c <__aeabi_ddiv>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4610      	mov	r0, r2
 8001300:	4619      	mov	r1, r3
 8001302:	f7ff fafb 	bl	80008fc <__aeabi_d2uiz>
 8001306:	4603      	mov	r3, r0
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4b1b      	ldr	r3, [pc, #108]	; (8001378 <HAL_TIM_IC_CaptureCallback+0x150>)
 800130c:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 800130e:	4b16      	ldr	r3, [pc, #88]	; (8001368 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001310:	2200      	movs	r2, #0
 8001312:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6a1a      	ldr	r2, [r3, #32]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f022 020a 	bic.w	r2, r2, #10
 8001322:	621a      	str	r2, [r3, #32]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6a12      	ldr	r2, [r2, #32]
 800132e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <HAL_TIM_IC_CaptureCallback+0x154>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	4b11      	ldr	r3, [pc, #68]	; (800137c <HAL_TIM_IC_CaptureCallback+0x154>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f022 0202 	bic.w	r2, r2, #2
 800133e:	60da      	str	r2, [r3, #12]
			stop_tick = HAL_GetTick();
 8001340:	f000 ff8c 	bl	800225c <HAL_GetTick>
 8001344:	4603      	mov	r3, r0
 8001346:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001348:	6013      	str	r3, [r2, #0]
			execute_tick = stop_tick - start_tick;
 800134a:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <HAL_TIM_IC_CaptureCallback+0x158>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	4a0c      	ldr	r2, [pc, #48]	; (8001388 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	b020c49c 	.word	0xb020c49c
 8001364:	3fa16872 	.word	0x3fa16872
 8001368:	20000258 	.word	0x20000258
 800136c:	2000024c 	.word	0x2000024c
 8001370:	20000250 	.word	0x20000250
 8001374:	20000254 	.word	0x20000254
 8001378:	20000259 	.word	0x20000259
 800137c:	200000b0 	.word	0x200000b0
 8001380:	200002a0 	.word	0x200002a0
 8001384:	2000029c 	.word	0x2000029c
 8001388:	200002a4 	.word	0x200002a4

0800138c <Read_HCSR04_Sensor>:

void Read_HCSR04_Sensor(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIGGER_GPIO_Port, TRIGGER_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001390:	2201      	movs	r2, #1
 8001392:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001396:	480b      	ldr	r0, [pc, #44]	; (80013c4 <Read_HCSR04_Sensor+0x38>)
 8001398:	f001 fcd5 	bl	8002d46 <HAL_GPIO_WritePin>
	delay_us(10);  // wait for 10 us
 800139c:	200a      	movs	r0, #10
 800139e:	f7ff ff29 	bl	80011f4 <delay_us>
	HAL_GPIO_WritePin(TRIGGER_GPIO_Port, TRIGGER_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 80013a2:	2200      	movs	r2, #0
 80013a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013a8:	4806      	ldr	r0, [pc, #24]	; (80013c4 <Read_HCSR04_Sensor+0x38>)
 80013aa:	f001 fccc 	bl	8002d46 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80013ae:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <Read_HCSR04_Sensor+0x3c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	68da      	ldr	r2, [r3, #12]
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <Read_HCSR04_Sensor+0x3c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f042 0202 	orr.w	r2, r2, #2
 80013bc:	60da      	str	r2, [r3, #12]
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40010800 	.word	0x40010800
 80013c8:	200000b0 	.word	0x200000b0

080013cc <LCD_Display>:

void LCD_Display(void){
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af02      	add	r7, sp, #8
	sprintf(data_line_1,"TEMP HUMI DIST");
 80013d2:	4913      	ldr	r1, [pc, #76]	; (8001420 <LCD_Display+0x54>)
 80013d4:	4813      	ldr	r0, [pc, #76]	; (8001424 <LCD_Display+0x58>)
 80013d6:	f003 febb 	bl	8005150 <siprintf>
	sprintf(data_line_2,"%dC %d  %d", (int)temp, (int)humi,(int)Distance);
 80013da:	4b13      	ldr	r3, [pc, #76]	; (8001428 <LCD_Display+0x5c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fbba 	bl	8000b58 <__aeabi_f2iz>
 80013e4:	4604      	mov	r4, r0
 80013e6:	4b11      	ldr	r3, [pc, #68]	; (800142c <LCD_Display+0x60>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fbb4 	bl	8000b58 <__aeabi_f2iz>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a0f      	ldr	r2, [pc, #60]	; (8001430 <LCD_Display+0x64>)
 80013f4:	7812      	ldrb	r2, [r2, #0]
 80013f6:	9200      	str	r2, [sp, #0]
 80013f8:	4622      	mov	r2, r4
 80013fa:	490e      	ldr	r1, [pc, #56]	; (8001434 <LCD_Display+0x68>)
 80013fc:	480e      	ldr	r0, [pc, #56]	; (8001438 <LCD_Display+0x6c>)
 80013fe:	f003 fea7 	bl	8005150 <siprintf>
	lcd16x2_1stLine();
 8001402:	f7ff fe2d 	bl	8001060 <lcd16x2_1stLine>
	lcd16x2_printf(data_line_1);
 8001406:	4807      	ldr	r0, [pc, #28]	; (8001424 <LCD_Display+0x58>)
 8001408:	f7ff fe3a 	bl	8001080 <lcd16x2_printf>
	lcd16x2_2ndLine();
 800140c:	f7ff fe30 	bl	8001070 <lcd16x2_2ndLine>
	lcd16x2_printf(data_line_2);
 8001410:	4809      	ldr	r0, [pc, #36]	; (8001438 <LCD_Display+0x6c>)
 8001412:	f7ff fe35 	bl	8001080 <lcd16x2_printf>
}
 8001416:	bf00      	nop
 8001418:	3704      	adds	r7, #4
 800141a:	46bd      	mov	sp, r7
 800141c:	bd90      	pop	{r4, r7, pc}
 800141e:	bf00      	nop
 8001420:	08005a80 	.word	0x08005a80
 8001424:	2000022c 	.word	0x2000022c
 8001428:	20000218 	.word	0x20000218
 800142c:	2000021c 	.word	0x2000021c
 8001430:	20000259 	.word	0x20000259
 8001434:	08005a90 	.word	0x08005a90
 8001438:	2000023c 	.word	0x2000023c

0800143c <DHT11_UART_Transmit>:

void DHT11_UART_Transmit(void){
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
	memset(TxBuffer, 0, TransmitBuff_SIZE);
 8001442:	2223      	movs	r2, #35	; 0x23
 8001444:	2100      	movs	r1, #0
 8001446:	4819      	ldr	r0, [pc, #100]	; (80014ac <DHT11_UART_Transmit+0x70>)
 8001448:	f003 fe7a 	bl	8005140 <memset>
	sprintf((char*)TxBuffer, "Temp: %doC, Humi: %d%%\n", (int) temp, (int) humi);
 800144c:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <DHT11_UART_Transmit+0x74>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fb81 	bl	8000b58 <__aeabi_f2iz>
 8001456:	4604      	mov	r4, r0
 8001458:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <DHT11_UART_Transmit+0x78>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff fb7b 	bl	8000b58 <__aeabi_f2iz>
 8001462:	4603      	mov	r3, r0
 8001464:	4622      	mov	r2, r4
 8001466:	4914      	ldr	r1, [pc, #80]	; (80014b8 <DHT11_UART_Transmit+0x7c>)
 8001468:	4810      	ldr	r0, [pc, #64]	; (80014ac <DHT11_UART_Transmit+0x70>)
 800146a:	f003 fe71 	bl	8005150 <siprintf>
	for(size_t i = 0; i < sizeof(TxBuffer); i++){
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	e00e      	b.n	8001492 <DHT11_UART_Transmit+0x56>
		if(TxBuffer[i] == '\0'){
 8001474:	4a0d      	ldr	r2, [pc, #52]	; (80014ac <DHT11_UART_Transmit+0x70>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d105      	bne.n	800148c <DHT11_UART_Transmit+0x50>
			len = i + 1;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	3301      	adds	r3, #1
 8001486:	b2da      	uxtb	r2, r3
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <DHT11_UART_Transmit+0x80>)
 800148a:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < sizeof(TxBuffer); i++){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3301      	adds	r3, #1
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b22      	cmp	r3, #34	; 0x22
 8001496:	d9ed      	bls.n	8001474 <DHT11_UART_Transmit+0x38>
		}
	}
	HAL_UART_Transmit_DMA(&huart1, TxBuffer, sizeof(TxBuffer));
 8001498:	2223      	movs	r2, #35	; 0x23
 800149a:	4904      	ldr	r1, [pc, #16]	; (80014ac <DHT11_UART_Transmit+0x70>)
 800149c:	4808      	ldr	r0, [pc, #32]	; (80014c0 <DHT11_UART_Transmit+0x84>)
 800149e:	f003 f845 	bl	800452c <HAL_UART_Transmit_DMA>
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd90      	pop	{r4, r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000268 	.word	0x20000268
 80014b0:	20000218 	.word	0x20000218
 80014b4:	2000021c 	.word	0x2000021c
 80014b8:	08005a9c 	.word	0x08005a9c
 80014bc:	20000299 	.word	0x20000299
 80014c0:	20000140 	.word	0x20000140

080014c4 <processRecCmd>:
		}
	}
	HAL_UART_Transmit_DMA(&huart1, TxBuffer, len);
}

void processRecCmd(size_t len){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	if(MainBuffer[0] != 0x00 || MainBuffer[len-1] != 0x07){
 80014cc:	4b23      	ldr	r3, [pc, #140]	; (800155c <processRecCmd+0x98>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d13e      	bne.n	8001552 <processRecCmd+0x8e>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	4a20      	ldr	r2, [pc, #128]	; (800155c <processRecCmd+0x98>)
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	2b07      	cmp	r3, #7
 80014de:	d138      	bne.n	8001552 <processRecCmd+0x8e>
		return;
	};

	uint8_t cmd_type = MainBuffer[cmd_index]; // MainBuffer[1]
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <processRecCmd+0x9c>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b1d      	ldr	r3, [pc, #116]	; (800155c <processRecCmd+0x98>)
 80014e8:	5c9b      	ldrb	r3, [r3, r2]
 80014ea:	73fb      	strb	r3, [r7, #15]

	switch (cmd_type) {
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d002      	beq.n	80014f8 <processRecCmd+0x34>
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d003      	beq.n	80014fe <processRecCmd+0x3a>
			humi_threshold = MainBuffer[5];
			dist_threshold = MainBuffer[6];
		  break;

		default:
		  break;
 80014f6:	e02d      	b.n	8001554 <processRecCmd+0x90>
			DHT11_UART_Transmit();
 80014f8:	f7ff ffa0 	bl	800143c <DHT11_UART_Transmit>
		  break;
 80014fc:	e02a      	b.n	8001554 <processRecCmd+0x90>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014fe:	2201      	movs	r2, #1
 8001500:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001504:	4817      	ldr	r0, [pc, #92]	; (8001564 <processRecCmd+0xa0>)
 8001506:	f001 fc1e 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001510:	4814      	ldr	r0, [pc, #80]	; (8001564 <processRecCmd+0xa0>)
 8001512:	f001 fc18 	bl	8002d46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001516:	2201      	movs	r2, #1
 8001518:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800151c:	4811      	ldr	r0, [pc, #68]	; (8001564 <processRecCmd+0xa0>)
 800151e:	f001 fc12 	bl	8002d46 <HAL_GPIO_WritePin>
			isr_cnt = 0;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <processRecCmd+0xa4>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
			DHT11_transmit_period = MainBuffer[2];
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <processRecCmd+0x98>)
 800152a:	789a      	ldrb	r2, [r3, #2]
 800152c:	4b0f      	ldr	r3, [pc, #60]	; (800156c <processRecCmd+0xa8>)
 800152e:	701a      	strb	r2, [r3, #0]
			HCSR04_transmit_period = MainBuffer[3];
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <processRecCmd+0x98>)
 8001532:	78da      	ldrb	r2, [r3, #3]
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <processRecCmd+0xac>)
 8001536:	701a      	strb	r2, [r3, #0]
			temp_threshold = MainBuffer[4];
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <processRecCmd+0x98>)
 800153a:	791a      	ldrb	r2, [r3, #4]
 800153c:	4b0d      	ldr	r3, [pc, #52]	; (8001574 <processRecCmd+0xb0>)
 800153e:	701a      	strb	r2, [r3, #0]
			humi_threshold = MainBuffer[5];
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <processRecCmd+0x98>)
 8001542:	795a      	ldrb	r2, [r3, #5]
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <processRecCmd+0xb4>)
 8001546:	701a      	strb	r2, [r3, #0]
			dist_threshold = MainBuffer[6];
 8001548:	4b04      	ldr	r3, [pc, #16]	; (800155c <processRecCmd+0x98>)
 800154a:	799a      	ldrb	r2, [r3, #6]
 800154c:	4b0b      	ldr	r3, [pc, #44]	; (800157c <processRecCmd+0xb8>)
 800154e:	701a      	strb	r2, [r3, #0]
		  break;
 8001550:	e000      	b.n	8001554 <processRecCmd+0x90>
		return;
 8001552:	bf00      	nop
	}
}
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2000028c 	.word	0x2000028c
 8001560:	20000002 	.word	0x20000002
 8001564:	40011000 	.word	0x40011000
 8001568:	200002ac 	.word	0x200002ac
 800156c:	20000294 	.word	0x20000294
 8001570:	20000295 	.word	0x20000295
 8001574:	20000296 	.word	0x20000296
 8001578:	20000297 	.word	0x20000297
 800157c:	20000298 	.word	0x20000298

08001580 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART1){
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <HAL_UARTEx_RxEventCallback+0x80>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d12f      	bne.n	80015f6 <HAL_UARTEx_RxEventCallback+0x76>
		for(size_t i = 0; i<Size-1; i++) {
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	e019      	b.n	80015d0 <HAL_UARTEx_RxEventCallback+0x50>
			if(RxBuffer[i] == 0x00){
 800159c:	4a19      	ldr	r2, [pc, #100]	; (8001604 <HAL_UARTEx_RxEventCallback+0x84>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	4413      	add	r3, r2
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d110      	bne.n	80015ca <HAL_UARTEx_RxEventCallback+0x4a>
				memcpy(MainBuffer, &RxBuffer[i], Size-i);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	4a16      	ldr	r2, [pc, #88]	; (8001604 <HAL_UARTEx_RxEventCallback+0x84>)
 80015ac:	1899      	adds	r1, r3, r2
 80015ae:	887a      	ldrh	r2, [r7, #2]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	461a      	mov	r2, r3
 80015b6:	4814      	ldr	r0, [pc, #80]	; (8001608 <HAL_UARTEx_RxEventCallback+0x88>)
 80015b8:	f003 fdb4 	bl	8005124 <memcpy>
				processRecCmd(Size-i);
 80015bc:	887a      	ldrh	r2, [r7, #2]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff ff7e 	bl	80014c4 <processRecCmd>
				break;
 80015c8:	e008      	b.n	80015dc <HAL_UARTEx_RxEventCallback+0x5c>
		for(size_t i = 0; i<Size-1; i++) {
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3301      	adds	r3, #1
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4293      	cmp	r3, r2
 80015da:	d3df      	bcc.n	800159c <HAL_UARTEx_RxEventCallback+0x1c>
			}
		}
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuffer, MainBuff_SIZE);
 80015dc:	2208      	movs	r2, #8
 80015de:	4909      	ldr	r1, [pc, #36]	; (8001604 <HAL_UARTEx_RxEventCallback+0x84>)
 80015e0:	480a      	ldr	r0, [pc, #40]	; (800160c <HAL_UARTEx_RxEventCallback+0x8c>)
 80015e2:	f003 f80f 	bl	8004604 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <HAL_UARTEx_RxEventCallback+0x90>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <HAL_UARTEx_RxEventCallback+0x90>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f022 0204 	bic.w	r2, r2, #4
 80015f4:	601a      	str	r2, [r3, #0]
	}
}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40013800 	.word	0x40013800
 8001604:	2000025c 	.word	0x2000025c
 8001608:	2000028c 	.word	0x2000028c
 800160c:	20000140 	.word	0x20000140
 8001610:	20000184 	.word	0x20000184

08001614 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim4)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a08      	ldr	r2, [pc, #32]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d108      	bne.n	8001636 <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  Count++;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	3301      	adds	r3, #1
 800162a:	b29a      	uxth	r2, r3
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800162e:	801a      	strh	r2, [r3, #0]
	  read_sensor_flag = true;
 8001630:	4b05      	ldr	r3, [pc, #20]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001632:	2201      	movs	r2, #1
 8001634:	701a      	strb	r2, [r3, #0]
  }
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	200000f8 	.word	0x200000f8
 8001644:	200002aa 	.word	0x200002aa
 8001648:	200002a8 	.word	0x200002a8

0800164c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0308 	add.w	r3, r7, #8
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800166a:	2301      	movs	r3, #1
 800166c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166e:	2302      	movs	r3, #2
 8001670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001672:	f107 0308 	add.w	r3, r7, #8
 8001676:	4619      	mov	r1, r3
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f001 f9c9 	bl	8002a10 <HAL_GPIO_Init>
}
 800167e:	bf00      	nop
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	460b      	mov	r3, r1
 8001690:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a8:	2301      	movs	r3, #1
 80016aa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	4619      	mov	r1, r3
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f001 f9ac 	bl	8002a10 <HAL_GPIO_Init>
}
 80016b8:	bf00      	nop
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <DHT11_Start>:

void DHT11_Start (void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_GPIO_Port, DHT11_Pin);  // set the pin as output
 80016c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016c8:	480e      	ldr	r0, [pc, #56]	; (8001704 <DHT11_Start+0x44>)
 80016ca:	f7ff ffbf 	bl	800164c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_GPIO_Port, DHT11_Pin, 0);   // pull the pin low
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016d4:	480b      	ldr	r0, [pc, #44]	; (8001704 <DHT11_Start+0x44>)
 80016d6:	f001 fb36 	bl	8002d46 <HAL_GPIO_WritePin>
	delay_us(25000);   // wait for 25ms
 80016da:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80016de:	f7ff fd89 	bl	80011f4 <delay_us>
    HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, 1);   // pull the pin high
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016e8:	4806      	ldr	r0, [pc, #24]	; (8001704 <DHT11_Start+0x44>)
 80016ea:	f001 fb2c 	bl	8002d46 <HAL_GPIO_WritePin>
	delay_us(25);   // wait for 25us
 80016ee:	2019      	movs	r0, #25
 80016f0:	f7ff fd80 	bl	80011f4 <delay_us>
	Set_Pin_Input(DHT11_GPIO_Port, DHT11_Pin);    // set as input
 80016f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <DHT11_Start+0x44>)
 80016fa:	f7ff ffc4 	bl	8001686 <Set_Pin_Input>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40010c00 	.word	0x40010c00

08001708 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	71fb      	strb	r3, [r7, #7]
	delay_us(40);
 8001712:	2028      	movs	r0, #40	; 0x28
 8001714:	f7ff fd6e 	bl	80011f4 <delay_us>
	if (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))
 8001718:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800171c:	4813      	ldr	r0, [pc, #76]	; (800176c <DHT11_Check_Response+0x64>)
 800171e:	f001 fafb 	bl	8002d18 <HAL_GPIO_ReadPin>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d110      	bne.n	800174a <DHT11_Check_Response+0x42>
	{
		delay_us(80);
 8001728:	2050      	movs	r0, #80	; 0x50
 800172a:	f7ff fd63 	bl	80011f4 <delay_us>
		if ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin))) Response = 1;
 800172e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <DHT11_Check_Response+0x64>)
 8001734:	f001 faf0 	bl	8002d18 <HAL_GPIO_ReadPin>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <DHT11_Check_Response+0x3c>
 800173e:	2301      	movs	r3, #1
 8001740:	71fb      	strb	r3, [r7, #7]
 8001742:	e004      	b.n	800174e <DHT11_Check_Response+0x46>
		else Response = -1; // 255
 8001744:	23ff      	movs	r3, #255	; 0xff
 8001746:	71fb      	strb	r3, [r7, #7]
 8001748:	e001      	b.n	800174e <DHT11_Check_Response+0x46>
	}
	else{
		return Response;
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	e009      	b.n	8001762 <DHT11_Check_Response+0x5a>
	}
	while ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)));   // wait for the pin to go low
 800174e:	bf00      	nop
 8001750:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <DHT11_Check_Response+0x64>)
 8001756:	f001 fadf 	bl	8002d18 <HAL_GPIO_ReadPin>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f7      	bne.n	8001750 <DHT11_Check_Response+0x48>

	return Response;
 8001760:	79fb      	ldrb	r3, [r7, #7]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40010c00 	.word	0x40010c00

08001770 <DHT11_Read>:

uint8_t DHT11_Read(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8001776:	2300      	movs	r3, #0
 8001778:	71bb      	strb	r3, [r7, #6]
 800177a:	e03a      	b.n	80017f2 <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)));   // wait for the pin to go high
 800177c:	bf00      	nop
 800177e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001782:	4820      	ldr	r0, [pc, #128]	; (8001804 <DHT11_Read+0x94>)
 8001784:	f001 fac8 	bl	8002d18 <HAL_GPIO_ReadPin>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f7      	beq.n	800177e <DHT11_Read+0xe>
		delay_us(40);   // wait for 40 us
 800178e:	2028      	movs	r0, #40	; 0x28
 8001790:	f7ff fd30 	bl	80011f4 <delay_us>
		if (!(HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)))   // if the pin is low
 8001794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001798:	481a      	ldr	r0, [pc, #104]	; (8001804 <DHT11_Read+0x94>)
 800179a:	f001 fabd 	bl	8002d18 <HAL_GPIO_ReadPin>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10e      	bne.n	80017c2 <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 80017a4:	79bb      	ldrb	r3, [r7, #6]
 80017a6:	f1c3 0307 	rsb	r3, r3, #7
 80017aa:	2201      	movs	r2, #1
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	b25a      	sxtb	r2, r3
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	4013      	ands	r3, r2
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	e00b      	b.n	80017da <DHT11_Read+0x6a>
		}
		else{
			i|= (1<<(7-j));  // if the pin is high, write 1
 80017c2:	79bb      	ldrb	r3, [r7, #6]
 80017c4:	f1c3 0307 	rsb	r3, r3, #7
 80017c8:	2201      	movs	r2, #1
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	b25a      	sxtb	r2, r3
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	71fb      	strb	r3, [r7, #7]
		}
		while ((HAL_GPIO_ReadPin(DHT11_GPIO_Port, DHT11_Pin)));  // wait for the pin to go low
 80017da:	bf00      	nop
 80017dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017e0:	4808      	ldr	r0, [pc, #32]	; (8001804 <DHT11_Read+0x94>)
 80017e2:	f001 fa99 	bl	8002d18 <HAL_GPIO_ReadPin>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1f7      	bne.n	80017dc <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	3301      	adds	r3, #1
 80017f0:	71bb      	strb	r3, [r7, #6]
 80017f2:	79bb      	ldrb	r3, [r7, #6]
 80017f4:	2b07      	cmp	r3, #7
 80017f6:	d9c1      	bls.n	800177c <DHT11_Read+0xc>
	}
	return i;
 80017f8:	79fb      	ldrb	r3, [r7, #7]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40010c00 	.word	0x40010c00

08001808 <Read_DHT11_Sensor>:

void Read_DHT11_Sensor(void){
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	//start_tick = HAL_GetTick();
	DHT11_Start();
 800180c:	f7ff ff58 	bl	80016c0 <DHT11_Start>
    Presence = DHT11_Check_Response();
 8001810:	f7ff ff7a 	bl	8001708 <DHT11_Check_Response>
 8001814:	4603      	mov	r3, r0
 8001816:	461a      	mov	r2, r3
 8001818:	4b1f      	ldr	r3, [pc, #124]	; (8001898 <Read_DHT11_Sensor+0x90>)
 800181a:	701a      	strb	r2, [r3, #0]
    if(Presence){
 800181c:	4b1e      	ldr	r3, [pc, #120]	; (8001898 <Read_DHT11_Sensor+0x90>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d037      	beq.n	8001894 <Read_DHT11_Sensor+0x8c>
    	Rh_byte1 = DHT11_Read();
 8001824:	f7ff ffa4 	bl	8001770 <DHT11_Read>
 8001828:	4603      	mov	r3, r0
 800182a:	461a      	mov	r2, r3
 800182c:	4b1b      	ldr	r3, [pc, #108]	; (800189c <Read_DHT11_Sensor+0x94>)
 800182e:	701a      	strb	r2, [r3, #0]
    	Rh_byte2 = DHT11_Read();
 8001830:	f7ff ff9e 	bl	8001770 <DHT11_Read>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	4b19      	ldr	r3, [pc, #100]	; (80018a0 <Read_DHT11_Sensor+0x98>)
 800183a:	701a      	strb	r2, [r3, #0]
    	Temp_byte1 = DHT11_Read();
 800183c:	f7ff ff98 	bl	8001770 <DHT11_Read>
 8001840:	4603      	mov	r3, r0
 8001842:	461a      	mov	r2, r3
 8001844:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <Read_DHT11_Sensor+0x9c>)
 8001846:	701a      	strb	r2, [r3, #0]
    	Temp_byte2 = DHT11_Read();
 8001848:	f7ff ff92 	bl	8001770 <DHT11_Read>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <Read_DHT11_Sensor+0xa0>)
 8001852:	701a      	strb	r2, [r3, #0]
    	SUM = DHT11_Read();
 8001854:	f7ff ff8c 	bl	8001770 <DHT11_Read>
 8001858:	4603      	mov	r3, r0
 800185a:	b29a      	uxth	r2, r3
 800185c:	4b13      	ldr	r3, [pc, #76]	; (80018ac <Read_DHT11_Sensor+0xa4>)
 800185e:	801a      	strh	r2, [r3, #0]
    	TEMP = Temp_byte1;
 8001860:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <Read_DHT11_Sensor+0x9c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <Read_DHT11_Sensor+0xa8>)
 8001868:	801a      	strh	r2, [r3, #0]
    	RH = Rh_byte1;
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <Read_DHT11_Sensor+0x94>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b29a      	uxth	r2, r3
 8001870:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <Read_DHT11_Sensor+0xac>)
 8001872:	801a      	strh	r2, [r3, #0]
    	temp = (float)TEMP;
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <Read_DHT11_Sensor+0xa8>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff f915 	bl	8000aa8 <__aeabi_ui2f>
 800187e:	4603      	mov	r3, r0
 8001880:	4a0d      	ldr	r2, [pc, #52]	; (80018b8 <Read_DHT11_Sensor+0xb0>)
 8001882:	6013      	str	r3, [r2, #0]
    	humi = (float)RH;
 8001884:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <Read_DHT11_Sensor+0xac>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff f90d 	bl	8000aa8 <__aeabi_ui2f>
 800188e:	4603      	mov	r3, r0
 8001890:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <Read_DHT11_Sensor+0xb4>)
 8001892:	6013      	str	r3, [r2, #0]
    }
    //stop_tick = HAL_GetTick();
    //execute_tick = stop_tick - start_tick;
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000022a 	.word	0x2000022a
 800189c:	20000220 	.word	0x20000220
 80018a0:	20000221 	.word	0x20000221
 80018a4:	20000222 	.word	0x20000222
 80018a8:	20000223 	.word	0x20000223
 80018ac:	20000224 	.word	0x20000224
 80018b0:	20000228 	.word	0x20000228
 80018b4:	20000226 	.word	0x20000226
 80018b8:	20000218 	.word	0x20000218
 80018bc:	2000021c 	.word	0x2000021c

080018c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018c6:	f000 fc71 	bl	80021ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ca:	f000 f861 	bl	8001990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ce:	f000 f9b7 	bl	8001c40 <MX_GPIO_Init>
  MX_DMA_Init();
 80018d2:	f000 f98f 	bl	8001bf4 <MX_DMA_Init>
  MX_TIM4_Init();
 80018d6:	f000 f915 	bl	8001b04 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80018da:	f000 f961 	bl	8001ba0 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80018de:	f000 f89d 	bl	8001a1c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  queue[0] = Read_HCSR04_Sensor;
 80018e2:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <main+0xa0>)
 80018e4:	4a1f      	ldr	r2, [pc, #124]	; (8001964 <main+0xa4>)
 80018e6:	601a      	str	r2, [r3, #0]
  queue[1] = Read_DHT11_Sensor;
 80018e8:	4b1d      	ldr	r3, [pc, #116]	; (8001960 <main+0xa0>)
 80018ea:	4a1f      	ldr	r2, [pc, #124]	; (8001968 <main+0xa8>)
 80018ec:	605a      	str	r2, [r3, #4]
  queue[2] = LCD_Display;
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <main+0xa0>)
 80018f0:	4a1e      	ldr	r2, [pc, #120]	; (800196c <main+0xac>)
 80018f2:	609a      	str	r2, [r3, #8]
  lcd16x2_init_4bits(GPIOB, RS_Pin, E_Pin, GPIOA, GPIO_PIN_3, GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_6);
 80018f4:	2340      	movs	r3, #64	; 0x40
 80018f6:	9303      	str	r3, [sp, #12]
 80018f8:	2320      	movs	r3, #32
 80018fa:	9302      	str	r3, [sp, #8]
 80018fc:	2310      	movs	r3, #16
 80018fe:	9301      	str	r3, [sp, #4]
 8001900:	2308      	movs	r3, #8
 8001902:	9300      	str	r3, [sp, #0]
 8001904:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <main+0xb0>)
 8001906:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800190a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800190e:	4819      	ldr	r0, [pc, #100]	; (8001974 <main+0xb4>)
 8001910:	f7ff fb1a 	bl	8000f48 <lcd16x2_init_4bits>

  HAL_TIM_Base_Start_IT(&htim4);
 8001914:	4818      	ldr	r0, [pc, #96]	; (8001978 <main+0xb8>)
 8001916:	f001 feb1 	bl	800367c <HAL_TIM_Base_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800191a:	4b17      	ldr	r3, [pc, #92]	; (8001978 <main+0xb8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	4b15      	ldr	r3, [pc, #84]	; (8001978 <main+0xb8>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f042 0201 	orr.w	r2, r2, #1
 8001928:	60da      	str	r2, [r3, #12]
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 800192a:	2100      	movs	r1, #0
 800192c:	4813      	ldr	r0, [pc, #76]	; (800197c <main+0xbc>)
 800192e:	f001 ff4f 	bl	80037d0 <HAL_TIM_IC_Start_IT>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuffer, MainBuff_SIZE);
 8001932:	2208      	movs	r2, #8
 8001934:	4912      	ldr	r1, [pc, #72]	; (8001980 <main+0xc0>)
 8001936:	4813      	ldr	r0, [pc, #76]	; (8001984 <main+0xc4>)
 8001938:	f002 fe64 	bl	8004604 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <main+0xc8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	4b11      	ldr	r3, [pc, #68]	; (8001988 <main+0xc8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 0204 	bic.w	r2, r2, #4
 800194a:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 // HAL_NVIC_EnableIRQ(EXTI0_IRQn);
	  if(read_sensor_flag){
 800194c:	4b0f      	ldr	r3, [pc, #60]	; (800198c <main+0xcc>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0fb      	beq.n	800194c <main+0x8c>
		  read_sensor_flag = 0;
 8001954:	4b0d      	ldr	r3, [pc, #52]	; (800198c <main+0xcc>)
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
		  //DHT_ReadTempHum(&DHT11);
		  //temp = DHT11.Temp;
		  //humi = DHT11.Humi;
		  Read_DHT11_Sensor();
 800195a:	f7ff ff55 	bl	8001808 <Read_DHT11_Sensor>
	  if(read_sensor_flag){
 800195e:	e7f5      	b.n	800194c <main+0x8c>
 8001960:	2000020c 	.word	0x2000020c
 8001964:	0800138d 	.word	0x0800138d
 8001968:	08001809 	.word	0x08001809
 800196c:	080013cd 	.word	0x080013cd
 8001970:	40010800 	.word	0x40010800
 8001974:	40010c00 	.word	0x40010c00
 8001978:	200000f8 	.word	0x200000f8
 800197c:	200000b0 	.word	0x200000b0
 8001980:	2000025c 	.word	0x2000025c
 8001984:	20000140 	.word	0x20000140
 8001988:	20000184 	.word	0x20000184
 800198c:	200002a8 	.word	0x200002a8

08001990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b090      	sub	sp, #64	; 0x40
 8001994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001996:	f107 0318 	add.w	r3, r7, #24
 800199a:	2228      	movs	r2, #40	; 0x28
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fbce 	bl	8005140 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019bc:	2300      	movs	r3, #0
 80019be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c0:	2301      	movs	r3, #1
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c4:	2302      	movs	r3, #2
 80019c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d4:	f107 0318 	add.w	r3, r7, #24
 80019d8:	4618      	mov	r0, r3
 80019da:	f001 f9e5 	bl	8002da8 <HAL_RCC_OscConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019e4:	f000 f9c8 	bl	8001d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e8:	230f      	movs	r3, #15
 80019ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ec:	2302      	movs	r3, #2
 80019ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	2102      	movs	r1, #2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f001 fc52 	bl	80032ac <HAL_RCC_ClockConfig>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a0e:	f000 f9b3 	bl	8001d78 <Error_Handler>
  }
}
 8001a12:	bf00      	nop
 8001a14:	3740      	adds	r7, #64	; 0x40
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a22:	f107 0318 	add.w	r3, r7, #24
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a30:	f107 0310 	add.w	r3, r7, #16
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a3a:	463b      	mov	r3, r7
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a46:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a48:	4a2d      	ldr	r2, [pc, #180]	; (8001b00 <MX_TIM1_Init+0xe4>)
 8001a4a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a4e:	2247      	movs	r2, #71	; 0x47
 8001a50:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a52:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a58:	4b28      	ldr	r3, [pc, #160]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a60:	4b26      	ldr	r3, [pc, #152]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a66:	4b25      	ldr	r3, [pc, #148]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6c:	4b23      	ldr	r3, [pc, #140]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a72:	4822      	ldr	r0, [pc, #136]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a74:	f001 fdb2 	bl	80035dc <HAL_TIM_Base_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001a7e:	f000 f97b 	bl	8001d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a86:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	481b      	ldr	r0, [pc, #108]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001a90:	f002 f940 	bl	8003d14 <HAL_TIM_ConfigClockSource>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001a9a:	f000 f96d 	bl	8001d78 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a9e:	4817      	ldr	r0, [pc, #92]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001aa0:	f001 fe3e 	bl	8003720 <HAL_TIM_IC_Init>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001aaa:	f000 f965 	bl	8001d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ab6:	f107 0310 	add.w	r3, r7, #16
 8001aba:	4619      	mov	r1, r3
 8001abc:	480f      	ldr	r0, [pc, #60]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001abe:	f002 fc77 	bl	80043b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8001ac8:	f000 f956 	bl	8001d78 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001acc:	2300      	movs	r3, #0
 8001ace:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	2200      	movs	r2, #0
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4806      	ldr	r0, [pc, #24]	; (8001afc <MX_TIM1_Init+0xe0>)
 8001ae4:	f002 f882 	bl	8003bec <HAL_TIM_IC_ConfigChannel>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001aee:	f000 f943 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	; 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200000b0 	.word	0x200000b0
 8001b00:	40012c00 	.word	0x40012c00

08001b04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0308 	add.w	r3, r7, #8
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	463b      	mov	r3, r7
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b22:	4a1e      	ldr	r2, [pc, #120]	; (8001b9c <MX_TIM4_Init+0x98>)
 8001b24:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 8001b26:	4b1c      	ldr	r3, [pc, #112]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b28:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001b2c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000;
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b36:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001b3a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b48:	4813      	ldr	r0, [pc, #76]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b4a:	f001 fd47 	bl	80035dc <HAL_TIM_Base_Init>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001b54:	f000 f910 	bl	8001d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	4619      	mov	r1, r3
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b66:	f002 f8d5 	bl	8003d14 <HAL_TIM_ConfigClockSource>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001b70:	f000 f902 	bl	8001d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b74:	2300      	movs	r3, #0
 8001b76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4805      	ldr	r0, [pc, #20]	; (8001b98 <MX_TIM4_Init+0x94>)
 8001b82:	f002 fc15 	bl	80043b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001b8c:	f000 f8f4 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b90:	bf00      	nop
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	200000f8 	.word	0x200000f8
 8001b9c:	40000800 	.word	0x40000800

08001ba0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <MX_USART1_UART_Init+0x50>)
 8001ba8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bca:	4b08      	ldr	r3, [pc, #32]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bd6:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd8:	f002 fc5a 	bl	8004490 <HAL_UART_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001be2:	f000 f8c9 	bl	8001d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000140 	.word	0x20000140
 8001bf0:	40013800 	.word	0x40013800

08001bf4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <MX_DMA_Init+0x48>)
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	4a0f      	ldr	r2, [pc, #60]	; (8001c3c <MX_DMA_Init+0x48>)
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	6153      	str	r3, [r2, #20]
 8001c06:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <MX_DMA_Init+0x48>)
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2101      	movs	r1, #1
 8001c16:	200e      	movs	r0, #14
 8001c18:	f000 fc25 	bl	8002466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001c1c:	200e      	movs	r0, #14
 8001c1e:	f000 fc3e 	bl	800249e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2101      	movs	r1, #1
 8001c26:	200f      	movs	r0, #15
 8001c28:	f000 fc1d 	bl	8002466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001c2c:	200f      	movs	r0, #15
 8001c2e:	f000 fc36 	bl	800249e <HAL_NVIC_EnableIRQ>

}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40021000 	.word	0x40021000

08001c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c54:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	4a42      	ldr	r2, [pc, #264]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c5a:	f043 0310 	orr.w	r3, r3, #16
 8001c5e:	6193      	str	r3, [r2, #24]
 8001c60:	4b40      	ldr	r3, [pc, #256]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	f003 0310 	and.w	r3, r3, #16
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c6c:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	4a3c      	ldr	r2, [pc, #240]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c72:	f043 0320 	orr.w	r3, r3, #32
 8001c76:	6193      	str	r3, [r2, #24]
 8001c78:	4b3a      	ldr	r3, [pc, #232]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f003 0320 	and.w	r3, r3, #32
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b37      	ldr	r3, [pc, #220]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a36      	ldr	r2, [pc, #216]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9c:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	4a30      	ldr	r2, [pc, #192]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001ca2:	f043 0308 	orr.w	r3, r3, #8
 8001ca6:	6193      	str	r3, [r2, #24]
 8001ca8:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <MX_GPIO_Init+0x124>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0308 	and.w	r3, r3, #8
 8001cb0:	603b      	str	r3, [r7, #0]
 8001cb2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001cba:	482b      	ldr	r0, [pc, #172]	; (8001d68 <MX_GPIO_Init+0x128>)
 8001cbc:	f001 f843 	bl	8002d46 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f640 0178 	movw	r1, #2168	; 0x878
 8001cc6:	4829      	ldr	r0, [pc, #164]	; (8001d6c <MX_GPIO_Init+0x12c>)
 8001cc8:	f001 f83d 	bl	8002d46 <HAL_GPIO_WritePin>
                          |TRIGGER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E_Pin|RS_Pin|DHT11_Pin, GPIO_PIN_RESET);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f44f 4198 	mov.w	r1, #19456	; 0x4c00
 8001cd2:	4827      	ldr	r0, [pc, #156]	; (8001d70 <MX_GPIO_Init+0x130>)
 8001cd4:	f001 f837 	bl	8002d46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001cd8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001cdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cea:	f107 0310 	add.w	r3, r7, #16
 8001cee:	4619      	mov	r1, r3
 8001cf0:	481d      	ldr	r0, [pc, #116]	; (8001d68 <MX_GPIO_Init+0x128>)
 8001cf2:	f000 fe8d 	bl	8002a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           TRIGGER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001cf6:	f640 0378 	movw	r3, #2168	; 0x878
 8001cfa:	613b      	str	r3, [r7, #16]
                          |TRIGGER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4817      	ldr	r0, [pc, #92]	; (8001d6c <MX_GPIO_Init+0x12c>)
 8001d10:	f000 fe7e 	bl	8002a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d14:	2301      	movs	r3, #1
 8001d16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d18:	4b16      	ldr	r3, [pc, #88]	; (8001d74 <MX_GPIO_Init+0x134>)
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	f107 0310 	add.w	r3, r7, #16
 8001d24:	4619      	mov	r1, r3
 8001d26:	4812      	ldr	r0, [pc, #72]	; (8001d70 <MX_GPIO_Init+0x130>)
 8001d28:	f000 fe72 	bl	8002a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : E_Pin RS_Pin DHT11_Pin */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|DHT11_Pin;
 8001d2c:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 8001d30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 0310 	add.w	r3, r7, #16
 8001d42:	4619      	mov	r1, r3
 8001d44:	480a      	ldr	r0, [pc, #40]	; (8001d70 <MX_GPIO_Init+0x130>)
 8001d46:	f000 fe63 	bl	8002a10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	2006      	movs	r0, #6
 8001d50:	f000 fb89 	bl	8002466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d54:	2006      	movs	r0, #6
 8001d56:	f000 fba2 	bl	800249e <HAL_NVIC_EnableIRQ>

}
 8001d5a:	bf00      	nop
 8001d5c:	3720      	adds	r7, #32
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40011000 	.word	0x40011000
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	40010c00 	.word	0x40010c00
 8001d74:	10210000 	.word	0x10210000

08001d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr

08001d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6193      	str	r3, [r2, #24]
 8001d96:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <HAL_MspInit+0x5c>)
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da2:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <HAL_MspInit+0x5c>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	4a0e      	ldr	r2, [pc, #56]	; (8001de0 <HAL_MspInit+0x5c>)
 8001da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dac:	61d3      	str	r3, [r2, #28]
 8001dae:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <HAL_MspInit+0x5c>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_MspInit+0x60>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <HAL_MspInit+0x60>)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000

08001de8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b08a      	sub	sp, #40	; 0x28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 0318 	add.w	r3, r7, #24
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a2b      	ldr	r2, [pc, #172]	; (8001eb0 <HAL_TIM_Base_MspInit+0xc8>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d135      	bne.n	8001e74 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e08:	4b2a      	ldr	r3, [pc, #168]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	4a29      	ldr	r2, [pc, #164]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e12:	6193      	str	r3, [r2, #24]
 8001e14:	4b27      	ldr	r3, [pc, #156]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e20:	4b24      	ldr	r3, [pc, #144]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	6193      	str	r3, [r2, #24]
 8001e2c:	4b21      	ldr	r3, [pc, #132]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	f107 0318 	add.w	r3, r7, #24
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	481a      	ldr	r0, [pc, #104]	; (8001eb8 <HAL_TIM_Base_MspInit+0xd0>)
 8001e4e:	f000 fddf 	bl	8002a10 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e52:	2200      	movs	r2, #0
 8001e54:	2100      	movs	r1, #0
 8001e56:	2019      	movs	r0, #25
 8001e58:	f000 fb05 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e5c:	2019      	movs	r0, #25
 8001e5e:	f000 fb1e 	bl	800249e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2101      	movs	r1, #1
 8001e66:	201b      	movs	r0, #27
 8001e68:	f000 fafd 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001e6c:	201b      	movs	r0, #27
 8001e6e:	f000 fb16 	bl	800249e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e72:	e018      	b.n	8001ea6 <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM4)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a10      	ldr	r2, [pc, #64]	; (8001ebc <HAL_TIM_Base_MspInit+0xd4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d113      	bne.n	8001ea6 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	4a0c      	ldr	r2, [pc, #48]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e84:	f043 0304 	orr.w	r3, r3, #4
 8001e88:	61d3      	str	r3, [r2, #28]
 8001e8a:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <HAL_TIM_Base_MspInit+0xcc>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2101      	movs	r1, #1
 8001e9a:	201e      	movs	r0, #30
 8001e9c:	f000 fae3 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ea0:	201e      	movs	r0, #30
 8001ea2:	f000 fafc 	bl	800249e <HAL_NVIC_EnableIRQ>
}
 8001ea6:	bf00      	nop
 8001ea8:	3728      	adds	r7, #40	; 0x28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40012c00 	.word	0x40012c00
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40010800 	.word	0x40010800
 8001ebc:	40000800 	.word	0x40000800

08001ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a47      	ldr	r2, [pc, #284]	; (8001ff8 <HAL_UART_MspInit+0x138>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	f040 8086 	bne.w	8001fee <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee2:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	4a45      	ldr	r2, [pc, #276]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eec:	6193      	str	r3, [r2, #24]
 8001eee:	4b43      	ldr	r3, [pc, #268]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	4b40      	ldr	r3, [pc, #256]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	4a3f      	ldr	r2, [pc, #252]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6193      	str	r3, [r2, #24]
 8001f06:	4b3d      	ldr	r3, [pc, #244]	; (8001ffc <HAL_UART_MspInit+0x13c>)
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f20:	f107 0310 	add.w	r3, r7, #16
 8001f24:	4619      	mov	r1, r3
 8001f26:	4836      	ldr	r0, [pc, #216]	; (8002000 <HAL_UART_MspInit+0x140>)
 8001f28:	f000 fd72 	bl	8002a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f32:	2300      	movs	r3, #0
 8001f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 0310 	add.w	r3, r7, #16
 8001f3e:	4619      	mov	r1, r3
 8001f40:	482f      	ldr	r0, [pc, #188]	; (8002000 <HAL_UART_MspInit+0x140>)
 8001f42:	f000 fd65 	bl	8002a10 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001f46:	4b2f      	ldr	r3, [pc, #188]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f48:	4a2f      	ldr	r2, [pc, #188]	; (8002008 <HAL_UART_MspInit+0x148>)
 8001f4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f4c:	4b2d      	ldr	r3, [pc, #180]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f52:	4b2c      	ldr	r3, [pc, #176]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f58:	4b2a      	ldr	r3, [pc, #168]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f5a:	2280      	movs	r2, #128	; 0x80
 8001f5c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f5e:	4b29      	ldr	r3, [pc, #164]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f64:	4b27      	ldr	r3, [pc, #156]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001f6a:	4b26      	ldr	r3, [pc, #152]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f76:	4823      	ldr	r0, [pc, #140]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f78:	f000 faac 	bl	80024d4 <HAL_DMA_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001f82:	f7ff fef9 	bl	8001d78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a1e      	ldr	r2, [pc, #120]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f8a:	639a      	str	r2, [r3, #56]	; 0x38
 8001f8c:	4a1d      	ldr	r2, [pc, #116]	; (8002004 <HAL_UART_MspInit+0x144>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f92:	4b1e      	ldr	r3, [pc, #120]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001f94:	4a1e      	ldr	r2, [pc, #120]	; (8002010 <HAL_UART_MspInit+0x150>)
 8001f96:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f98:	4b1c      	ldr	r3, [pc, #112]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001f9a:	2210      	movs	r2, #16
 8001f9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f9e:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fa6:	2280      	movs	r2, #128	; 0x80
 8001fa8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001faa:	4b18      	ldr	r3, [pc, #96]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fb0:	4b16      	ldr	r3, [pc, #88]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fb6:	4b15      	ldr	r3, [pc, #84]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fbc:	4b13      	ldr	r3, [pc, #76]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fc2:	4812      	ldr	r0, [pc, #72]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fc4:	f000 fa86 	bl	80024d4 <HAL_DMA_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001fce:	f7ff fed3 	bl	8001d78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a0d      	ldr	r2, [pc, #52]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fd6:	635a      	str	r2, [r3, #52]	; 0x34
 8001fd8:	4a0c      	ldr	r2, [pc, #48]	; (800200c <HAL_UART_MspInit+0x14c>)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	2025      	movs	r0, #37	; 0x25
 8001fe4:	f000 fa3f 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fe8:	2025      	movs	r0, #37	; 0x25
 8001fea:	f000 fa58 	bl	800249e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001fee:	bf00      	nop
 8001ff0:	3720      	adds	r7, #32
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40013800 	.word	0x40013800
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010800 	.word	0x40010800
 8002004:	20000184 	.word	0x20000184
 8002008:	40020058 	.word	0x40020058
 800200c:	200001c8 	.word	0x200001c8
 8002010:	40020044 	.word	0x40020044

08002014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002018:	e7fe      	b.n	8002018 <NMI_Handler+0x4>

0800201a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201a:	b480      	push	{r7}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800201e:	e7fe      	b.n	800201e <HardFault_Handler+0x4>

08002020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002024:	e7fe      	b.n	8002024 <MemManage_Handler+0x4>

08002026 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002026:	b480      	push	{r7}
 8002028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800202a:	e7fe      	b.n	800202a <BusFault_Handler+0x4>

0800202c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002030:	e7fe      	b.n	8002030 <UsageFault_Handler+0x4>

08002032 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	bc80      	pop	{r7}
 800203c:	4770      	bx	lr

0800203e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr

08002056 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205a:	f000 f8ed 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}

08002062 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002066:	2001      	movs	r0, #1
 8002068:	f000 fe86 	bl	8002d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}

08002070 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002074:	4802      	ldr	r0, [pc, #8]	; (8002080 <DMA1_Channel4_IRQHandler+0x10>)
 8002076:	f000 fb97 	bl	80027a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	200001c8 	.word	0x200001c8

08002084 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002088:	4802      	ldr	r0, [pc, #8]	; (8002094 <DMA1_Channel5_IRQHandler+0x10>)
 800208a:	f000 fb8d 	bl	80027a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000184 	.word	0x20000184

08002098 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <TIM1_UP_IRQHandler+0x10>)
 800209e:	f001 fc9d 	bl	80039dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	200000b0 	.word	0x200000b0

080020ac <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020b0:	4802      	ldr	r0, [pc, #8]	; (80020bc <TIM1_CC_IRQHandler+0x10>)
 80020b2:	f001 fc93 	bl	80039dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	200000b0 	.word	0x200000b0

080020c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <TIM4_IRQHandler+0x10>)
 80020c6:	f001 fc89 	bl	80039dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	200000f8 	.word	0x200000f8

080020d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <USART1_IRQHandler+0x10>)
 80020da:	f002 fae3 	bl	80046a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000140 	.word	0x20000140

080020e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4a14      	ldr	r2, [pc, #80]	; (8002144 <_sbrk+0x5c>)
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <_sbrk+0x60>)
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <_sbrk+0x64>)
 8002106:	4a12      	ldr	r2, [pc, #72]	; (8002150 <_sbrk+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210a:	4b10      	ldr	r3, [pc, #64]	; (800214c <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	429a      	cmp	r2, r3
 8002116:	d207      	bcs.n	8002128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002118:	f002 ffda 	bl	80050d0 <__errno>
 800211c:	4603      	mov	r3, r0
 800211e:	220c      	movs	r2, #12
 8002120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	e009      	b.n	800213c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212e:	4b07      	ldr	r3, [pc, #28]	; (800214c <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	4a05      	ldr	r2, [pc, #20]	; (800214c <_sbrk+0x64>)
 8002138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800213a:	68fb      	ldr	r3, [r7, #12]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20005000 	.word	0x20005000
 8002148:	00000400 	.word	0x00000400
 800214c:	200002b0 	.word	0x200002b0
 8002150:	200002c8 	.word	0x200002c8

08002154 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002160:	480c      	ldr	r0, [pc, #48]	; (8002194 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002162:	490d      	ldr	r1, [pc, #52]	; (8002198 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002164:	4a0d      	ldr	r2, [pc, #52]	; (800219c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002168:	e002      	b.n	8002170 <LoopCopyDataInit>

0800216a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800216a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800216c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216e:	3304      	adds	r3, #4

08002170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002174:	d3f9      	bcc.n	800216a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002176:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002178:	4c0a      	ldr	r4, [pc, #40]	; (80021a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800217a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800217c:	e001      	b.n	8002182 <LoopFillZerobss>

0800217e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002180:	3204      	adds	r2, #4

08002182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002184:	d3fb      	bcc.n	800217e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002186:	f7ff ffe5 	bl	8002154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800218a:	f002 ffa7 	bl	80050dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800218e:	f7ff fb97 	bl	80018c0 <main>
  bx lr
 8002192:	4770      	bx	lr
  ldr r0, =_sdata
 8002194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002198:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800219c:	08005b4c 	.word	0x08005b4c
  ldr r2, =_sbss
 80021a0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80021a4:	200002c8 	.word	0x200002c8

080021a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021a8:	e7fe      	b.n	80021a8 <ADC1_2_IRQHandler>
	...

080021ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <HAL_Init+0x28>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a07      	ldr	r2, [pc, #28]	; (80021d4 <HAL_Init+0x28>)
 80021b6:	f043 0310 	orr.w	r3, r3, #16
 80021ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021bc:	2003      	movs	r0, #3
 80021be:	f000 f947 	bl	8002450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021c2:	2000      	movs	r0, #0
 80021c4:	f000 f808 	bl	80021d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021c8:	f7ff fddc 	bl	8001d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40022000 	.word	0x40022000

080021d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021e0:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_InitTick+0x54>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	4b12      	ldr	r3, [pc, #72]	; (8002230 <HAL_InitTick+0x58>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f95f 	bl	80024ba <HAL_SYSTICK_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e00e      	b.n	8002224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b0f      	cmp	r3, #15
 800220a:	d80a      	bhi.n	8002222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800220c:	2200      	movs	r2, #0
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f000 f927 	bl	8002466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002218:	4a06      	ldr	r2, [pc, #24]	; (8002234 <HAL_InitTick+0x5c>)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
 8002220:	e000      	b.n	8002224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000004 	.word	0x20000004
 8002230:	2000000c 	.word	0x2000000c
 8002234:	20000008 	.word	0x20000008

08002238 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800223c:	4b05      	ldr	r3, [pc, #20]	; (8002254 <HAL_IncTick+0x1c>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HAL_IncTick+0x20>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a03      	ldr	r2, [pc, #12]	; (8002258 <HAL_IncTick+0x20>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	2000000c 	.word	0x2000000c
 8002258:	200002b4 	.word	0x200002b4

0800225c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return uwTick;
 8002260:	4b02      	ldr	r3, [pc, #8]	; (800226c <HAL_GetTick+0x10>)
 8002262:	681b      	ldr	r3, [r3, #0]
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	200002b4 	.word	0x200002b4

08002270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002278:	f7ff fff0 	bl	800225c <HAL_GetTick>
 800227c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002288:	d005      	beq.n	8002296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <HAL_Delay+0x44>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4413      	add	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002296:	bf00      	nop
 8002298:	f7ff ffe0 	bl	800225c <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d8f7      	bhi.n	8002298 <HAL_Delay+0x28>
  {
  }
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	2000000c 	.word	0x2000000c

080022b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c8:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <__NVIC_SetPriorityGrouping+0x44>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022d4:	4013      	ands	r3, r2
 80022d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ea:	4a04      	ldr	r2, [pc, #16]	; (80022fc <__NVIC_SetPriorityGrouping+0x44>)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	60d3      	str	r3, [r2, #12]
}
 80022f0:	bf00      	nop
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002304:	4b04      	ldr	r3, [pc, #16]	; (8002318 <__NVIC_GetPriorityGrouping+0x18>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	0a1b      	lsrs	r3, r3, #8
 800230a:	f003 0307 	and.w	r3, r3, #7
}
 800230e:	4618      	mov	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	2b00      	cmp	r3, #0
 800232c:	db0b      	blt.n	8002346 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	f003 021f 	and.w	r2, r3, #31
 8002334:	4906      	ldr	r1, [pc, #24]	; (8002350 <__NVIC_EnableIRQ+0x34>)
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	095b      	lsrs	r3, r3, #5
 800233c:	2001      	movs	r0, #1
 800233e:	fa00 f202 	lsl.w	r2, r0, r2
 8002342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr
 8002350:	e000e100 	.word	0xe000e100

08002354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002364:	2b00      	cmp	r3, #0
 8002366:	db0a      	blt.n	800237e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	b2da      	uxtb	r2, r3
 800236c:	490c      	ldr	r1, [pc, #48]	; (80023a0 <__NVIC_SetPriority+0x4c>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	0112      	lsls	r2, r2, #4
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	440b      	add	r3, r1
 8002378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800237c:	e00a      	b.n	8002394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4908      	ldr	r1, [pc, #32]	; (80023a4 <__NVIC_SetPriority+0x50>)
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	3b04      	subs	r3, #4
 800238c:	0112      	lsls	r2, r2, #4
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	440b      	add	r3, r1
 8002392:	761a      	strb	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000e100 	.word	0xe000e100
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b089      	sub	sp, #36	; 0x24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f1c3 0307 	rsb	r3, r3, #7
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	bf28      	it	cs
 80023c6:	2304      	movcs	r3, #4
 80023c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3304      	adds	r3, #4
 80023ce:	2b06      	cmp	r3, #6
 80023d0:	d902      	bls.n	80023d8 <NVIC_EncodePriority+0x30>
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	3b03      	subs	r3, #3
 80023d6:	e000      	b.n	80023da <NVIC_EncodePriority+0x32>
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	f04f 32ff 	mov.w	r2, #4294967295
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43da      	mvns	r2, r3
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	401a      	ands	r2, r3
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023f0:	f04f 31ff 	mov.w	r1, #4294967295
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	fa01 f303 	lsl.w	r3, r1, r3
 80023fa:	43d9      	mvns	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	4313      	orrs	r3, r2
         );
}
 8002402:	4618      	mov	r0, r3
 8002404:	3724      	adds	r7, #36	; 0x24
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800241c:	d301      	bcc.n	8002422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241e:	2301      	movs	r3, #1
 8002420:	e00f      	b.n	8002442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002422:	4a0a      	ldr	r2, [pc, #40]	; (800244c <SysTick_Config+0x40>)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800242a:	210f      	movs	r1, #15
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f7ff ff90 	bl	8002354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <SysTick_Config+0x40>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800243a:	4b04      	ldr	r3, [pc, #16]	; (800244c <SysTick_Config+0x40>)
 800243c:	2207      	movs	r2, #7
 800243e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	e000e010 	.word	0xe000e010

08002450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ff2d 	bl	80022b8 <__NVIC_SetPriorityGrouping>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
 8002472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002478:	f7ff ff42 	bl	8002300 <__NVIC_GetPriorityGrouping>
 800247c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	68b9      	ldr	r1, [r7, #8]
 8002482:	6978      	ldr	r0, [r7, #20]
 8002484:	f7ff ff90 	bl	80023a8 <NVIC_EncodePriority>
 8002488:	4602      	mov	r2, r0
 800248a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff5f 	bl	8002354 <__NVIC_SetPriority>
}
 8002496:	bf00      	nop
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	4603      	mov	r3, r0
 80024a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff ff35 	bl	800231c <__NVIC_EnableIRQ>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ffa2 	bl	800240c <SysTick_Config>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e043      	b.n	8002572 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	4b22      	ldr	r3, [pc, #136]	; (800257c <HAL_DMA_Init+0xa8>)
 80024f2:	4413      	add	r3, r2
 80024f4:	4a22      	ldr	r2, [pc, #136]	; (8002580 <HAL_DMA_Init+0xac>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	009a      	lsls	r2, r3, #2
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a1f      	ldr	r2, [pc, #124]	; (8002584 <HAL_DMA_Init+0xb0>)
 8002506:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2202      	movs	r2, #2
 800250c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800251e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002522:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800252c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002538:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002544:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	bffdfff8 	.word	0xbffdfff8
 8002580:	cccccccd 	.word	0xcccccccd
 8002584:	40020000 	.word	0x40020000

08002588 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
 8002594:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d101      	bne.n	80025a8 <HAL_DMA_Start_IT+0x20>
 80025a4:	2302      	movs	r3, #2
 80025a6:	e04a      	b.n	800263e <HAL_DMA_Start_IT+0xb6>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d13a      	bne.n	8002630 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2202      	movs	r2, #2
 80025be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0201 	bic.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 f9e8 	bl	80029b4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 020e 	orr.w	r2, r2, #14
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e00f      	b.n	800261e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0204 	bic.w	r2, r2, #4
 800260c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f042 020a 	orr.w	r2, r2, #10
 800261c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f042 0201 	orr.w	r2, r2, #1
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	e005      	b.n	800263c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002638:	2302      	movs	r3, #2
 800263a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800263c:	7dfb      	ldrb	r3, [r7, #23]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002646:	b480      	push	{r7}
 8002648:	b085      	sub	sp, #20
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002658:	2b02      	cmp	r3, #2
 800265a:	d008      	beq.n	800266e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2204      	movs	r2, #4
 8002660:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e020      	b.n	80026b0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 020e 	bic.w	r2, r2, #14
 800267c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0201 	bic.w	r2, r2, #1
 800268c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002696:	2101      	movs	r1, #1
 8002698:	fa01 f202 	lsl.w	r2, r1, r2
 800269c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
	...

080026bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026c4:	2300      	movs	r3, #0
 80026c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d005      	beq.n	80026de <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2204      	movs	r2, #4
 80026d6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
 80026dc:	e051      	b.n	8002782 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 020e 	bic.w	r2, r2, #14
 80026ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f022 0201 	bic.w	r2, r2, #1
 80026fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a22      	ldr	r2, [pc, #136]	; (800278c <HAL_DMA_Abort_IT+0xd0>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d029      	beq.n	800275c <HAL_DMA_Abort_IT+0xa0>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a20      	ldr	r2, [pc, #128]	; (8002790 <HAL_DMA_Abort_IT+0xd4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d022      	beq.n	8002758 <HAL_DMA_Abort_IT+0x9c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a1f      	ldr	r2, [pc, #124]	; (8002794 <HAL_DMA_Abort_IT+0xd8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d01a      	beq.n	8002752 <HAL_DMA_Abort_IT+0x96>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a1d      	ldr	r2, [pc, #116]	; (8002798 <HAL_DMA_Abort_IT+0xdc>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d012      	beq.n	800274c <HAL_DMA_Abort_IT+0x90>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a1c      	ldr	r2, [pc, #112]	; (800279c <HAL_DMA_Abort_IT+0xe0>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d00a      	beq.n	8002746 <HAL_DMA_Abort_IT+0x8a>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a1a      	ldr	r2, [pc, #104]	; (80027a0 <HAL_DMA_Abort_IT+0xe4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d102      	bne.n	8002740 <HAL_DMA_Abort_IT+0x84>
 800273a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800273e:	e00e      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 8002740:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002744:	e00b      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 8002746:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800274a:	e008      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 800274c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002750:	e005      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 8002752:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002756:	e002      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 8002758:	2310      	movs	r3, #16
 800275a:	e000      	b.n	800275e <HAL_DMA_Abort_IT+0xa2>
 800275c:	2301      	movs	r3, #1
 800275e:	4a11      	ldr	r2, [pc, #68]	; (80027a4 <HAL_DMA_Abort_IT+0xe8>)
 8002760:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2201      	movs	r2, #1
 8002766:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	4798      	blx	r3
    } 
  }
  return status;
 8002782:	7bfb      	ldrb	r3, [r7, #15]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40020008 	.word	0x40020008
 8002790:	4002001c 	.word	0x4002001c
 8002794:	40020030 	.word	0x40020030
 8002798:	40020044 	.word	0x40020044
 800279c:	40020058 	.word	0x40020058
 80027a0:	4002006c 	.word	0x4002006c
 80027a4:	40020000 	.word	0x40020000

080027a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	2204      	movs	r2, #4
 80027c6:	409a      	lsls	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4013      	ands	r3, r2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d04f      	beq.n	8002870 <HAL_DMA_IRQHandler+0xc8>
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d04a      	beq.n	8002870 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0320 	and.w	r3, r3, #32
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d107      	bne.n	80027f8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0204 	bic.w	r2, r2, #4
 80027f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a66      	ldr	r2, [pc, #408]	; (8002998 <HAL_DMA_IRQHandler+0x1f0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d029      	beq.n	8002856 <HAL_DMA_IRQHandler+0xae>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a65      	ldr	r2, [pc, #404]	; (800299c <HAL_DMA_IRQHandler+0x1f4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d022      	beq.n	8002852 <HAL_DMA_IRQHandler+0xaa>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a63      	ldr	r2, [pc, #396]	; (80029a0 <HAL_DMA_IRQHandler+0x1f8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d01a      	beq.n	800284c <HAL_DMA_IRQHandler+0xa4>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a62      	ldr	r2, [pc, #392]	; (80029a4 <HAL_DMA_IRQHandler+0x1fc>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d012      	beq.n	8002846 <HAL_DMA_IRQHandler+0x9e>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a60      	ldr	r2, [pc, #384]	; (80029a8 <HAL_DMA_IRQHandler+0x200>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d00a      	beq.n	8002840 <HAL_DMA_IRQHandler+0x98>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a5f      	ldr	r2, [pc, #380]	; (80029ac <HAL_DMA_IRQHandler+0x204>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d102      	bne.n	800283a <HAL_DMA_IRQHandler+0x92>
 8002834:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002838:	e00e      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 800283a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800283e:	e00b      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 8002840:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002844:	e008      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 8002846:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800284a:	e005      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 800284c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002850:	e002      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 8002852:	2340      	movs	r3, #64	; 0x40
 8002854:	e000      	b.n	8002858 <HAL_DMA_IRQHandler+0xb0>
 8002856:	2304      	movs	r3, #4
 8002858:	4a55      	ldr	r2, [pc, #340]	; (80029b0 <HAL_DMA_IRQHandler+0x208>)
 800285a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 8094 	beq.w	800298e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800286e:	e08e      	b.n	800298e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002874:	2202      	movs	r2, #2
 8002876:	409a      	lsls	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4013      	ands	r3, r2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d056      	beq.n	800292e <HAL_DMA_IRQHandler+0x186>
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d051      	beq.n	800292e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0320 	and.w	r3, r3, #32
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10b      	bne.n	80028b0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 020a 	bic.w	r2, r2, #10
 80028a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a38      	ldr	r2, [pc, #224]	; (8002998 <HAL_DMA_IRQHandler+0x1f0>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d029      	beq.n	800290e <HAL_DMA_IRQHandler+0x166>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a37      	ldr	r2, [pc, #220]	; (800299c <HAL_DMA_IRQHandler+0x1f4>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d022      	beq.n	800290a <HAL_DMA_IRQHandler+0x162>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a35      	ldr	r2, [pc, #212]	; (80029a0 <HAL_DMA_IRQHandler+0x1f8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d01a      	beq.n	8002904 <HAL_DMA_IRQHandler+0x15c>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a34      	ldr	r2, [pc, #208]	; (80029a4 <HAL_DMA_IRQHandler+0x1fc>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d012      	beq.n	80028fe <HAL_DMA_IRQHandler+0x156>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a32      	ldr	r2, [pc, #200]	; (80029a8 <HAL_DMA_IRQHandler+0x200>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d00a      	beq.n	80028f8 <HAL_DMA_IRQHandler+0x150>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a31      	ldr	r2, [pc, #196]	; (80029ac <HAL_DMA_IRQHandler+0x204>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d102      	bne.n	80028f2 <HAL_DMA_IRQHandler+0x14a>
 80028ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028f0:	e00e      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 80028f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028f6:	e00b      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 80028f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028fc:	e008      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 80028fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002902:	e005      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 8002904:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002908:	e002      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 800290a:	2320      	movs	r3, #32
 800290c:	e000      	b.n	8002910 <HAL_DMA_IRQHandler+0x168>
 800290e:	2302      	movs	r3, #2
 8002910:	4a27      	ldr	r2, [pc, #156]	; (80029b0 <HAL_DMA_IRQHandler+0x208>)
 8002912:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002920:	2b00      	cmp	r3, #0
 8002922:	d034      	beq.n	800298e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800292c:	e02f      	b.n	800298e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	2208      	movs	r2, #8
 8002934:	409a      	lsls	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	4013      	ands	r3, r2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d028      	beq.n	8002990 <HAL_DMA_IRQHandler+0x1e8>
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f003 0308 	and.w	r3, r3, #8
 8002944:	2b00      	cmp	r3, #0
 8002946:	d023      	beq.n	8002990 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 020e 	bic.w	r2, r2, #14
 8002956:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002960:	2101      	movs	r1, #1
 8002962:	fa01 f202 	lsl.w	r2, r1, r2
 8002966:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	2b00      	cmp	r3, #0
 8002984:	d004      	beq.n	8002990 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	4798      	blx	r3
    }
  }
  return;
 800298e:	bf00      	nop
 8002990:	bf00      	nop
}
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40020008 	.word	0x40020008
 800299c:	4002001c 	.word	0x4002001c
 80029a0:	40020030 	.word	0x40020030
 80029a4:	40020044 	.word	0x40020044
 80029a8:	40020058 	.word	0x40020058
 80029ac:	4002006c 	.word	0x4002006c
 80029b0:	40020000 	.word	0x40020000

080029b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
 80029c0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ca:	2101      	movs	r1, #1
 80029cc:	fa01 f202 	lsl.w	r2, r1, r2
 80029d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b10      	cmp	r3, #16
 80029e0:	d108      	bne.n	80029f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029f2:	e007      	b.n	8002a04 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	60da      	str	r2, [r3, #12]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
	...

08002a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b08b      	sub	sp, #44	; 0x2c
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a22:	e169      	b.n	8002cf8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a24:	2201      	movs	r2, #1
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	69fa      	ldr	r2, [r7, #28]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	f040 8158 	bne.w	8002cf2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	4a9a      	ldr	r2, [pc, #616]	; (8002cb0 <HAL_GPIO_Init+0x2a0>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d05e      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
 8002a4c:	4a98      	ldr	r2, [pc, #608]	; (8002cb0 <HAL_GPIO_Init+0x2a0>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d875      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a52:	4a98      	ldr	r2, [pc, #608]	; (8002cb4 <HAL_GPIO_Init+0x2a4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d058      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
 8002a58:	4a96      	ldr	r2, [pc, #600]	; (8002cb4 <HAL_GPIO_Init+0x2a4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d86f      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a5e:	4a96      	ldr	r2, [pc, #600]	; (8002cb8 <HAL_GPIO_Init+0x2a8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d052      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
 8002a64:	4a94      	ldr	r2, [pc, #592]	; (8002cb8 <HAL_GPIO_Init+0x2a8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d869      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a6a:	4a94      	ldr	r2, [pc, #592]	; (8002cbc <HAL_GPIO_Init+0x2ac>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d04c      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
 8002a70:	4a92      	ldr	r2, [pc, #584]	; (8002cbc <HAL_GPIO_Init+0x2ac>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d863      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a76:	4a92      	ldr	r2, [pc, #584]	; (8002cc0 <HAL_GPIO_Init+0x2b0>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d046      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
 8002a7c:	4a90      	ldr	r2, [pc, #576]	; (8002cc0 <HAL_GPIO_Init+0x2b0>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d85d      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a82:	2b12      	cmp	r3, #18
 8002a84:	d82a      	bhi.n	8002adc <HAL_GPIO_Init+0xcc>
 8002a86:	2b12      	cmp	r3, #18
 8002a88:	d859      	bhi.n	8002b3e <HAL_GPIO_Init+0x12e>
 8002a8a:	a201      	add	r2, pc, #4	; (adr r2, 8002a90 <HAL_GPIO_Init+0x80>)
 8002a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a90:	08002b0b 	.word	0x08002b0b
 8002a94:	08002ae5 	.word	0x08002ae5
 8002a98:	08002af7 	.word	0x08002af7
 8002a9c:	08002b39 	.word	0x08002b39
 8002aa0:	08002b3f 	.word	0x08002b3f
 8002aa4:	08002b3f 	.word	0x08002b3f
 8002aa8:	08002b3f 	.word	0x08002b3f
 8002aac:	08002b3f 	.word	0x08002b3f
 8002ab0:	08002b3f 	.word	0x08002b3f
 8002ab4:	08002b3f 	.word	0x08002b3f
 8002ab8:	08002b3f 	.word	0x08002b3f
 8002abc:	08002b3f 	.word	0x08002b3f
 8002ac0:	08002b3f 	.word	0x08002b3f
 8002ac4:	08002b3f 	.word	0x08002b3f
 8002ac8:	08002b3f 	.word	0x08002b3f
 8002acc:	08002b3f 	.word	0x08002b3f
 8002ad0:	08002b3f 	.word	0x08002b3f
 8002ad4:	08002aed 	.word	0x08002aed
 8002ad8:	08002b01 	.word	0x08002b01
 8002adc:	4a79      	ldr	r2, [pc, #484]	; (8002cc4 <HAL_GPIO_Init+0x2b4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d013      	beq.n	8002b0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ae2:	e02c      	b.n	8002b3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	623b      	str	r3, [r7, #32]
          break;
 8002aea:	e029      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	3304      	adds	r3, #4
 8002af2:	623b      	str	r3, [r7, #32]
          break;
 8002af4:	e024      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	3308      	adds	r3, #8
 8002afc:	623b      	str	r3, [r7, #32]
          break;
 8002afe:	e01f      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	330c      	adds	r3, #12
 8002b06:	623b      	str	r3, [r7, #32]
          break;
 8002b08:	e01a      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d102      	bne.n	8002b18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b12:	2304      	movs	r3, #4
 8002b14:	623b      	str	r3, [r7, #32]
          break;
 8002b16:	e013      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d105      	bne.n	8002b2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b20:	2308      	movs	r3, #8
 8002b22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69fa      	ldr	r2, [r7, #28]
 8002b28:	611a      	str	r2, [r3, #16]
          break;
 8002b2a:	e009      	b.n	8002b40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b2c:	2308      	movs	r3, #8
 8002b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	615a      	str	r2, [r3, #20]
          break;
 8002b36:	e003      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	623b      	str	r3, [r7, #32]
          break;
 8002b3c:	e000      	b.n	8002b40 <HAL_GPIO_Init+0x130>
          break;
 8002b3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2bff      	cmp	r3, #255	; 0xff
 8002b44:	d801      	bhi.n	8002b4a <HAL_GPIO_Init+0x13a>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	e001      	b.n	8002b4e <HAL_GPIO_Init+0x13e>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2bff      	cmp	r3, #255	; 0xff
 8002b54:	d802      	bhi.n	8002b5c <HAL_GPIO_Init+0x14c>
 8002b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	e002      	b.n	8002b62 <HAL_GPIO_Init+0x152>
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	3b08      	subs	r3, #8
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	210f      	movs	r1, #15
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	401a      	ands	r2, r3
 8002b74:	6a39      	ldr	r1, [r7, #32]
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 80b1 	beq.w	8002cf2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b90:	4b4d      	ldr	r3, [pc, #308]	; (8002cc8 <HAL_GPIO_Init+0x2b8>)
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	4a4c      	ldr	r2, [pc, #304]	; (8002cc8 <HAL_GPIO_Init+0x2b8>)
 8002b96:	f043 0301 	orr.w	r3, r3, #1
 8002b9a:	6193      	str	r3, [r2, #24]
 8002b9c:	4b4a      	ldr	r3, [pc, #296]	; (8002cc8 <HAL_GPIO_Init+0x2b8>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ba8:	4a48      	ldr	r2, [pc, #288]	; (8002ccc <HAL_GPIO_Init+0x2bc>)
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	089b      	lsrs	r3, r3, #2
 8002bae:	3302      	adds	r3, #2
 8002bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	220f      	movs	r2, #15
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a40      	ldr	r2, [pc, #256]	; (8002cd0 <HAL_GPIO_Init+0x2c0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d013      	beq.n	8002bfc <HAL_GPIO_Init+0x1ec>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a3f      	ldr	r2, [pc, #252]	; (8002cd4 <HAL_GPIO_Init+0x2c4>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d00d      	beq.n	8002bf8 <HAL_GPIO_Init+0x1e8>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a3e      	ldr	r2, [pc, #248]	; (8002cd8 <HAL_GPIO_Init+0x2c8>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d007      	beq.n	8002bf4 <HAL_GPIO_Init+0x1e4>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a3d      	ldr	r2, [pc, #244]	; (8002cdc <HAL_GPIO_Init+0x2cc>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d101      	bne.n	8002bf0 <HAL_GPIO_Init+0x1e0>
 8002bec:	2303      	movs	r3, #3
 8002bee:	e006      	b.n	8002bfe <HAL_GPIO_Init+0x1ee>
 8002bf0:	2304      	movs	r3, #4
 8002bf2:	e004      	b.n	8002bfe <HAL_GPIO_Init+0x1ee>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e002      	b.n	8002bfe <HAL_GPIO_Init+0x1ee>
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e000      	b.n	8002bfe <HAL_GPIO_Init+0x1ee>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c00:	f002 0203 	and.w	r2, r2, #3
 8002c04:	0092      	lsls	r2, r2, #2
 8002c06:	4093      	lsls	r3, r2
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c0e:	492f      	ldr	r1, [pc, #188]	; (8002ccc <HAL_GPIO_Init+0x2bc>)
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	089b      	lsrs	r3, r3, #2
 8002c14:	3302      	adds	r3, #2
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d006      	beq.n	8002c36 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c28:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	492c      	ldr	r1, [pc, #176]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	600b      	str	r3, [r1, #0]
 8002c34:	e006      	b.n	8002c44 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c36:	4b2a      	ldr	r3, [pc, #168]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	4928      	ldr	r1, [pc, #160]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d006      	beq.n	8002c5e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c50:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	4922      	ldr	r1, [pc, #136]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]
 8002c5c:	e006      	b.n	8002c6c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c5e:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	491e      	ldr	r1, [pc, #120]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d006      	beq.n	8002c86 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c78:	4b19      	ldr	r3, [pc, #100]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	4918      	ldr	r1, [pc, #96]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	608b      	str	r3, [r1, #8]
 8002c84:	e006      	b.n	8002c94 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c86:	4b16      	ldr	r3, [pc, #88]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	4914      	ldr	r1, [pc, #80]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d021      	beq.n	8002ce4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	490e      	ldr	r1, [pc, #56]	; (8002ce0 <HAL_GPIO_Init+0x2d0>)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	60cb      	str	r3, [r1, #12]
 8002cac:	e021      	b.n	8002cf2 <HAL_GPIO_Init+0x2e2>
 8002cae:	bf00      	nop
 8002cb0:	10320000 	.word	0x10320000
 8002cb4:	10310000 	.word	0x10310000
 8002cb8:	10220000 	.word	0x10220000
 8002cbc:	10210000 	.word	0x10210000
 8002cc0:	10120000 	.word	0x10120000
 8002cc4:	10110000 	.word	0x10110000
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40010000 	.word	0x40010000
 8002cd0:	40010800 	.word	0x40010800
 8002cd4:	40010c00 	.word	0x40010c00
 8002cd8:	40011000 	.word	0x40011000
 8002cdc:	40011400 	.word	0x40011400
 8002ce0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <HAL_GPIO_Init+0x304>)
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	4909      	ldr	r1, [pc, #36]	; (8002d14 <HAL_GPIO_Init+0x304>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f47f ae8e 	bne.w	8002a24 <HAL_GPIO_Init+0x14>
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	372c      	adds	r7, #44	; 0x2c
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr
 8002d14:	40010400 	.word	0x40010400

08002d18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	887b      	ldrh	r3, [r7, #2]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d002      	beq.n	8002d36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
 8002d34:	e001      	b.n	8002d3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d36:	2300      	movs	r3, #0
 8002d38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	807b      	strh	r3, [r7, #2]
 8002d52:	4613      	mov	r3, r2
 8002d54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d56:	787b      	ldrb	r3, [r7, #1]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d5c:	887a      	ldrh	r2, [r7, #2]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d62:	e003      	b.n	8002d6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d64:	887b      	ldrh	r3, [r7, #2]
 8002d66:	041a      	lsls	r2, r3, #16
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	611a      	str	r2, [r3, #16]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr
	...

08002d78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d82:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d84:	695a      	ldr	r2, [r3, #20]
 8002d86:	88fb      	ldrh	r3, [r7, #6]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d006      	beq.n	8002d9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d8e:	4a05      	ldr	r2, [pc, #20]	; (8002da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d94:	88fb      	ldrh	r3, [r7, #6]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe f9a2 	bl	80010e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d9c:	bf00      	nop
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40010400 	.word	0x40010400

08002da8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e272      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 8087 	beq.w	8002ed6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dc8:	4b92      	ldr	r3, [pc, #584]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 030c 	and.w	r3, r3, #12
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d00c      	beq.n	8002dee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dd4:	4b8f      	ldr	r3, [pc, #572]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f003 030c 	and.w	r3, r3, #12
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d112      	bne.n	8002e06 <HAL_RCC_OscConfig+0x5e>
 8002de0:	4b8c      	ldr	r3, [pc, #560]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002de8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dec:	d10b      	bne.n	8002e06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dee:	4b89      	ldr	r3, [pc, #548]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d06c      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x12c>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d168      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e24c      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e0e:	d106      	bne.n	8002e1e <HAL_RCC_OscConfig+0x76>
 8002e10:	4b80      	ldr	r3, [pc, #512]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a7f      	ldr	r2, [pc, #508]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	e02e      	b.n	8002e7c <HAL_RCC_OscConfig+0xd4>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10c      	bne.n	8002e40 <HAL_RCC_OscConfig+0x98>
 8002e26:	4b7b      	ldr	r3, [pc, #492]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a7a      	ldr	r2, [pc, #488]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e30:	6013      	str	r3, [r2, #0]
 8002e32:	4b78      	ldr	r3, [pc, #480]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a77      	ldr	r2, [pc, #476]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e3c:	6013      	str	r3, [r2, #0]
 8002e3e:	e01d      	b.n	8002e7c <HAL_RCC_OscConfig+0xd4>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0xbc>
 8002e4a:	4b72      	ldr	r3, [pc, #456]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a71      	ldr	r2, [pc, #452]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b6f      	ldr	r3, [pc, #444]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a6e      	ldr	r2, [pc, #440]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e00b      	b.n	8002e7c <HAL_RCC_OscConfig+0xd4>
 8002e64:	4b6b      	ldr	r3, [pc, #428]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a6a      	ldr	r2, [pc, #424]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b68      	ldr	r3, [pc, #416]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a67      	ldr	r2, [pc, #412]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002e76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e7a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d013      	beq.n	8002eac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e84:	f7ff f9ea 	bl	800225c <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7ff f9e6 	bl	800225c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b64      	cmp	r3, #100	; 0x64
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e200      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	4b5d      	ldr	r3, [pc, #372]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0xe4>
 8002eaa:	e014      	b.n	8002ed6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eac:	f7ff f9d6 	bl	800225c <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb4:	f7ff f9d2 	bl	800225c <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b64      	cmp	r3, #100	; 0x64
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e1ec      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ec6:	4b53      	ldr	r3, [pc, #332]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x10c>
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d063      	beq.n	8002faa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ee2:	4b4c      	ldr	r3, [pc, #304]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00b      	beq.n	8002f06 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002eee:	4b49      	ldr	r3, [pc, #292]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 030c 	and.w	r3, r3, #12
 8002ef6:	2b08      	cmp	r3, #8
 8002ef8:	d11c      	bne.n	8002f34 <HAL_RCC_OscConfig+0x18c>
 8002efa:	4b46      	ldr	r3, [pc, #280]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d116      	bne.n	8002f34 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f06:	4b43      	ldr	r3, [pc, #268]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d005      	beq.n	8002f1e <HAL_RCC_OscConfig+0x176>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d001      	beq.n	8002f1e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e1c0      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f1e:	4b3d      	ldr	r3, [pc, #244]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	4939      	ldr	r1, [pc, #228]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f32:	e03a      	b.n	8002faa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d020      	beq.n	8002f7e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f3c:	4b36      	ldr	r3, [pc, #216]	; (8003018 <HAL_RCC_OscConfig+0x270>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f42:	f7ff f98b 	bl	800225c <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4a:	f7ff f987 	bl	800225c <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e1a1      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f5c:	4b2d      	ldr	r3, [pc, #180]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f68:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	4927      	ldr	r1, [pc, #156]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	600b      	str	r3, [r1, #0]
 8002f7c:	e015      	b.n	8002faa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f7e:	4b26      	ldr	r3, [pc, #152]	; (8003018 <HAL_RCC_OscConfig+0x270>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7ff f96a 	bl	800225c <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f8c:	f7ff f966 	bl	800225c <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e180      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d03a      	beq.n	800302c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d019      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fbe:	4b17      	ldr	r3, [pc, #92]	; (800301c <HAL_RCC_OscConfig+0x274>)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc4:	f7ff f94a 	bl	800225c <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fcc:	f7ff f946 	bl	800225c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e160      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fde:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f000 fad8 	bl	80035a0 <RCC_Delay>
 8002ff0:	e01c      	b.n	800302c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ff2:	4b0a      	ldr	r3, [pc, #40]	; (800301c <HAL_RCC_OscConfig+0x274>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff8:	f7ff f930 	bl	800225c <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ffe:	e00f      	b.n	8003020 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003000:	f7ff f92c 	bl	800225c <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d908      	bls.n	8003020 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e146      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
 8003012:	bf00      	nop
 8003014:	40021000 	.word	0x40021000
 8003018:	42420000 	.word	0x42420000
 800301c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003020:	4b92      	ldr	r3, [pc, #584]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1e9      	bne.n	8003000 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80a6 	beq.w	8003186 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800303a:	2300      	movs	r3, #0
 800303c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800303e:	4b8b      	ldr	r3, [pc, #556]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003040:	69db      	ldr	r3, [r3, #28]
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10d      	bne.n	8003066 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800304a:	4b88      	ldr	r3, [pc, #544]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	4a87      	ldr	r2, [pc, #540]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003054:	61d3      	str	r3, [r2, #28]
 8003056:	4b85      	ldr	r3, [pc, #532]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003062:	2301      	movs	r3, #1
 8003064:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003066:	4b82      	ldr	r3, [pc, #520]	; (8003270 <HAL_RCC_OscConfig+0x4c8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d118      	bne.n	80030a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003072:	4b7f      	ldr	r3, [pc, #508]	; (8003270 <HAL_RCC_OscConfig+0x4c8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a7e      	ldr	r2, [pc, #504]	; (8003270 <HAL_RCC_OscConfig+0x4c8>)
 8003078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800307c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800307e:	f7ff f8ed 	bl	800225c <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003086:	f7ff f8e9 	bl	800225c <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b64      	cmp	r3, #100	; 0x64
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e103      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003098:	4b75      	ldr	r3, [pc, #468]	; (8003270 <HAL_RCC_OscConfig+0x4c8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d106      	bne.n	80030ba <HAL_RCC_OscConfig+0x312>
 80030ac:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	4a6e      	ldr	r2, [pc, #440]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6213      	str	r3, [r2, #32]
 80030b8:	e02d      	b.n	8003116 <HAL_RCC_OscConfig+0x36e>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10c      	bne.n	80030dc <HAL_RCC_OscConfig+0x334>
 80030c2:	4b6a      	ldr	r3, [pc, #424]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	4a69      	ldr	r2, [pc, #420]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030c8:	f023 0301 	bic.w	r3, r3, #1
 80030cc:	6213      	str	r3, [r2, #32]
 80030ce:	4b67      	ldr	r3, [pc, #412]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030d0:	6a1b      	ldr	r3, [r3, #32]
 80030d2:	4a66      	ldr	r2, [pc, #408]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030d4:	f023 0304 	bic.w	r3, r3, #4
 80030d8:	6213      	str	r3, [r2, #32]
 80030da:	e01c      	b.n	8003116 <HAL_RCC_OscConfig+0x36e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	2b05      	cmp	r3, #5
 80030e2:	d10c      	bne.n	80030fe <HAL_RCC_OscConfig+0x356>
 80030e4:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	4a60      	ldr	r2, [pc, #384]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030ea:	f043 0304 	orr.w	r3, r3, #4
 80030ee:	6213      	str	r3, [r2, #32]
 80030f0:	4b5e      	ldr	r3, [pc, #376]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	4a5d      	ldr	r2, [pc, #372]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	6213      	str	r3, [r2, #32]
 80030fc:	e00b      	b.n	8003116 <HAL_RCC_OscConfig+0x36e>
 80030fe:	4b5b      	ldr	r3, [pc, #364]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4a5a      	ldr	r2, [pc, #360]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6213      	str	r3, [r2, #32]
 800310a:	4b58      	ldr	r3, [pc, #352]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	4a57      	ldr	r2, [pc, #348]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d015      	beq.n	800314a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311e:	f7ff f89d 	bl	800225c <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003124:	e00a      	b.n	800313c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7ff f899 	bl	800225c <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f241 3288 	movw	r2, #5000	; 0x1388
 8003134:	4293      	cmp	r3, r2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e0b1      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313c:	4b4b      	ldr	r3, [pc, #300]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0ee      	beq.n	8003126 <HAL_RCC_OscConfig+0x37e>
 8003148:	e014      	b.n	8003174 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800314a:	f7ff f887 	bl	800225c <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003150:	e00a      	b.n	8003168 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003152:	f7ff f883 	bl	800225c <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003160:	4293      	cmp	r3, r2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e09b      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003168:	4b40      	ldr	r3, [pc, #256]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1ee      	bne.n	8003152 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003174:	7dfb      	ldrb	r3, [r7, #23]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d105      	bne.n	8003186 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800317a:	4b3c      	ldr	r3, [pc, #240]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	4a3b      	ldr	r2, [pc, #236]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003180:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003184:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8087 	beq.w	800329e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003190:	4b36      	ldr	r3, [pc, #216]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d061      	beq.n	8003260 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d146      	bne.n	8003232 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a4:	4b33      	ldr	r3, [pc, #204]	; (8003274 <HAL_RCC_OscConfig+0x4cc>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031aa:	f7ff f857 	bl	800225c <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b0:	e008      	b.n	80031c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b2:	f7ff f853 	bl	800225c <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e06d      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c4:	4b29      	ldr	r3, [pc, #164]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031d8:	d108      	bne.n	80031ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031da:	4b24      	ldr	r3, [pc, #144]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	4921      	ldr	r1, [pc, #132]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ec:	4b1f      	ldr	r3, [pc, #124]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a19      	ldr	r1, [r3, #32]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	430b      	orrs	r3, r1
 80031fe:	491b      	ldr	r1, [pc, #108]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003204:	4b1b      	ldr	r3, [pc, #108]	; (8003274 <HAL_RCC_OscConfig+0x4cc>)
 8003206:	2201      	movs	r2, #1
 8003208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320a:	f7ff f827 	bl	800225c <HAL_GetTick>
 800320e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003210:	e008      	b.n	8003224 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003212:	f7ff f823 	bl	800225c <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d901      	bls.n	8003224 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e03d      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003224:	4b11      	ldr	r3, [pc, #68]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d0f0      	beq.n	8003212 <HAL_RCC_OscConfig+0x46a>
 8003230:	e035      	b.n	800329e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003232:	4b10      	ldr	r3, [pc, #64]	; (8003274 <HAL_RCC_OscConfig+0x4cc>)
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003238:	f7ff f810 	bl	800225c <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003240:	f7ff f80c 	bl	800225c <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e026      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003252:	4b06      	ldr	r3, [pc, #24]	; (800326c <HAL_RCC_OscConfig+0x4c4>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1f0      	bne.n	8003240 <HAL_RCC_OscConfig+0x498>
 800325e:	e01e      	b.n	800329e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d107      	bne.n	8003278 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e019      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
 800326c:	40021000 	.word	0x40021000
 8003270:	40007000 	.word	0x40007000
 8003274:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003278:	4b0b      	ldr	r3, [pc, #44]	; (80032a8 <HAL_RCC_OscConfig+0x500>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	429a      	cmp	r2, r3
 800328a:	d106      	bne.n	800329a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003296:	429a      	cmp	r2, r3
 8003298:	d001      	beq.n	800329e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3718      	adds	r7, #24
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40021000 	.word	0x40021000

080032ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0d0      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032c0:	4b6a      	ldr	r3, [pc, #424]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	683a      	ldr	r2, [r7, #0]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d910      	bls.n	80032f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ce:	4b67      	ldr	r3, [pc, #412]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f023 0207 	bic.w	r2, r3, #7
 80032d6:	4965      	ldr	r1, [pc, #404]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	4313      	orrs	r3, r2
 80032dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032de:	4b63      	ldr	r3, [pc, #396]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d001      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e0b8      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d020      	beq.n	800333e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d005      	beq.n	8003314 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003308:	4b59      	ldr	r3, [pc, #356]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	4a58      	ldr	r2, [pc, #352]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800330e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003312:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003320:	4b53      	ldr	r3, [pc, #332]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	4a52      	ldr	r2, [pc, #328]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003326:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800332a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800332c:	4b50      	ldr	r3, [pc, #320]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	494d      	ldr	r1, [pc, #308]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800333a:	4313      	orrs	r3, r2
 800333c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d040      	beq.n	80033cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d107      	bne.n	8003362 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003352:	4b47      	ldr	r3, [pc, #284]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d115      	bne.n	800338a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e07f      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b02      	cmp	r3, #2
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800336a:	4b41      	ldr	r3, [pc, #260]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d109      	bne.n	800338a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e073      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800337a:	4b3d      	ldr	r3, [pc, #244]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e06b      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800338a:	4b39      	ldr	r3, [pc, #228]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f023 0203 	bic.w	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	4936      	ldr	r1, [pc, #216]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003398:	4313      	orrs	r3, r2
 800339a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800339c:	f7fe ff5e 	bl	800225c <HAL_GetTick>
 80033a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a2:	e00a      	b.n	80033ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a4:	f7fe ff5a 	bl	800225c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e053      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ba:	4b2d      	ldr	r3, [pc, #180]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 020c 	and.w	r2, r3, #12
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d1eb      	bne.n	80033a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033cc:	4b27      	ldr	r3, [pc, #156]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d210      	bcs.n	80033fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033da:	4b24      	ldr	r3, [pc, #144]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 0207 	bic.w	r2, r3, #7
 80033e2:	4922      	ldr	r1, [pc, #136]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ea:	4b20      	ldr	r3, [pc, #128]	; (800346c <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d001      	beq.n	80033fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e032      	b.n	8003462 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003408:	4b19      	ldr	r3, [pc, #100]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4916      	ldr	r1, [pc, #88]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003416:	4313      	orrs	r3, r2
 8003418:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d009      	beq.n	800343a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003426:	4b12      	ldr	r3, [pc, #72]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	490e      	ldr	r1, [pc, #56]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	4313      	orrs	r3, r2
 8003438:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800343a:	f000 f821 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 800343e:	4602      	mov	r2, r0
 8003440:	4b0b      	ldr	r3, [pc, #44]	; (8003470 <HAL_RCC_ClockConfig+0x1c4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	490a      	ldr	r1, [pc, #40]	; (8003474 <HAL_RCC_ClockConfig+0x1c8>)
 800344c:	5ccb      	ldrb	r3, [r1, r3]
 800344e:	fa22 f303 	lsr.w	r3, r2, r3
 8003452:	4a09      	ldr	r2, [pc, #36]	; (8003478 <HAL_RCC_ClockConfig+0x1cc>)
 8003454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003456:	4b09      	ldr	r3, [pc, #36]	; (800347c <HAL_RCC_ClockConfig+0x1d0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe febc 	bl	80021d8 <HAL_InitTick>

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40022000 	.word	0x40022000
 8003470:	40021000 	.word	0x40021000
 8003474:	08005af8 	.word	0x08005af8
 8003478:	20000004 	.word	0x20000004
 800347c:	20000008 	.word	0x20000008

08003480 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003480:	b490      	push	{r4, r7}
 8003482:	b08a      	sub	sp, #40	; 0x28
 8003484:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003486:	4b29      	ldr	r3, [pc, #164]	; (800352c <HAL_RCC_GetSysClockFreq+0xac>)
 8003488:	1d3c      	adds	r4, r7, #4
 800348a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800348c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003490:	f240 2301 	movw	r3, #513	; 0x201
 8003494:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	61fb      	str	r3, [r7, #28]
 800349a:	2300      	movs	r3, #0
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	2300      	movs	r3, #0
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034aa:	4b21      	ldr	r3, [pc, #132]	; (8003530 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d002      	beq.n	80034c0 <HAL_RCC_GetSysClockFreq+0x40>
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d003      	beq.n	80034c6 <HAL_RCC_GetSysClockFreq+0x46>
 80034be:	e02b      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034c0:	4b1c      	ldr	r3, [pc, #112]	; (8003534 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034c2:	623b      	str	r3, [r7, #32]
      break;
 80034c4:	e02b      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	0c9b      	lsrs	r3, r3, #18
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	3328      	adds	r3, #40	; 0x28
 80034d0:	443b      	add	r3, r7
 80034d2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80034d6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d012      	beq.n	8003508 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034e2:	4b13      	ldr	r3, [pc, #76]	; (8003530 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	0c5b      	lsrs	r3, r3, #17
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	3328      	adds	r3, #40	; 0x28
 80034ee:	443b      	add	r3, r7
 80034f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80034f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	4a0e      	ldr	r2, [pc, #56]	; (8003534 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034fa:	fb03 f202 	mul.w	r2, r3, r2
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	fbb2 f3f3 	udiv	r3, r2, r3
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
 8003506:	e004      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	4a0b      	ldr	r2, [pc, #44]	; (8003538 <HAL_RCC_GetSysClockFreq+0xb8>)
 800350c:	fb02 f303 	mul.w	r3, r2, r3
 8003510:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003514:	623b      	str	r3, [r7, #32]
      break;
 8003516:	e002      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003518:	4b06      	ldr	r3, [pc, #24]	; (8003534 <HAL_RCC_GetSysClockFreq+0xb4>)
 800351a:	623b      	str	r3, [r7, #32]
      break;
 800351c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800351e:	6a3b      	ldr	r3, [r7, #32]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3728      	adds	r7, #40	; 0x28
 8003524:	46bd      	mov	sp, r7
 8003526:	bc90      	pop	{r4, r7}
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	08005ae8 	.word	0x08005ae8
 8003530:	40021000 	.word	0x40021000
 8003534:	007a1200 	.word	0x007a1200
 8003538:	003d0900 	.word	0x003d0900

0800353c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003540:	4b02      	ldr	r3, [pc, #8]	; (800354c <HAL_RCC_GetHCLKFreq+0x10>)
 8003542:	681b      	ldr	r3, [r3, #0]
}
 8003544:	4618      	mov	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	bc80      	pop	{r7}
 800354a:	4770      	bx	lr
 800354c:	20000004 	.word	0x20000004

08003550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003554:	f7ff fff2 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8003558:	4602      	mov	r2, r0
 800355a:	4b05      	ldr	r3, [pc, #20]	; (8003570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	4903      	ldr	r1, [pc, #12]	; (8003574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003566:	5ccb      	ldrb	r3, [r1, r3]
 8003568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800356c:	4618      	mov	r0, r3
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40021000 	.word	0x40021000
 8003574:	08005b08 	.word	0x08005b08

08003578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800357c:	f7ff ffde 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8003580:	4602      	mov	r2, r0
 8003582:	4b05      	ldr	r3, [pc, #20]	; (8003598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	0adb      	lsrs	r3, r3, #11
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	4903      	ldr	r1, [pc, #12]	; (800359c <HAL_RCC_GetPCLK2Freq+0x24>)
 800358e:	5ccb      	ldrb	r3, [r1, r3]
 8003590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003594:	4618      	mov	r0, r3
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	08005b08 	.word	0x08005b08

080035a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035a8:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <RCC_Delay+0x34>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a0a      	ldr	r2, [pc, #40]	; (80035d8 <RCC_Delay+0x38>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	0a5b      	lsrs	r3, r3, #9
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	fb02 f303 	mul.w	r3, r2, r3
 80035ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035bc:	bf00      	nop
  }
  while (Delay --);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	1e5a      	subs	r2, r3, #1
 80035c2:	60fa      	str	r2, [r7, #12]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1f9      	bne.n	80035bc <RCC_Delay+0x1c>
}
 80035c8:	bf00      	nop
 80035ca:	bf00      	nop
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	20000004 	.word	0x20000004
 80035d8:	10624dd3 	.word	0x10624dd3

080035dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e041      	b.n	8003672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7fe fbf0 	bl	8001de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	3304      	adds	r3, #4
 8003618:	4619      	mov	r1, r3
 800361a:	4610      	mov	r0, r2
 800361c:	f000 fc9e 	bl	8003f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b01      	cmp	r3, #1
 800368e:	d001      	beq.n	8003694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e03a      	b.n	800370a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0201 	orr.w	r2, r2, #1
 80036aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a18      	ldr	r2, [pc, #96]	; (8003714 <HAL_TIM_Base_Start_IT+0x98>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00e      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x58>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036be:	d009      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x58>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a14      	ldr	r2, [pc, #80]	; (8003718 <HAL_TIM_Base_Start_IT+0x9c>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d004      	beq.n	80036d4 <HAL_TIM_Base_Start_IT+0x58>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a13      	ldr	r2, [pc, #76]	; (800371c <HAL_TIM_Base_Start_IT+0xa0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d111      	bne.n	80036f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b06      	cmp	r3, #6
 80036e4:	d010      	beq.n	8003708 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f042 0201 	orr.w	r2, r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f6:	e007      	b.n	8003708 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0201 	orr.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3714      	adds	r7, #20
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr
 8003714:	40012c00 	.word	0x40012c00
 8003718:	40000400 	.word	0x40000400
 800371c:	40000800 	.word	0x40000800

08003720 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e041      	b.n	80037b6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d106      	bne.n	800374c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 f839 	bl	80037be <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3304      	adds	r3, #4
 800375c:	4619      	mov	r1, r3
 800375e:	4610      	mov	r0, r2
 8003760:	f000 fbfc 	bl	8003f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr

080037d0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d104      	bne.n	80037ea <HAL_TIM_IC_Start_IT+0x1a>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	e013      	b.n	8003812 <HAL_TIM_IC_Start_IT+0x42>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b04      	cmp	r3, #4
 80037ee:	d104      	bne.n	80037fa <HAL_TIM_IC_Start_IT+0x2a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	e00b      	b.n	8003812 <HAL_TIM_IC_Start_IT+0x42>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d104      	bne.n	800380a <HAL_TIM_IC_Start_IT+0x3a>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003806:	b2db      	uxtb	r3, r3
 8003808:	e003      	b.n	8003812 <HAL_TIM_IC_Start_IT+0x42>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003810:	b2db      	uxtb	r3, r3
 8003812:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d104      	bne.n	8003824 <HAL_TIM_IC_Start_IT+0x54>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e013      	b.n	800384c <HAL_TIM_IC_Start_IT+0x7c>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2b04      	cmp	r3, #4
 8003828:	d104      	bne.n	8003834 <HAL_TIM_IC_Start_IT+0x64>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003830:	b2db      	uxtb	r3, r3
 8003832:	e00b      	b.n	800384c <HAL_TIM_IC_Start_IT+0x7c>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2b08      	cmp	r3, #8
 8003838:	d104      	bne.n	8003844 <HAL_TIM_IC_Start_IT+0x74>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003840:	b2db      	uxtb	r3, r3
 8003842:	e003      	b.n	800384c <HAL_TIM_IC_Start_IT+0x7c>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800384a:	b2db      	uxtb	r3, r3
 800384c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d102      	bne.n	800385a <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003854:	7bbb      	ldrb	r3, [r7, #14]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d001      	beq.n	800385e <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e0b3      	b.n	80039c6 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d104      	bne.n	800386e <HAL_TIM_IC_Start_IT+0x9e>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800386c:	e013      	b.n	8003896 <HAL_TIM_IC_Start_IT+0xc6>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b04      	cmp	r3, #4
 8003872:	d104      	bne.n	800387e <HAL_TIM_IC_Start_IT+0xae>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800387c:	e00b      	b.n	8003896 <HAL_TIM_IC_Start_IT+0xc6>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b08      	cmp	r3, #8
 8003882:	d104      	bne.n	800388e <HAL_TIM_IC_Start_IT+0xbe>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800388c:	e003      	b.n	8003896 <HAL_TIM_IC_Start_IT+0xc6>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2202      	movs	r2, #2
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d104      	bne.n	80038a6 <HAL_TIM_IC_Start_IT+0xd6>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038a4:	e013      	b.n	80038ce <HAL_TIM_IC_Start_IT+0xfe>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d104      	bne.n	80038b6 <HAL_TIM_IC_Start_IT+0xe6>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038b4:	e00b      	b.n	80038ce <HAL_TIM_IC_Start_IT+0xfe>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d104      	bne.n	80038c6 <HAL_TIM_IC_Start_IT+0xf6>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038c4:	e003      	b.n	80038ce <HAL_TIM_IC_Start_IT+0xfe>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b0c      	cmp	r3, #12
 80038d2:	d841      	bhi.n	8003958 <HAL_TIM_IC_Start_IT+0x188>
 80038d4:	a201      	add	r2, pc, #4	; (adr r2, 80038dc <HAL_TIM_IC_Start_IT+0x10c>)
 80038d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038da:	bf00      	nop
 80038dc:	08003911 	.word	0x08003911
 80038e0:	08003959 	.word	0x08003959
 80038e4:	08003959 	.word	0x08003959
 80038e8:	08003959 	.word	0x08003959
 80038ec:	08003923 	.word	0x08003923
 80038f0:	08003959 	.word	0x08003959
 80038f4:	08003959 	.word	0x08003959
 80038f8:	08003959 	.word	0x08003959
 80038fc:	08003935 	.word	0x08003935
 8003900:	08003959 	.word	0x08003959
 8003904:	08003959 	.word	0x08003959
 8003908:	08003959 	.word	0x08003959
 800390c:	08003947 	.word	0x08003947
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0202 	orr.w	r2, r2, #2
 800391e:	60da      	str	r2, [r3, #12]
      break;
 8003920:	e01b      	b.n	800395a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f042 0204 	orr.w	r2, r2, #4
 8003930:	60da      	str	r2, [r3, #12]
      break;
 8003932:	e012      	b.n	800395a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68da      	ldr	r2, [r3, #12]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0208 	orr.w	r2, r2, #8
 8003942:	60da      	str	r2, [r3, #12]
      break;
 8003944:	e009      	b.n	800395a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0210 	orr.w	r2, r2, #16
 8003954:	60da      	str	r2, [r3, #12]
      break;
 8003956:	e000      	b.n	800395a <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8003958:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2201      	movs	r2, #1
 8003960:	6839      	ldr	r1, [r7, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f000 fcff 	bl	8004366 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a18      	ldr	r2, [pc, #96]	; (80039d0 <HAL_TIM_IC_Start_IT+0x200>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00e      	beq.n	8003990 <HAL_TIM_IC_Start_IT+0x1c0>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800397a:	d009      	beq.n	8003990 <HAL_TIM_IC_Start_IT+0x1c0>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a14      	ldr	r2, [pc, #80]	; (80039d4 <HAL_TIM_IC_Start_IT+0x204>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <HAL_TIM_IC_Start_IT+0x1c0>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a13      	ldr	r2, [pc, #76]	; (80039d8 <HAL_TIM_IC_Start_IT+0x208>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d111      	bne.n	80039b4 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 0307 	and.w	r3, r3, #7
 800399a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b06      	cmp	r3, #6
 80039a0:	d010      	beq.n	80039c4 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 0201 	orr.w	r2, r2, #1
 80039b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b2:	e007      	b.n	80039c4 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f042 0201 	orr.w	r2, r2, #1
 80039c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40012c00 	.word	0x40012c00
 80039d4:	40000400 	.word	0x40000400
 80039d8:	40000800 	.word	0x40000800

080039dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d122      	bne.n	8003a38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d11b      	bne.n	8003a38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f06f 0202 	mvn.w	r2, #2
 8003a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fd fc02 	bl	8001228 <HAL_TIM_IC_CaptureCallback>
 8003a24:	e005      	b.n	8003a32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fa7c 	bl	8003f24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 fa82 	bl	8003f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	f003 0304 	and.w	r3, r3, #4
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d122      	bne.n	8003a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d11b      	bne.n	8003a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f06f 0204 	mvn.w	r2, #4
 8003a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7fd fbd8 	bl	8001228 <HAL_TIM_IC_CaptureCallback>
 8003a78:	e005      	b.n	8003a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 fa52 	bl	8003f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 fa58 	bl	8003f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b08      	cmp	r3, #8
 8003a98:	d122      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b08      	cmp	r3, #8
 8003aa6:	d11b      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0208 	mvn.w	r2, #8
 8003ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7fd fbae 	bl	8001228 <HAL_TIM_IC_CaptureCallback>
 8003acc:	e005      	b.n	8003ada <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fa28 	bl	8003f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fa2e 	bl	8003f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0310 	and.w	r3, r3, #16
 8003aea:	2b10      	cmp	r3, #16
 8003aec:	d122      	bne.n	8003b34 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0310 	and.w	r3, r3, #16
 8003af8:	2b10      	cmp	r3, #16
 8003afa:	d11b      	bne.n	8003b34 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0210 	mvn.w	r2, #16
 8003b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2208      	movs	r2, #8
 8003b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7fd fb84 	bl	8001228 <HAL_TIM_IC_CaptureCallback>
 8003b20:	e005      	b.n	8003b2e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f9fe 	bl	8003f24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fa04 	bl	8003f36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d10e      	bne.n	8003b60 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d107      	bne.n	8003b60 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f06f 0201 	mvn.w	r2, #1
 8003b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fd fd5a 	bl	8001614 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6a:	2b80      	cmp	r3, #128	; 0x80
 8003b6c:	d10e      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b78:	2b80      	cmp	r3, #128	; 0x80
 8003b7a:	d107      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fc79 	bl	800447e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b96:	2b40      	cmp	r3, #64	; 0x40
 8003b98:	d10e      	bne.n	8003bb8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d107      	bne.n	8003bb8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f9c8 	bl	8003f48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b20      	cmp	r3, #32
 8003bc4:	d10e      	bne.n	8003be4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f003 0320 	and.w	r3, r3, #32
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d107      	bne.n	8003be4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f06f 0220 	mvn.w	r2, #32
 8003bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fc44 	bl	800446c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003be4:	bf00      	nop
 8003be6:	3708      	adds	r7, #8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e082      	b.n	8003d0c <HAL_TIM_IC_ConfigChannel+0x120>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d11b      	bne.n	8003c4c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6818      	ldr	r0, [r3, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	6819      	ldr	r1, [r3, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	f000 f9fc 	bl	8004020 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699a      	ldr	r2, [r3, #24]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 020c 	bic.w	r2, r2, #12
 8003c36:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6999      	ldr	r1, [r3, #24]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	619a      	str	r2, [r3, #24]
 8003c4a:	e05a      	b.n	8003d02 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d11c      	bne.n	8003c8c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6818      	ldr	r0, [r3, #0]
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	6819      	ldr	r1, [r3, #0]
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f000 fa65 	bl	8004130 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	699a      	ldr	r2, [r3, #24]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003c74:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	6999      	ldr	r1, [r3, #24]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	021a      	lsls	r2, r3, #8
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	619a      	str	r2, [r3, #24]
 8003c8a:	e03a      	b.n	8003d02 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d11b      	bne.n	8003cca <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6818      	ldr	r0, [r3, #0]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6819      	ldr	r1, [r3, #0]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f000 fab0 	bl	8004206 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	69da      	ldr	r2, [r3, #28]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 020c 	bic.w	r2, r2, #12
 8003cb4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69d9      	ldr	r1, [r3, #28]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	61da      	str	r2, [r3, #28]
 8003cc8:	e01b      	b.n	8003d02 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6818      	ldr	r0, [r3, #0]
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	6819      	ldr	r1, [r3, #0]
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f000 facf 	bl	800427c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	69da      	ldr	r2, [r3, #28]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003cec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	69d9      	ldr	r1, [r3, #28]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	021a      	lsls	r2, r3, #8
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <HAL_TIM_ConfigClockSource+0x18>
 8003d28:	2302      	movs	r3, #2
 8003d2a:	e0b3      	b.n	8003e94 <HAL_TIM_ConfigClockSource+0x180>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d64:	d03e      	beq.n	8003de4 <HAL_TIM_ConfigClockSource+0xd0>
 8003d66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d6a:	f200 8087 	bhi.w	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d72:	f000 8085 	beq.w	8003e80 <HAL_TIM_ConfigClockSource+0x16c>
 8003d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d7a:	d87f      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d7c:	2b70      	cmp	r3, #112	; 0x70
 8003d7e:	d01a      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0xa2>
 8003d80:	2b70      	cmp	r3, #112	; 0x70
 8003d82:	d87b      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d84:	2b60      	cmp	r3, #96	; 0x60
 8003d86:	d050      	beq.n	8003e2a <HAL_TIM_ConfigClockSource+0x116>
 8003d88:	2b60      	cmp	r3, #96	; 0x60
 8003d8a:	d877      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d8c:	2b50      	cmp	r3, #80	; 0x50
 8003d8e:	d03c      	beq.n	8003e0a <HAL_TIM_ConfigClockSource+0xf6>
 8003d90:	2b50      	cmp	r3, #80	; 0x50
 8003d92:	d873      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d94:	2b40      	cmp	r3, #64	; 0x40
 8003d96:	d058      	beq.n	8003e4a <HAL_TIM_ConfigClockSource+0x136>
 8003d98:	2b40      	cmp	r3, #64	; 0x40
 8003d9a:	d86f      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003d9c:	2b30      	cmp	r3, #48	; 0x30
 8003d9e:	d064      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0x156>
 8003da0:	2b30      	cmp	r3, #48	; 0x30
 8003da2:	d86b      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003da4:	2b20      	cmp	r3, #32
 8003da6:	d060      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0x156>
 8003da8:	2b20      	cmp	r3, #32
 8003daa:	d867      	bhi.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d05c      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0x156>
 8003db0:	2b10      	cmp	r3, #16
 8003db2:	d05a      	beq.n	8003e6a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003db4:	e062      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	6899      	ldr	r1, [r3, #8]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f000 faaf 	bl	8004328 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dd8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	609a      	str	r2, [r3, #8]
      break;
 8003de2:	e04e      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	6899      	ldr	r1, [r3, #8]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	f000 fa98 	bl	8004328 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689a      	ldr	r2, [r3, #8]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e06:	609a      	str	r2, [r3, #8]
      break;
 8003e08:	e03b      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6818      	ldr	r0, [r3, #0]
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	461a      	mov	r2, r3
 8003e18:	f000 f95c 	bl	80040d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2150      	movs	r1, #80	; 0x50
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 fa66 	bl	80042f4 <TIM_ITRx_SetConfig>
      break;
 8003e28:	e02b      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6818      	ldr	r0, [r3, #0]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	6859      	ldr	r1, [r3, #4]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	461a      	mov	r2, r3
 8003e38:	f000 f9b6 	bl	80041a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2160      	movs	r1, #96	; 0x60
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fa56 	bl	80042f4 <TIM_ITRx_SetConfig>
      break;
 8003e48:	e01b      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6818      	ldr	r0, [r3, #0]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	6859      	ldr	r1, [r3, #4]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	461a      	mov	r2, r3
 8003e58:	f000 f93c 	bl	80040d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2140      	movs	r1, #64	; 0x40
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fa46 	bl	80042f4 <TIM_ITRx_SetConfig>
      break;
 8003e68:	e00b      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4619      	mov	r1, r3
 8003e74:	4610      	mov	r0, r2
 8003e76:	f000 fa3d 	bl	80042f4 <TIM_ITRx_SetConfig>
        break;
 8003e7a:	e002      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e7c:	bf00      	nop
 8003e7e:	e000      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e80:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b0c      	cmp	r3, #12
 8003eae:	d831      	bhi.n	8003f14 <HAL_TIM_ReadCapturedValue+0x78>
 8003eb0:	a201      	add	r2, pc, #4	; (adr r2, 8003eb8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb6:	bf00      	nop
 8003eb8:	08003eed 	.word	0x08003eed
 8003ebc:	08003f15 	.word	0x08003f15
 8003ec0:	08003f15 	.word	0x08003f15
 8003ec4:	08003f15 	.word	0x08003f15
 8003ec8:	08003ef7 	.word	0x08003ef7
 8003ecc:	08003f15 	.word	0x08003f15
 8003ed0:	08003f15 	.word	0x08003f15
 8003ed4:	08003f15 	.word	0x08003f15
 8003ed8:	08003f01 	.word	0x08003f01
 8003edc:	08003f15 	.word	0x08003f15
 8003ee0:	08003f15 	.word	0x08003f15
 8003ee4:	08003f15 	.word	0x08003f15
 8003ee8:	08003f0b 	.word	0x08003f0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ef2:	60fb      	str	r3, [r7, #12]

      break;
 8003ef4:	e00f      	b.n	8003f16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efc:	60fb      	str	r3, [r7, #12]

      break;
 8003efe:	e00a      	b.n	8003f16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f06:	60fb      	str	r3, [r7, #12]

      break;
 8003f08:	e005      	b.n	8003f16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	60fb      	str	r3, [r7, #12]

      break;
 8003f12:	e000      	b.n	8003f16 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003f14:	bf00      	nop
  }

  return tmpreg;
 8003f16:	68fb      	ldr	r3, [r7, #12]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop

08003f24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bc80      	pop	{r7}
 8003f34:	4770      	bx	lr

08003f36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bc80      	pop	{r7}
 8003f46:	4770      	bx	lr

08003f48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
	...

08003f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a29      	ldr	r2, [pc, #164]	; (8004014 <TIM_Base_SetConfig+0xb8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d00b      	beq.n	8003f8c <TIM_Base_SetConfig+0x30>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f7a:	d007      	beq.n	8003f8c <TIM_Base_SetConfig+0x30>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a26      	ldr	r2, [pc, #152]	; (8004018 <TIM_Base_SetConfig+0xbc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d003      	beq.n	8003f8c <TIM_Base_SetConfig+0x30>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a25      	ldr	r2, [pc, #148]	; (800401c <TIM_Base_SetConfig+0xc0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d108      	bne.n	8003f9e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a1c      	ldr	r2, [pc, #112]	; (8004014 <TIM_Base_SetConfig+0xb8>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00b      	beq.n	8003fbe <TIM_Base_SetConfig+0x62>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fac:	d007      	beq.n	8003fbe <TIM_Base_SetConfig+0x62>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a19      	ldr	r2, [pc, #100]	; (8004018 <TIM_Base_SetConfig+0xbc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d003      	beq.n	8003fbe <TIM_Base_SetConfig+0x62>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a18      	ldr	r2, [pc, #96]	; (800401c <TIM_Base_SetConfig+0xc0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d108      	bne.n	8003fd0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a07      	ldr	r2, [pc, #28]	; (8004014 <TIM_Base_SetConfig+0xb8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d103      	bne.n	8004004 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	615a      	str	r2, [r3, #20]
}
 800400a:	bf00      	nop
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	40012c00 	.word	0x40012c00
 8004018:	40000400 	.word	0x40000400
 800401c:	40000800 	.word	0x40000800

08004020 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004020:	b480      	push	{r7}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	f023 0201 	bic.w	r2, r3, #1
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4a1f      	ldr	r2, [pc, #124]	; (80040c8 <TIM_TI1_SetConfig+0xa8>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00b      	beq.n	8004066 <TIM_TI1_SetConfig+0x46>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004054:	d007      	beq.n	8004066 <TIM_TI1_SetConfig+0x46>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <TIM_TI1_SetConfig+0xac>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d003      	beq.n	8004066 <TIM_TI1_SetConfig+0x46>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <TIM_TI1_SetConfig+0xb0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d101      	bne.n	800406a <TIM_TI1_SetConfig+0x4a>
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <TIM_TI1_SetConfig+0x4c>
 800406a:	2300      	movs	r3, #0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	f023 0303 	bic.w	r3, r3, #3
 8004076:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	e003      	b.n	800408a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004090:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	b2db      	uxtb	r3, r3
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f023 030a 	bic.w	r3, r3, #10
 80040a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f003 030a 	and.w	r3, r3, #10
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	621a      	str	r2, [r3, #32]
}
 80040be:	bf00      	nop
 80040c0:	371c      	adds	r7, #28
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr
 80040c8:	40012c00 	.word	0x40012c00
 80040cc:	40000400 	.word	0x40000400
 80040d0:	40000800 	.word	0x40000800

080040d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	f023 0201 	bic.w	r2, r3, #1
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	4313      	orrs	r3, r2
 8004108:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f023 030a 	bic.w	r3, r3, #10
 8004110:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	4313      	orrs	r3, r2
 8004118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	621a      	str	r2, [r3, #32]
}
 8004126:	bf00      	nop
 8004128:	371c      	adds	r7, #28
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr

08004130 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	f023 0210 	bic.w	r2, r3, #16
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800415c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	021b      	lsls	r3, r3, #8
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800416e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	031b      	lsls	r3, r3, #12
 8004174:	b29b      	uxth	r3, r3
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	4313      	orrs	r3, r2
 800417a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004182:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	4313      	orrs	r3, r2
 8004190:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	621a      	str	r2, [r3, #32]
}
 800419e:	bf00      	nop
 80041a0:	371c      	adds	r7, #28
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bc80      	pop	{r7}
 80041a6:	4770      	bx	lr

080041a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	f023 0210 	bic.w	r2, r3, #16
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	031b      	lsls	r3, r3, #12
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80041e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	621a      	str	r2, [r3, #32]
}
 80041fc:	bf00      	nop
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr

08004206 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004206:	b480      	push	{r7}
 8004208:	b087      	sub	sp, #28
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	69db      	ldr	r3, [r3, #28]
 8004224:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f023 0303 	bic.w	r3, r3, #3
 8004232:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004242:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	b2db      	uxtb	r3, r3
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004256:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	621a      	str	r2, [r3, #32]
}
 8004272:	bf00      	nop
 8004274:	371c      	adds	r7, #28
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr

0800427c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
 8004288:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	031b      	lsls	r3, r3, #12
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042ce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	031b      	lsls	r3, r3, #12
 80042d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	621a      	str	r2, [r3, #32]
}
 80042ea:	bf00      	nop
 80042ec:	371c      	adds	r7, #28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr

080042f4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	4313      	orrs	r3, r2
 8004312:	f043 0307 	orr.w	r3, r3, #7
 8004316:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	609a      	str	r2, [r3, #8]
}
 800431e:	bf00      	nop
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
 8004334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	021a      	lsls	r2, r3, #8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	431a      	orrs	r2, r3
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	4313      	orrs	r3, r2
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	609a      	str	r2, [r3, #8]
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr

08004366 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004366:	b480      	push	{r7}
 8004368:	b087      	sub	sp, #28
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	60b9      	str	r1, [r7, #8]
 8004370:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f003 031f 	and.w	r3, r3, #31
 8004378:	2201      	movs	r2, #1
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a1a      	ldr	r2, [r3, #32]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	43db      	mvns	r3, r3
 8004388:	401a      	ands	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6a1a      	ldr	r2, [r3, #32]
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f003 031f 	and.w	r3, r3, #31
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	fa01 f303 	lsl.w	r3, r1, r3
 800439e:	431a      	orrs	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	621a      	str	r2, [r3, #32]
}
 80043a4:	bf00      	nop
 80043a6:	371c      	adds	r7, #28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr
	...

080043b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d101      	bne.n	80043c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043c4:	2302      	movs	r3, #2
 80043c6:	e046      	b.n	8004456 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a16      	ldr	r2, [pc, #88]	; (8004460 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00e      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004414:	d009      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a12      	ldr	r2, [pc, #72]	; (8004464 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d004      	beq.n	800442a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a10      	ldr	r2, [pc, #64]	; (8004468 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d10c      	bne.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004430:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	4313      	orrs	r3, r2
 800443a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	bc80      	pop	{r7}
 800445e:	4770      	bx	lr
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40000400 	.word	0x40000400
 8004468:	40000800 	.word	0x40000800

0800446c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	bc80      	pop	{r7}
 800447c:	4770      	bx	lr

0800447e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	bc80      	pop	{r7}
 800448e:	4770      	bx	lr

08004490 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e03f      	b.n	8004522 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d106      	bne.n	80044bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fd fd02 	bl	8001ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2224      	movs	r2, #36	; 0x24
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fd6d 	bl	8004fb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	695a      	ldr	r2, [r3, #20]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004508:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3708      	adds	r7, #8
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
	...

0800452c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	4613      	mov	r3, r2
 8004538:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b20      	cmp	r3, #32
 8004544:	d153      	bne.n	80045ee <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_UART_Transmit_DMA+0x26>
 800454c:	88fb      	ldrh	r3, [r7, #6]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e04c      	b.n	80045f0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800455c:	2b01      	cmp	r3, #1
 800455e:	d101      	bne.n	8004564 <HAL_UART_Transmit_DMA+0x38>
 8004560:	2302      	movs	r3, #2
 8004562:	e045      	b.n	80045f0 <HAL_UART_Transmit_DMA+0xc4>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	88fa      	ldrh	r2, [r7, #6]
 8004576:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	88fa      	ldrh	r2, [r7, #6]
 800457c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2221      	movs	r2, #33	; 0x21
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004590:	4a19      	ldr	r2, [pc, #100]	; (80045f8 <HAL_UART_Transmit_DMA+0xcc>)
 8004592:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004598:	4a18      	ldr	r2, [pc, #96]	; (80045fc <HAL_UART_Transmit_DMA+0xd0>)
 800459a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a0:	4a17      	ldr	r2, [pc, #92]	; (8004600 <HAL_UART_Transmit_DMA+0xd4>)
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045a8:	2200      	movs	r2, #0
 80045aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80045ac:	f107 0308 	add.w	r3, r7, #8
 80045b0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	6819      	ldr	r1, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3304      	adds	r3, #4
 80045c0:	461a      	mov	r2, r3
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	f7fd ffe0 	bl	8002588 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045d0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80045e8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	e000      	b.n	80045f0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80045ee:	2302      	movs	r3, #2
  }
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	08004a53 	.word	0x08004a53
 80045fc:	08004aa5 	.word	0x08004aa5
 8004600:	08004b8d 	.word	0x08004b8d

08004604 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	4613      	mov	r3, r2
 8004610:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b20      	cmp	r3, #32
 800461c:	d13c      	bne.n	8004698 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d002      	beq.n	800462a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004624:	88fb      	ldrh	r3, [r7, #6]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d101      	bne.n	800462e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e035      	b.n	800469a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8004638:	2302      	movs	r3, #2
 800463a:	e02e      	b.n	800469a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800464a:	88fb      	ldrh	r3, [r7, #6]
 800464c:	461a      	mov	r2, r3
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fae5 	bl	8004c20 <UART_Start_Receive_DMA>
 8004656:	4603      	mov	r3, r0
 8004658:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800465a:	7dfb      	ldrb	r3, [r7, #23]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d119      	bne.n	8004694 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004664:	2b01      	cmp	r3, #1
 8004666:	d113      	bne.n	8004690 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004668:	2300      	movs	r3, #0
 800466a:	613b      	str	r3, [r7, #16]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	613b      	str	r3, [r7, #16]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	613b      	str	r3, [r7, #16]
 800467c:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0210 	orr.w	r2, r2, #16
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	e001      	b.n	8004694 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8004694:	7dfb      	ldrb	r3, [r7, #23]
 8004696:	e000      	b.n	800469a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8004698:	2302      	movs	r3, #2
  }
}
 800469a:	4618      	mov	r0, r3
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08a      	sub	sp, #40	; 0x28
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80046c8:	2300      	movs	r3, #0
 80046ca:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10d      	bne.n	80046f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d008      	beq.n	80046f6 <HAL_UART_IRQHandler+0x52>
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	f003 0320 	and.w	r3, r3, #32
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fbb6 	bl	8004e60 <UART_Receive_IT>
      return;
 80046f4:	e17b      	b.n	80049ee <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80b1 	beq.w	8004860 <HAL_UART_IRQHandler+0x1bc>
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d105      	bne.n	8004714 <HAL_UART_IRQHandler+0x70>
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 80a6 	beq.w	8004860 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00a      	beq.n	8004734 <HAL_UART_IRQHandler+0x90>
 800471e:	6a3b      	ldr	r3, [r7, #32]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472c:	f043 0201 	orr.w	r2, r3, #1
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <HAL_UART_IRQHandler+0xb0>
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474c:	f043 0202 	orr.w	r2, r3, #2
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HAL_UART_IRQHandler+0xd0>
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476c:	f043 0204 	orr.w	r2, r3, #4
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004776:	f003 0308 	and.w	r3, r3, #8
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00f      	beq.n	800479e <HAL_UART_IRQHandler+0xfa>
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	f003 0320 	and.w	r3, r3, #32
 8004784:	2b00      	cmp	r3, #0
 8004786:	d104      	bne.n	8004792 <HAL_UART_IRQHandler+0xee>
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d005      	beq.n	800479e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f043 0208 	orr.w	r2, r3, #8
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 811e 	beq.w	80049e4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047aa:	f003 0320 	and.w	r3, r3, #32
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <HAL_UART_IRQHandler+0x11e>
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	f003 0320 	and.w	r3, r3, #32
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d002      	beq.n	80047c2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 fb4f 	bl	8004e60 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	bf14      	ite	ne
 80047d0:	2301      	movne	r3, #1
 80047d2:	2300      	moveq	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d102      	bne.n	80047ea <HAL_UART_IRQHandler+0x146>
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d031      	beq.n	800484e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fa91 	bl	8004d12 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d023      	beq.n	8004846 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800480c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004812:	2b00      	cmp	r3, #0
 8004814:	d013      	beq.n	800483e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481a:	4a76      	ldr	r2, [pc, #472]	; (80049f4 <HAL_UART_IRQHandler+0x350>)
 800481c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004822:	4618      	mov	r0, r3
 8004824:	f7fd ff4a 	bl	80026bc <HAL_DMA_Abort_IT>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d016      	beq.n	800485c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004838:	4610      	mov	r0, r2
 800483a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800483c:	e00e      	b.n	800485c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f8fe 	bl	8004a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004844:	e00a      	b.n	800485c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f8fa 	bl	8004a40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800484c:	e006      	b.n	800485c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f8f6 	bl	8004a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800485a:	e0c3      	b.n	80049e4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800485c:	bf00      	nop
    return;
 800485e:	e0c1      	b.n	80049e4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	2b01      	cmp	r3, #1
 8004866:	f040 80a1 	bne.w	80049ac <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	f003 0310 	and.w	r3, r3, #16
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 809b 	beq.w	80049ac <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004876:	6a3b      	ldr	r3, [r7, #32]
 8004878:	f003 0310 	and.w	r3, r3, #16
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 8095 	beq.w	80049ac <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004882:	2300      	movs	r3, #0
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	60fb      	str	r3, [r7, #12]
 8004896:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d04e      	beq.n	8004944 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80048b0:	8a3b      	ldrh	r3, [r7, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	f000 8098 	beq.w	80049e8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048bc:	8a3a      	ldrh	r2, [r7, #16]
 80048be:	429a      	cmp	r2, r3
 80048c0:	f080 8092 	bcs.w	80049e8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	8a3a      	ldrh	r2, [r7, #16]
 80048c8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	2b20      	cmp	r3, #32
 80048d2:	d02b      	beq.n	800492c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68da      	ldr	r2, [r3, #12]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048e2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695a      	ldr	r2, [r3, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0201 	bic.w	r2, r2, #1
 80048f2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695a      	ldr	r2, [r3, #20]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004902:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0210 	bic.w	r2, r2, #16
 8004920:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	4618      	mov	r0, r3
 8004928:	f7fd fe8d 	bl	8002646 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004934:	b29b      	uxth	r3, r3
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	b29b      	uxth	r3, r3
 800493a:	4619      	mov	r1, r3
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f7fc fe1f 	bl	8001580 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004942:	e051      	b.n	80049e8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800494c:	b29b      	uxth	r3, r3
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d047      	beq.n	80049ec <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800495c:	8a7b      	ldrh	r3, [r7, #18]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d044      	beq.n	80049ec <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68da      	ldr	r2, [r3, #12]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004970:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695a      	ldr	r2, [r3, #20]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 0201 	bic.w	r2, r2, #1
 8004980:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2220      	movs	r2, #32
 8004986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 0210 	bic.w	r2, r2, #16
 800499e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049a0:	8a7b      	ldrh	r3, [r7, #18]
 80049a2:	4619      	mov	r1, r3
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f7fc fdeb 	bl	8001580 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80049aa:	e01f      	b.n	80049ec <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80049ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d008      	beq.n	80049c8 <HAL_UART_IRQHandler+0x324>
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f9e6 	bl	8004d92 <UART_Transmit_IT>
    return;
 80049c6:	e012      	b.n	80049ee <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00d      	beq.n	80049ee <HAL_UART_IRQHandler+0x34a>
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d008      	beq.n	80049ee <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 fa27 	bl	8004e30 <UART_EndTransmit_IT>
    return;
 80049e2:	e004      	b.n	80049ee <HAL_UART_IRQHandler+0x34a>
    return;
 80049e4:	bf00      	nop
 80049e6:	e002      	b.n	80049ee <HAL_UART_IRQHandler+0x34a>
      return;
 80049e8:	bf00      	nop
 80049ea:	e000      	b.n	80049ee <HAL_UART_IRQHandler+0x34a>
      return;
 80049ec:	bf00      	nop
  }
}
 80049ee:	3728      	adds	r7, #40	; 0x28
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	08004d6b 	.word	0x08004d6b

080049f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bc80      	pop	{r7}
 8004a08:	4770      	bx	lr

08004a0a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004a12:	bf00      	nop
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr

08004a1c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bc80      	pop	{r7}
 8004a2c:	4770      	bx	lr

08004a2e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b083      	sub	sp, #12
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bc80      	pop	{r7}
 8004a3e:	4770      	bx	lr

08004a40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d113      	bne.n	8004a96 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695a      	ldr	r2, [r3, #20]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a82:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68da      	ldr	r2, [r3, #12]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a92:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a94:	e002      	b.n	8004a9c <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f7ff ffae 	bl	80049f8 <HAL_UART_TxCpltCallback>
}
 8004a9c:	bf00      	nop
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f7ff ffa9 	bl	8004a0a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d12a      	bne.n	8004b32 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68da      	ldr	r2, [r3, #12]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004af0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	695a      	ldr	r2, [r3, #20]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0201 	bic.w	r2, r2, #1
 8004b00:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b10:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d107      	bne.n	8004b32 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0210 	bic.w	r2, r2, #16
 8004b30:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d106      	bne.n	8004b48 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b3e:	4619      	mov	r1, r3
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f7fc fd1d 	bl	8001580 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b46:	e002      	b.n	8004b4e <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f7ff ff67 	bl	8004a1c <HAL_UART_RxCpltCallback>
}
 8004b4e:	bf00      	nop
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b084      	sub	sp, #16
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d108      	bne.n	8004b7e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b70:	085b      	lsrs	r3, r3, #1
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	4619      	mov	r1, r3
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7fc fd02 	bl	8001580 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b7c:	e002      	b.n	8004b84 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f7ff ff55 	bl	8004a2e <HAL_UART_RxHalfCpltCallback>
}
 8004b84:	bf00      	nop
 8004b86:	3710      	adds	r7, #16
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	bf14      	ite	ne
 8004bac:	2301      	movne	r3, #1
 8004bae:	2300      	moveq	r3, #0
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b21      	cmp	r3, #33	; 0x21
 8004bbe:	d108      	bne.n	8004bd2 <UART_DMAError+0x46>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004bcc:	68b8      	ldr	r0, [r7, #8]
 8004bce:	f000 f88b 	bl	8004ce8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bf14      	ite	ne
 8004be0:	2301      	movne	r3, #1
 8004be2:	2300      	moveq	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b22      	cmp	r3, #34	; 0x22
 8004bf2:	d108      	bne.n	8004c06 <UART_DMAError+0x7a>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d005      	beq.n	8004c06 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004c00:	68b8      	ldr	r0, [r7, #8]
 8004c02:	f000 f886 	bl	8004d12 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0210 	orr.w	r2, r3, #16
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c12:	68b8      	ldr	r0, [r7, #8]
 8004c14:	f7ff ff14 	bl	8004a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c18:	bf00      	nop
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	88fa      	ldrh	r2, [r7, #6]
 8004c38:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2222      	movs	r2, #34	; 0x22
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	4a23      	ldr	r2, [pc, #140]	; (8004cdc <UART_Start_Receive_DMA+0xbc>)
 8004c4e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c54:	4a22      	ldr	r2, [pc, #136]	; (8004ce0 <UART_Start_Receive_DMA+0xc0>)
 8004c56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5c:	4a21      	ldr	r2, [pc, #132]	; (8004ce4 <UART_Start_Receive_DMA+0xc4>)
 8004c5e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c64:	2200      	movs	r2, #0
 8004c66:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004c68:	f107 0308 	add.w	r3, r7, #8
 8004c6c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3304      	adds	r3, #4
 8004c78:	4619      	mov	r1, r3
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	88fb      	ldrh	r3, [r7, #6]
 8004c80:	f7fd fc82 	bl	8002588 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004c84:	2300      	movs	r3, #0
 8004c86:	613b      	str	r3, [r7, #16]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	613b      	str	r3, [r7, #16]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68da      	ldr	r2, [r3, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cb0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	695a      	ldr	r2, [r3, #20]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695a      	ldr	r2, [r3, #20]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cd0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3718      	adds	r7, #24
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	08004ac1 	.word	0x08004ac1
 8004ce0:	08004b57 	.word	0x08004b57
 8004ce4:	08004b8d 	.word	0x08004b8d

08004ce8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004cfe:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d28:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695a      	ldr	r2, [r3, #20]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0201 	bic.w	r2, r2, #1
 8004d38:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d107      	bne.n	8004d52 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68da      	ldr	r2, [r3, #12]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0210 	bic.w	r2, r2, #16
 8004d50:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2220      	movs	r2, #32
 8004d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bc80      	pop	{r7}
 8004d68:	4770      	bx	lr

08004d6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b084      	sub	sp, #16
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f7ff fe5b 	bl	8004a40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d8a:	bf00      	nop
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b21      	cmp	r3, #33	; 0x21
 8004da4:	d13e      	bne.n	8004e24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dae:	d114      	bne.n	8004dda <UART_Transmit_IT+0x48>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d110      	bne.n	8004dda <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	881b      	ldrh	r3, [r3, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	1c9a      	adds	r2, r3, #2
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	621a      	str	r2, [r3, #32]
 8004dd8:	e008      	b.n	8004dec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	1c59      	adds	r1, r3, #1
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6211      	str	r1, [r2, #32]
 8004de4:	781a      	ldrb	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	4619      	mov	r1, r3
 8004dfa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10f      	bne.n	8004e20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e24:	2302      	movs	r3, #2
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e46:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7ff fdd1 	bl	80049f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b22      	cmp	r3, #34	; 0x22
 8004e72:	f040 8099 	bne.w	8004fa8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e7e:	d117      	bne.n	8004eb0 <UART_Receive_IT+0x50>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d113      	bne.n	8004eb0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e90:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea8:	1c9a      	adds	r2, r3, #2
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	629a      	str	r2, [r3, #40]	; 0x28
 8004eae:	e026      	b.n	8004efe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec2:	d007      	beq.n	8004ed4 <UART_Receive_IT+0x74>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <UART_Receive_IT+0x82>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d106      	bne.n	8004ee2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	701a      	strb	r2, [r3, #0]
 8004ee0:	e008      	b.n	8004ef4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d148      	bne.n	8004fa4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68da      	ldr	r2, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0220 	bic.w	r2, r2, #32
 8004f20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695a      	ldr	r2, [r3, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d123      	bne.n	8004f9a <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0210 	bic.w	r2, r2, #16
 8004f66:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0310 	and.w	r3, r3, #16
 8004f72:	2b10      	cmp	r3, #16
 8004f74:	d10a      	bne.n	8004f8c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	60fb      	str	r3, [r7, #12]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	60fb      	str	r3, [r7, #12]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f90:	4619      	mov	r1, r3
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f7fc faf4 	bl	8001580 <HAL_UARTEx_RxEventCallback>
 8004f98:	e002      	b.n	8004fa0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff fd3e 	bl	8004a1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	e002      	b.n	8004faa <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	e000      	b.n	8004faa <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004fa8:	2302      	movs	r3, #2
  }
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	3718      	adds	r7, #24
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
	...

08004fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68da      	ldr	r2, [r3, #12]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689a      	ldr	r2, [r3, #8]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004fee:	f023 030c 	bic.w	r3, r3, #12
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	6812      	ldr	r2, [r2, #0]
 8004ff6:	68b9      	ldr	r1, [r7, #8]
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699a      	ldr	r2, [r3, #24]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a2c      	ldr	r2, [pc, #176]	; (80050c8 <UART_SetConfig+0x114>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d103      	bne.n	8005024 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800501c:	f7fe faac 	bl	8003578 <HAL_RCC_GetPCLK2Freq>
 8005020:	60f8      	str	r0, [r7, #12]
 8005022:	e002      	b.n	800502a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005024:	f7fe fa94 	bl	8003550 <HAL_RCC_GetPCLK1Freq>
 8005028:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	4613      	mov	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	009a      	lsls	r2, r3, #2
 8005034:	441a      	add	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005040:	4a22      	ldr	r2, [pc, #136]	; (80050cc <UART_SetConfig+0x118>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	0119      	lsls	r1, r3, #4
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4613      	mov	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4413      	add	r3, r2
 8005052:	009a      	lsls	r2, r3, #2
 8005054:	441a      	add	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005060:	4b1a      	ldr	r3, [pc, #104]	; (80050cc <UART_SetConfig+0x118>)
 8005062:	fba3 0302 	umull	r0, r3, r3, r2
 8005066:	095b      	lsrs	r3, r3, #5
 8005068:	2064      	movs	r0, #100	; 0x64
 800506a:	fb00 f303 	mul.w	r3, r0, r3
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	011b      	lsls	r3, r3, #4
 8005072:	3332      	adds	r3, #50	; 0x32
 8005074:	4a15      	ldr	r2, [pc, #84]	; (80050cc <UART_SetConfig+0x118>)
 8005076:	fba2 2303 	umull	r2, r3, r2, r3
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005080:	4419      	add	r1, r3
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	4613      	mov	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	009a      	lsls	r2, r3, #2
 800508c:	441a      	add	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	fbb2 f2f3 	udiv	r2, r2, r3
 8005098:	4b0c      	ldr	r3, [pc, #48]	; (80050cc <UART_SetConfig+0x118>)
 800509a:	fba3 0302 	umull	r0, r3, r3, r2
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	2064      	movs	r0, #100	; 0x64
 80050a2:	fb00 f303 	mul.w	r3, r0, r3
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	3332      	adds	r3, #50	; 0x32
 80050ac:	4a07      	ldr	r2, [pc, #28]	; (80050cc <UART_SetConfig+0x118>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	f003 020f 	and.w	r2, r3, #15
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	440a      	add	r2, r1
 80050be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050c0:	bf00      	nop
 80050c2:	3710      	adds	r7, #16
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	40013800 	.word	0x40013800
 80050cc:	51eb851f 	.word	0x51eb851f

080050d0 <__errno>:
 80050d0:	4b01      	ldr	r3, [pc, #4]	; (80050d8 <__errno+0x8>)
 80050d2:	6818      	ldr	r0, [r3, #0]
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	20000010 	.word	0x20000010

080050dc <__libc_init_array>:
 80050dc:	b570      	push	{r4, r5, r6, lr}
 80050de:	2600      	movs	r6, #0
 80050e0:	4d0c      	ldr	r5, [pc, #48]	; (8005114 <__libc_init_array+0x38>)
 80050e2:	4c0d      	ldr	r4, [pc, #52]	; (8005118 <__libc_init_array+0x3c>)
 80050e4:	1b64      	subs	r4, r4, r5
 80050e6:	10a4      	asrs	r4, r4, #2
 80050e8:	42a6      	cmp	r6, r4
 80050ea:	d109      	bne.n	8005100 <__libc_init_array+0x24>
 80050ec:	f000 fcbc 	bl	8005a68 <_init>
 80050f0:	2600      	movs	r6, #0
 80050f2:	4d0a      	ldr	r5, [pc, #40]	; (800511c <__libc_init_array+0x40>)
 80050f4:	4c0a      	ldr	r4, [pc, #40]	; (8005120 <__libc_init_array+0x44>)
 80050f6:	1b64      	subs	r4, r4, r5
 80050f8:	10a4      	asrs	r4, r4, #2
 80050fa:	42a6      	cmp	r6, r4
 80050fc:	d105      	bne.n	800510a <__libc_init_array+0x2e>
 80050fe:	bd70      	pop	{r4, r5, r6, pc}
 8005100:	f855 3b04 	ldr.w	r3, [r5], #4
 8005104:	4798      	blx	r3
 8005106:	3601      	adds	r6, #1
 8005108:	e7ee      	b.n	80050e8 <__libc_init_array+0xc>
 800510a:	f855 3b04 	ldr.w	r3, [r5], #4
 800510e:	4798      	blx	r3
 8005110:	3601      	adds	r6, #1
 8005112:	e7f2      	b.n	80050fa <__libc_init_array+0x1e>
 8005114:	08005b44 	.word	0x08005b44
 8005118:	08005b44 	.word	0x08005b44
 800511c:	08005b44 	.word	0x08005b44
 8005120:	08005b48 	.word	0x08005b48

08005124 <memcpy>:
 8005124:	440a      	add	r2, r1
 8005126:	4291      	cmp	r1, r2
 8005128:	f100 33ff 	add.w	r3, r0, #4294967295
 800512c:	d100      	bne.n	8005130 <memcpy+0xc>
 800512e:	4770      	bx	lr
 8005130:	b510      	push	{r4, lr}
 8005132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005136:	4291      	cmp	r1, r2
 8005138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800513c:	d1f9      	bne.n	8005132 <memcpy+0xe>
 800513e:	bd10      	pop	{r4, pc}

08005140 <memset>:
 8005140:	4603      	mov	r3, r0
 8005142:	4402      	add	r2, r0
 8005144:	4293      	cmp	r3, r2
 8005146:	d100      	bne.n	800514a <memset+0xa>
 8005148:	4770      	bx	lr
 800514a:	f803 1b01 	strb.w	r1, [r3], #1
 800514e:	e7f9      	b.n	8005144 <memset+0x4>

08005150 <siprintf>:
 8005150:	b40e      	push	{r1, r2, r3}
 8005152:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005156:	b500      	push	{lr}
 8005158:	b09c      	sub	sp, #112	; 0x70
 800515a:	ab1d      	add	r3, sp, #116	; 0x74
 800515c:	9002      	str	r0, [sp, #8]
 800515e:	9006      	str	r0, [sp, #24]
 8005160:	9107      	str	r1, [sp, #28]
 8005162:	9104      	str	r1, [sp, #16]
 8005164:	4808      	ldr	r0, [pc, #32]	; (8005188 <siprintf+0x38>)
 8005166:	4909      	ldr	r1, [pc, #36]	; (800518c <siprintf+0x3c>)
 8005168:	f853 2b04 	ldr.w	r2, [r3], #4
 800516c:	9105      	str	r1, [sp, #20]
 800516e:	6800      	ldr	r0, [r0, #0]
 8005170:	a902      	add	r1, sp, #8
 8005172:	9301      	str	r3, [sp, #4]
 8005174:	f000 f888 	bl	8005288 <_svfiprintf_r>
 8005178:	2200      	movs	r2, #0
 800517a:	9b02      	ldr	r3, [sp, #8]
 800517c:	701a      	strb	r2, [r3, #0]
 800517e:	b01c      	add	sp, #112	; 0x70
 8005180:	f85d eb04 	ldr.w	lr, [sp], #4
 8005184:	b003      	add	sp, #12
 8005186:	4770      	bx	lr
 8005188:	20000010 	.word	0x20000010
 800518c:	ffff0208 	.word	0xffff0208

08005190 <_vsiprintf_r>:
 8005190:	b500      	push	{lr}
 8005192:	b09b      	sub	sp, #108	; 0x6c
 8005194:	9100      	str	r1, [sp, #0]
 8005196:	9104      	str	r1, [sp, #16]
 8005198:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800519c:	9105      	str	r1, [sp, #20]
 800519e:	9102      	str	r1, [sp, #8]
 80051a0:	4905      	ldr	r1, [pc, #20]	; (80051b8 <_vsiprintf_r+0x28>)
 80051a2:	9103      	str	r1, [sp, #12]
 80051a4:	4669      	mov	r1, sp
 80051a6:	f000 f86f 	bl	8005288 <_svfiprintf_r>
 80051aa:	2200      	movs	r2, #0
 80051ac:	9b00      	ldr	r3, [sp, #0]
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	b01b      	add	sp, #108	; 0x6c
 80051b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80051b6:	bf00      	nop
 80051b8:	ffff0208 	.word	0xffff0208

080051bc <vsiprintf>:
 80051bc:	4613      	mov	r3, r2
 80051be:	460a      	mov	r2, r1
 80051c0:	4601      	mov	r1, r0
 80051c2:	4802      	ldr	r0, [pc, #8]	; (80051cc <vsiprintf+0x10>)
 80051c4:	6800      	ldr	r0, [r0, #0]
 80051c6:	f7ff bfe3 	b.w	8005190 <_vsiprintf_r>
 80051ca:	bf00      	nop
 80051cc:	20000010 	.word	0x20000010

080051d0 <__ssputs_r>:
 80051d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051d4:	688e      	ldr	r6, [r1, #8]
 80051d6:	4682      	mov	sl, r0
 80051d8:	429e      	cmp	r6, r3
 80051da:	460c      	mov	r4, r1
 80051dc:	4690      	mov	r8, r2
 80051de:	461f      	mov	r7, r3
 80051e0:	d838      	bhi.n	8005254 <__ssputs_r+0x84>
 80051e2:	898a      	ldrh	r2, [r1, #12]
 80051e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051e8:	d032      	beq.n	8005250 <__ssputs_r+0x80>
 80051ea:	6825      	ldr	r5, [r4, #0]
 80051ec:	6909      	ldr	r1, [r1, #16]
 80051ee:	3301      	adds	r3, #1
 80051f0:	eba5 0901 	sub.w	r9, r5, r1
 80051f4:	6965      	ldr	r5, [r4, #20]
 80051f6:	444b      	add	r3, r9
 80051f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005200:	106d      	asrs	r5, r5, #1
 8005202:	429d      	cmp	r5, r3
 8005204:	bf38      	it	cc
 8005206:	461d      	movcc	r5, r3
 8005208:	0553      	lsls	r3, r2, #21
 800520a:	d531      	bpl.n	8005270 <__ssputs_r+0xa0>
 800520c:	4629      	mov	r1, r5
 800520e:	f000 fb61 	bl	80058d4 <_malloc_r>
 8005212:	4606      	mov	r6, r0
 8005214:	b950      	cbnz	r0, 800522c <__ssputs_r+0x5c>
 8005216:	230c      	movs	r3, #12
 8005218:	f04f 30ff 	mov.w	r0, #4294967295
 800521c:	f8ca 3000 	str.w	r3, [sl]
 8005220:	89a3      	ldrh	r3, [r4, #12]
 8005222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005226:	81a3      	strh	r3, [r4, #12]
 8005228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800522c:	464a      	mov	r2, r9
 800522e:	6921      	ldr	r1, [r4, #16]
 8005230:	f7ff ff78 	bl	8005124 <memcpy>
 8005234:	89a3      	ldrh	r3, [r4, #12]
 8005236:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800523a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	6126      	str	r6, [r4, #16]
 8005242:	444e      	add	r6, r9
 8005244:	6026      	str	r6, [r4, #0]
 8005246:	463e      	mov	r6, r7
 8005248:	6165      	str	r5, [r4, #20]
 800524a:	eba5 0509 	sub.w	r5, r5, r9
 800524e:	60a5      	str	r5, [r4, #8]
 8005250:	42be      	cmp	r6, r7
 8005252:	d900      	bls.n	8005256 <__ssputs_r+0x86>
 8005254:	463e      	mov	r6, r7
 8005256:	4632      	mov	r2, r6
 8005258:	4641      	mov	r1, r8
 800525a:	6820      	ldr	r0, [r4, #0]
 800525c:	f000 fab8 	bl	80057d0 <memmove>
 8005260:	68a3      	ldr	r3, [r4, #8]
 8005262:	2000      	movs	r0, #0
 8005264:	1b9b      	subs	r3, r3, r6
 8005266:	60a3      	str	r3, [r4, #8]
 8005268:	6823      	ldr	r3, [r4, #0]
 800526a:	4433      	add	r3, r6
 800526c:	6023      	str	r3, [r4, #0]
 800526e:	e7db      	b.n	8005228 <__ssputs_r+0x58>
 8005270:	462a      	mov	r2, r5
 8005272:	f000 fba3 	bl	80059bc <_realloc_r>
 8005276:	4606      	mov	r6, r0
 8005278:	2800      	cmp	r0, #0
 800527a:	d1e1      	bne.n	8005240 <__ssputs_r+0x70>
 800527c:	4650      	mov	r0, sl
 800527e:	6921      	ldr	r1, [r4, #16]
 8005280:	f000 fac0 	bl	8005804 <_free_r>
 8005284:	e7c7      	b.n	8005216 <__ssputs_r+0x46>
	...

08005288 <_svfiprintf_r>:
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	4698      	mov	r8, r3
 800528e:	898b      	ldrh	r3, [r1, #12]
 8005290:	4607      	mov	r7, r0
 8005292:	061b      	lsls	r3, r3, #24
 8005294:	460d      	mov	r5, r1
 8005296:	4614      	mov	r4, r2
 8005298:	b09d      	sub	sp, #116	; 0x74
 800529a:	d50e      	bpl.n	80052ba <_svfiprintf_r+0x32>
 800529c:	690b      	ldr	r3, [r1, #16]
 800529e:	b963      	cbnz	r3, 80052ba <_svfiprintf_r+0x32>
 80052a0:	2140      	movs	r1, #64	; 0x40
 80052a2:	f000 fb17 	bl	80058d4 <_malloc_r>
 80052a6:	6028      	str	r0, [r5, #0]
 80052a8:	6128      	str	r0, [r5, #16]
 80052aa:	b920      	cbnz	r0, 80052b6 <_svfiprintf_r+0x2e>
 80052ac:	230c      	movs	r3, #12
 80052ae:	603b      	str	r3, [r7, #0]
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	e0d1      	b.n	800545a <_svfiprintf_r+0x1d2>
 80052b6:	2340      	movs	r3, #64	; 0x40
 80052b8:	616b      	str	r3, [r5, #20]
 80052ba:	2300      	movs	r3, #0
 80052bc:	9309      	str	r3, [sp, #36]	; 0x24
 80052be:	2320      	movs	r3, #32
 80052c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052c4:	2330      	movs	r3, #48	; 0x30
 80052c6:	f04f 0901 	mov.w	r9, #1
 80052ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ce:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005474 <_svfiprintf_r+0x1ec>
 80052d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052d6:	4623      	mov	r3, r4
 80052d8:	469a      	mov	sl, r3
 80052da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052de:	b10a      	cbz	r2, 80052e4 <_svfiprintf_r+0x5c>
 80052e0:	2a25      	cmp	r2, #37	; 0x25
 80052e2:	d1f9      	bne.n	80052d8 <_svfiprintf_r+0x50>
 80052e4:	ebba 0b04 	subs.w	fp, sl, r4
 80052e8:	d00b      	beq.n	8005302 <_svfiprintf_r+0x7a>
 80052ea:	465b      	mov	r3, fp
 80052ec:	4622      	mov	r2, r4
 80052ee:	4629      	mov	r1, r5
 80052f0:	4638      	mov	r0, r7
 80052f2:	f7ff ff6d 	bl	80051d0 <__ssputs_r>
 80052f6:	3001      	adds	r0, #1
 80052f8:	f000 80aa 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 80052fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052fe:	445a      	add	r2, fp
 8005300:	9209      	str	r2, [sp, #36]	; 0x24
 8005302:	f89a 3000 	ldrb.w	r3, [sl]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 80a2 	beq.w	8005450 <_svfiprintf_r+0x1c8>
 800530c:	2300      	movs	r3, #0
 800530e:	f04f 32ff 	mov.w	r2, #4294967295
 8005312:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005316:	f10a 0a01 	add.w	sl, sl, #1
 800531a:	9304      	str	r3, [sp, #16]
 800531c:	9307      	str	r3, [sp, #28]
 800531e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005322:	931a      	str	r3, [sp, #104]	; 0x68
 8005324:	4654      	mov	r4, sl
 8005326:	2205      	movs	r2, #5
 8005328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532c:	4851      	ldr	r0, [pc, #324]	; (8005474 <_svfiprintf_r+0x1ec>)
 800532e:	f000 fa41 	bl	80057b4 <memchr>
 8005332:	9a04      	ldr	r2, [sp, #16]
 8005334:	b9d8      	cbnz	r0, 800536e <_svfiprintf_r+0xe6>
 8005336:	06d0      	lsls	r0, r2, #27
 8005338:	bf44      	itt	mi
 800533a:	2320      	movmi	r3, #32
 800533c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005340:	0711      	lsls	r1, r2, #28
 8005342:	bf44      	itt	mi
 8005344:	232b      	movmi	r3, #43	; 0x2b
 8005346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800534a:	f89a 3000 	ldrb.w	r3, [sl]
 800534e:	2b2a      	cmp	r3, #42	; 0x2a
 8005350:	d015      	beq.n	800537e <_svfiprintf_r+0xf6>
 8005352:	4654      	mov	r4, sl
 8005354:	2000      	movs	r0, #0
 8005356:	f04f 0c0a 	mov.w	ip, #10
 800535a:	9a07      	ldr	r2, [sp, #28]
 800535c:	4621      	mov	r1, r4
 800535e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005362:	3b30      	subs	r3, #48	; 0x30
 8005364:	2b09      	cmp	r3, #9
 8005366:	d94e      	bls.n	8005406 <_svfiprintf_r+0x17e>
 8005368:	b1b0      	cbz	r0, 8005398 <_svfiprintf_r+0x110>
 800536a:	9207      	str	r2, [sp, #28]
 800536c:	e014      	b.n	8005398 <_svfiprintf_r+0x110>
 800536e:	eba0 0308 	sub.w	r3, r0, r8
 8005372:	fa09 f303 	lsl.w	r3, r9, r3
 8005376:	4313      	orrs	r3, r2
 8005378:	46a2      	mov	sl, r4
 800537a:	9304      	str	r3, [sp, #16]
 800537c:	e7d2      	b.n	8005324 <_svfiprintf_r+0x9c>
 800537e:	9b03      	ldr	r3, [sp, #12]
 8005380:	1d19      	adds	r1, r3, #4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	9103      	str	r1, [sp, #12]
 8005386:	2b00      	cmp	r3, #0
 8005388:	bfbb      	ittet	lt
 800538a:	425b      	neglt	r3, r3
 800538c:	f042 0202 	orrlt.w	r2, r2, #2
 8005390:	9307      	strge	r3, [sp, #28]
 8005392:	9307      	strlt	r3, [sp, #28]
 8005394:	bfb8      	it	lt
 8005396:	9204      	strlt	r2, [sp, #16]
 8005398:	7823      	ldrb	r3, [r4, #0]
 800539a:	2b2e      	cmp	r3, #46	; 0x2e
 800539c:	d10c      	bne.n	80053b8 <_svfiprintf_r+0x130>
 800539e:	7863      	ldrb	r3, [r4, #1]
 80053a0:	2b2a      	cmp	r3, #42	; 0x2a
 80053a2:	d135      	bne.n	8005410 <_svfiprintf_r+0x188>
 80053a4:	9b03      	ldr	r3, [sp, #12]
 80053a6:	3402      	adds	r4, #2
 80053a8:	1d1a      	adds	r2, r3, #4
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	9203      	str	r2, [sp, #12]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfb8      	it	lt
 80053b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80053b6:	9305      	str	r3, [sp, #20]
 80053b8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005478 <_svfiprintf_r+0x1f0>
 80053bc:	2203      	movs	r2, #3
 80053be:	4650      	mov	r0, sl
 80053c0:	7821      	ldrb	r1, [r4, #0]
 80053c2:	f000 f9f7 	bl	80057b4 <memchr>
 80053c6:	b140      	cbz	r0, 80053da <_svfiprintf_r+0x152>
 80053c8:	2340      	movs	r3, #64	; 0x40
 80053ca:	eba0 000a 	sub.w	r0, r0, sl
 80053ce:	fa03 f000 	lsl.w	r0, r3, r0
 80053d2:	9b04      	ldr	r3, [sp, #16]
 80053d4:	3401      	adds	r4, #1
 80053d6:	4303      	orrs	r3, r0
 80053d8:	9304      	str	r3, [sp, #16]
 80053da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053de:	2206      	movs	r2, #6
 80053e0:	4826      	ldr	r0, [pc, #152]	; (800547c <_svfiprintf_r+0x1f4>)
 80053e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053e6:	f000 f9e5 	bl	80057b4 <memchr>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	d038      	beq.n	8005460 <_svfiprintf_r+0x1d8>
 80053ee:	4b24      	ldr	r3, [pc, #144]	; (8005480 <_svfiprintf_r+0x1f8>)
 80053f0:	bb1b      	cbnz	r3, 800543a <_svfiprintf_r+0x1b2>
 80053f2:	9b03      	ldr	r3, [sp, #12]
 80053f4:	3307      	adds	r3, #7
 80053f6:	f023 0307 	bic.w	r3, r3, #7
 80053fa:	3308      	adds	r3, #8
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005400:	4433      	add	r3, r6
 8005402:	9309      	str	r3, [sp, #36]	; 0x24
 8005404:	e767      	b.n	80052d6 <_svfiprintf_r+0x4e>
 8005406:	460c      	mov	r4, r1
 8005408:	2001      	movs	r0, #1
 800540a:	fb0c 3202 	mla	r2, ip, r2, r3
 800540e:	e7a5      	b.n	800535c <_svfiprintf_r+0xd4>
 8005410:	2300      	movs	r3, #0
 8005412:	f04f 0c0a 	mov.w	ip, #10
 8005416:	4619      	mov	r1, r3
 8005418:	3401      	adds	r4, #1
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	4620      	mov	r0, r4
 800541e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005422:	3a30      	subs	r2, #48	; 0x30
 8005424:	2a09      	cmp	r2, #9
 8005426:	d903      	bls.n	8005430 <_svfiprintf_r+0x1a8>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0c5      	beq.n	80053b8 <_svfiprintf_r+0x130>
 800542c:	9105      	str	r1, [sp, #20]
 800542e:	e7c3      	b.n	80053b8 <_svfiprintf_r+0x130>
 8005430:	4604      	mov	r4, r0
 8005432:	2301      	movs	r3, #1
 8005434:	fb0c 2101 	mla	r1, ip, r1, r2
 8005438:	e7f0      	b.n	800541c <_svfiprintf_r+0x194>
 800543a:	ab03      	add	r3, sp, #12
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	462a      	mov	r2, r5
 8005440:	4638      	mov	r0, r7
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <_svfiprintf_r+0x1fc>)
 8005444:	a904      	add	r1, sp, #16
 8005446:	f3af 8000 	nop.w
 800544a:	1c42      	adds	r2, r0, #1
 800544c:	4606      	mov	r6, r0
 800544e:	d1d6      	bne.n	80053fe <_svfiprintf_r+0x176>
 8005450:	89ab      	ldrh	r3, [r5, #12]
 8005452:	065b      	lsls	r3, r3, #25
 8005454:	f53f af2c 	bmi.w	80052b0 <_svfiprintf_r+0x28>
 8005458:	9809      	ldr	r0, [sp, #36]	; 0x24
 800545a:	b01d      	add	sp, #116	; 0x74
 800545c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005460:	ab03      	add	r3, sp, #12
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	462a      	mov	r2, r5
 8005466:	4638      	mov	r0, r7
 8005468:	4b06      	ldr	r3, [pc, #24]	; (8005484 <_svfiprintf_r+0x1fc>)
 800546a:	a904      	add	r1, sp, #16
 800546c:	f000 f87c 	bl	8005568 <_printf_i>
 8005470:	e7eb      	b.n	800544a <_svfiprintf_r+0x1c2>
 8005472:	bf00      	nop
 8005474:	08005b10 	.word	0x08005b10
 8005478:	08005b16 	.word	0x08005b16
 800547c:	08005b1a 	.word	0x08005b1a
 8005480:	00000000 	.word	0x00000000
 8005484:	080051d1 	.word	0x080051d1

08005488 <_printf_common>:
 8005488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800548c:	4616      	mov	r6, r2
 800548e:	4699      	mov	r9, r3
 8005490:	688a      	ldr	r2, [r1, #8]
 8005492:	690b      	ldr	r3, [r1, #16]
 8005494:	4607      	mov	r7, r0
 8005496:	4293      	cmp	r3, r2
 8005498:	bfb8      	it	lt
 800549a:	4613      	movlt	r3, r2
 800549c:	6033      	str	r3, [r6, #0]
 800549e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054a2:	460c      	mov	r4, r1
 80054a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054a8:	b10a      	cbz	r2, 80054ae <_printf_common+0x26>
 80054aa:	3301      	adds	r3, #1
 80054ac:	6033      	str	r3, [r6, #0]
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	0699      	lsls	r1, r3, #26
 80054b2:	bf42      	ittt	mi
 80054b4:	6833      	ldrmi	r3, [r6, #0]
 80054b6:	3302      	addmi	r3, #2
 80054b8:	6033      	strmi	r3, [r6, #0]
 80054ba:	6825      	ldr	r5, [r4, #0]
 80054bc:	f015 0506 	ands.w	r5, r5, #6
 80054c0:	d106      	bne.n	80054d0 <_printf_common+0x48>
 80054c2:	f104 0a19 	add.w	sl, r4, #25
 80054c6:	68e3      	ldr	r3, [r4, #12]
 80054c8:	6832      	ldr	r2, [r6, #0]
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	42ab      	cmp	r3, r5
 80054ce:	dc28      	bgt.n	8005522 <_printf_common+0x9a>
 80054d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054d4:	1e13      	subs	r3, r2, #0
 80054d6:	6822      	ldr	r2, [r4, #0]
 80054d8:	bf18      	it	ne
 80054da:	2301      	movne	r3, #1
 80054dc:	0692      	lsls	r2, r2, #26
 80054de:	d42d      	bmi.n	800553c <_printf_common+0xb4>
 80054e0:	4649      	mov	r1, r9
 80054e2:	4638      	mov	r0, r7
 80054e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054e8:	47c0      	blx	r8
 80054ea:	3001      	adds	r0, #1
 80054ec:	d020      	beq.n	8005530 <_printf_common+0xa8>
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	68e5      	ldr	r5, [r4, #12]
 80054f2:	f003 0306 	and.w	r3, r3, #6
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	bf18      	it	ne
 80054fa:	2500      	movne	r5, #0
 80054fc:	6832      	ldr	r2, [r6, #0]
 80054fe:	f04f 0600 	mov.w	r6, #0
 8005502:	68a3      	ldr	r3, [r4, #8]
 8005504:	bf08      	it	eq
 8005506:	1aad      	subeq	r5, r5, r2
 8005508:	6922      	ldr	r2, [r4, #16]
 800550a:	bf08      	it	eq
 800550c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005510:	4293      	cmp	r3, r2
 8005512:	bfc4      	itt	gt
 8005514:	1a9b      	subgt	r3, r3, r2
 8005516:	18ed      	addgt	r5, r5, r3
 8005518:	341a      	adds	r4, #26
 800551a:	42b5      	cmp	r5, r6
 800551c:	d11a      	bne.n	8005554 <_printf_common+0xcc>
 800551e:	2000      	movs	r0, #0
 8005520:	e008      	b.n	8005534 <_printf_common+0xac>
 8005522:	2301      	movs	r3, #1
 8005524:	4652      	mov	r2, sl
 8005526:	4649      	mov	r1, r9
 8005528:	4638      	mov	r0, r7
 800552a:	47c0      	blx	r8
 800552c:	3001      	adds	r0, #1
 800552e:	d103      	bne.n	8005538 <_printf_common+0xb0>
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005538:	3501      	adds	r5, #1
 800553a:	e7c4      	b.n	80054c6 <_printf_common+0x3e>
 800553c:	2030      	movs	r0, #48	; 0x30
 800553e:	18e1      	adds	r1, r4, r3
 8005540:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800554a:	4422      	add	r2, r4
 800554c:	3302      	adds	r3, #2
 800554e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005552:	e7c5      	b.n	80054e0 <_printf_common+0x58>
 8005554:	2301      	movs	r3, #1
 8005556:	4622      	mov	r2, r4
 8005558:	4649      	mov	r1, r9
 800555a:	4638      	mov	r0, r7
 800555c:	47c0      	blx	r8
 800555e:	3001      	adds	r0, #1
 8005560:	d0e6      	beq.n	8005530 <_printf_common+0xa8>
 8005562:	3601      	adds	r6, #1
 8005564:	e7d9      	b.n	800551a <_printf_common+0x92>
	...

08005568 <_printf_i>:
 8005568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800556c:	7e0f      	ldrb	r7, [r1, #24]
 800556e:	4691      	mov	r9, r2
 8005570:	2f78      	cmp	r7, #120	; 0x78
 8005572:	4680      	mov	r8, r0
 8005574:	460c      	mov	r4, r1
 8005576:	469a      	mov	sl, r3
 8005578:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800557a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800557e:	d807      	bhi.n	8005590 <_printf_i+0x28>
 8005580:	2f62      	cmp	r7, #98	; 0x62
 8005582:	d80a      	bhi.n	800559a <_printf_i+0x32>
 8005584:	2f00      	cmp	r7, #0
 8005586:	f000 80d9 	beq.w	800573c <_printf_i+0x1d4>
 800558a:	2f58      	cmp	r7, #88	; 0x58
 800558c:	f000 80a4 	beq.w	80056d8 <_printf_i+0x170>
 8005590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005598:	e03a      	b.n	8005610 <_printf_i+0xa8>
 800559a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800559e:	2b15      	cmp	r3, #21
 80055a0:	d8f6      	bhi.n	8005590 <_printf_i+0x28>
 80055a2:	a101      	add	r1, pc, #4	; (adr r1, 80055a8 <_printf_i+0x40>)
 80055a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055a8:	08005601 	.word	0x08005601
 80055ac:	08005615 	.word	0x08005615
 80055b0:	08005591 	.word	0x08005591
 80055b4:	08005591 	.word	0x08005591
 80055b8:	08005591 	.word	0x08005591
 80055bc:	08005591 	.word	0x08005591
 80055c0:	08005615 	.word	0x08005615
 80055c4:	08005591 	.word	0x08005591
 80055c8:	08005591 	.word	0x08005591
 80055cc:	08005591 	.word	0x08005591
 80055d0:	08005591 	.word	0x08005591
 80055d4:	08005723 	.word	0x08005723
 80055d8:	08005645 	.word	0x08005645
 80055dc:	08005705 	.word	0x08005705
 80055e0:	08005591 	.word	0x08005591
 80055e4:	08005591 	.word	0x08005591
 80055e8:	08005745 	.word	0x08005745
 80055ec:	08005591 	.word	0x08005591
 80055f0:	08005645 	.word	0x08005645
 80055f4:	08005591 	.word	0x08005591
 80055f8:	08005591 	.word	0x08005591
 80055fc:	0800570d 	.word	0x0800570d
 8005600:	682b      	ldr	r3, [r5, #0]
 8005602:	1d1a      	adds	r2, r3, #4
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	602a      	str	r2, [r5, #0]
 8005608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800560c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005610:	2301      	movs	r3, #1
 8005612:	e0a4      	b.n	800575e <_printf_i+0x1f6>
 8005614:	6820      	ldr	r0, [r4, #0]
 8005616:	6829      	ldr	r1, [r5, #0]
 8005618:	0606      	lsls	r6, r0, #24
 800561a:	f101 0304 	add.w	r3, r1, #4
 800561e:	d50a      	bpl.n	8005636 <_printf_i+0xce>
 8005620:	680e      	ldr	r6, [r1, #0]
 8005622:	602b      	str	r3, [r5, #0]
 8005624:	2e00      	cmp	r6, #0
 8005626:	da03      	bge.n	8005630 <_printf_i+0xc8>
 8005628:	232d      	movs	r3, #45	; 0x2d
 800562a:	4276      	negs	r6, r6
 800562c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005630:	230a      	movs	r3, #10
 8005632:	485e      	ldr	r0, [pc, #376]	; (80057ac <_printf_i+0x244>)
 8005634:	e019      	b.n	800566a <_printf_i+0x102>
 8005636:	680e      	ldr	r6, [r1, #0]
 8005638:	f010 0f40 	tst.w	r0, #64	; 0x40
 800563c:	602b      	str	r3, [r5, #0]
 800563e:	bf18      	it	ne
 8005640:	b236      	sxthne	r6, r6
 8005642:	e7ef      	b.n	8005624 <_printf_i+0xbc>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	6820      	ldr	r0, [r4, #0]
 8005648:	1d19      	adds	r1, r3, #4
 800564a:	6029      	str	r1, [r5, #0]
 800564c:	0601      	lsls	r1, r0, #24
 800564e:	d501      	bpl.n	8005654 <_printf_i+0xec>
 8005650:	681e      	ldr	r6, [r3, #0]
 8005652:	e002      	b.n	800565a <_printf_i+0xf2>
 8005654:	0646      	lsls	r6, r0, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0xe8>
 8005658:	881e      	ldrh	r6, [r3, #0]
 800565a:	2f6f      	cmp	r7, #111	; 0x6f
 800565c:	bf0c      	ite	eq
 800565e:	2308      	moveq	r3, #8
 8005660:	230a      	movne	r3, #10
 8005662:	4852      	ldr	r0, [pc, #328]	; (80057ac <_printf_i+0x244>)
 8005664:	2100      	movs	r1, #0
 8005666:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800566a:	6865      	ldr	r5, [r4, #4]
 800566c:	2d00      	cmp	r5, #0
 800566e:	bfa8      	it	ge
 8005670:	6821      	ldrge	r1, [r4, #0]
 8005672:	60a5      	str	r5, [r4, #8]
 8005674:	bfa4      	itt	ge
 8005676:	f021 0104 	bicge.w	r1, r1, #4
 800567a:	6021      	strge	r1, [r4, #0]
 800567c:	b90e      	cbnz	r6, 8005682 <_printf_i+0x11a>
 800567e:	2d00      	cmp	r5, #0
 8005680:	d04d      	beq.n	800571e <_printf_i+0x1b6>
 8005682:	4615      	mov	r5, r2
 8005684:	fbb6 f1f3 	udiv	r1, r6, r3
 8005688:	fb03 6711 	mls	r7, r3, r1, r6
 800568c:	5dc7      	ldrb	r7, [r0, r7]
 800568e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005692:	4637      	mov	r7, r6
 8005694:	42bb      	cmp	r3, r7
 8005696:	460e      	mov	r6, r1
 8005698:	d9f4      	bls.n	8005684 <_printf_i+0x11c>
 800569a:	2b08      	cmp	r3, #8
 800569c:	d10b      	bne.n	80056b6 <_printf_i+0x14e>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	07de      	lsls	r6, r3, #31
 80056a2:	d508      	bpl.n	80056b6 <_printf_i+0x14e>
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	6861      	ldr	r1, [r4, #4]
 80056a8:	4299      	cmp	r1, r3
 80056aa:	bfde      	ittt	le
 80056ac:	2330      	movle	r3, #48	; 0x30
 80056ae:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056b2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056b6:	1b52      	subs	r2, r2, r5
 80056b8:	6122      	str	r2, [r4, #16]
 80056ba:	464b      	mov	r3, r9
 80056bc:	4621      	mov	r1, r4
 80056be:	4640      	mov	r0, r8
 80056c0:	f8cd a000 	str.w	sl, [sp]
 80056c4:	aa03      	add	r2, sp, #12
 80056c6:	f7ff fedf 	bl	8005488 <_printf_common>
 80056ca:	3001      	adds	r0, #1
 80056cc:	d14c      	bne.n	8005768 <_printf_i+0x200>
 80056ce:	f04f 30ff 	mov.w	r0, #4294967295
 80056d2:	b004      	add	sp, #16
 80056d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d8:	4834      	ldr	r0, [pc, #208]	; (80057ac <_printf_i+0x244>)
 80056da:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056de:	6829      	ldr	r1, [r5, #0]
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	f851 6b04 	ldr.w	r6, [r1], #4
 80056e6:	6029      	str	r1, [r5, #0]
 80056e8:	061d      	lsls	r5, r3, #24
 80056ea:	d514      	bpl.n	8005716 <_printf_i+0x1ae>
 80056ec:	07df      	lsls	r7, r3, #31
 80056ee:	bf44      	itt	mi
 80056f0:	f043 0320 	orrmi.w	r3, r3, #32
 80056f4:	6023      	strmi	r3, [r4, #0]
 80056f6:	b91e      	cbnz	r6, 8005700 <_printf_i+0x198>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	2310      	movs	r3, #16
 8005702:	e7af      	b.n	8005664 <_printf_i+0xfc>
 8005704:	6823      	ldr	r3, [r4, #0]
 8005706:	f043 0320 	orr.w	r3, r3, #32
 800570a:	6023      	str	r3, [r4, #0]
 800570c:	2378      	movs	r3, #120	; 0x78
 800570e:	4828      	ldr	r0, [pc, #160]	; (80057b0 <_printf_i+0x248>)
 8005710:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005714:	e7e3      	b.n	80056de <_printf_i+0x176>
 8005716:	0659      	lsls	r1, r3, #25
 8005718:	bf48      	it	mi
 800571a:	b2b6      	uxthmi	r6, r6
 800571c:	e7e6      	b.n	80056ec <_printf_i+0x184>
 800571e:	4615      	mov	r5, r2
 8005720:	e7bb      	b.n	800569a <_printf_i+0x132>
 8005722:	682b      	ldr	r3, [r5, #0]
 8005724:	6826      	ldr	r6, [r4, #0]
 8005726:	1d18      	adds	r0, r3, #4
 8005728:	6961      	ldr	r1, [r4, #20]
 800572a:	6028      	str	r0, [r5, #0]
 800572c:	0635      	lsls	r5, r6, #24
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	d501      	bpl.n	8005736 <_printf_i+0x1ce>
 8005732:	6019      	str	r1, [r3, #0]
 8005734:	e002      	b.n	800573c <_printf_i+0x1d4>
 8005736:	0670      	lsls	r0, r6, #25
 8005738:	d5fb      	bpl.n	8005732 <_printf_i+0x1ca>
 800573a:	8019      	strh	r1, [r3, #0]
 800573c:	2300      	movs	r3, #0
 800573e:	4615      	mov	r5, r2
 8005740:	6123      	str	r3, [r4, #16]
 8005742:	e7ba      	b.n	80056ba <_printf_i+0x152>
 8005744:	682b      	ldr	r3, [r5, #0]
 8005746:	2100      	movs	r1, #0
 8005748:	1d1a      	adds	r2, r3, #4
 800574a:	602a      	str	r2, [r5, #0]
 800574c:	681d      	ldr	r5, [r3, #0]
 800574e:	6862      	ldr	r2, [r4, #4]
 8005750:	4628      	mov	r0, r5
 8005752:	f000 f82f 	bl	80057b4 <memchr>
 8005756:	b108      	cbz	r0, 800575c <_printf_i+0x1f4>
 8005758:	1b40      	subs	r0, r0, r5
 800575a:	6060      	str	r0, [r4, #4]
 800575c:	6863      	ldr	r3, [r4, #4]
 800575e:	6123      	str	r3, [r4, #16]
 8005760:	2300      	movs	r3, #0
 8005762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005766:	e7a8      	b.n	80056ba <_printf_i+0x152>
 8005768:	462a      	mov	r2, r5
 800576a:	4649      	mov	r1, r9
 800576c:	4640      	mov	r0, r8
 800576e:	6923      	ldr	r3, [r4, #16]
 8005770:	47d0      	blx	sl
 8005772:	3001      	adds	r0, #1
 8005774:	d0ab      	beq.n	80056ce <_printf_i+0x166>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	079b      	lsls	r3, r3, #30
 800577a:	d413      	bmi.n	80057a4 <_printf_i+0x23c>
 800577c:	68e0      	ldr	r0, [r4, #12]
 800577e:	9b03      	ldr	r3, [sp, #12]
 8005780:	4298      	cmp	r0, r3
 8005782:	bfb8      	it	lt
 8005784:	4618      	movlt	r0, r3
 8005786:	e7a4      	b.n	80056d2 <_printf_i+0x16a>
 8005788:	2301      	movs	r3, #1
 800578a:	4632      	mov	r2, r6
 800578c:	4649      	mov	r1, r9
 800578e:	4640      	mov	r0, r8
 8005790:	47d0      	blx	sl
 8005792:	3001      	adds	r0, #1
 8005794:	d09b      	beq.n	80056ce <_printf_i+0x166>
 8005796:	3501      	adds	r5, #1
 8005798:	68e3      	ldr	r3, [r4, #12]
 800579a:	9903      	ldr	r1, [sp, #12]
 800579c:	1a5b      	subs	r3, r3, r1
 800579e:	42ab      	cmp	r3, r5
 80057a0:	dcf2      	bgt.n	8005788 <_printf_i+0x220>
 80057a2:	e7eb      	b.n	800577c <_printf_i+0x214>
 80057a4:	2500      	movs	r5, #0
 80057a6:	f104 0619 	add.w	r6, r4, #25
 80057aa:	e7f5      	b.n	8005798 <_printf_i+0x230>
 80057ac:	08005b21 	.word	0x08005b21
 80057b0:	08005b32 	.word	0x08005b32

080057b4 <memchr>:
 80057b4:	4603      	mov	r3, r0
 80057b6:	b510      	push	{r4, lr}
 80057b8:	b2c9      	uxtb	r1, r1
 80057ba:	4402      	add	r2, r0
 80057bc:	4293      	cmp	r3, r2
 80057be:	4618      	mov	r0, r3
 80057c0:	d101      	bne.n	80057c6 <memchr+0x12>
 80057c2:	2000      	movs	r0, #0
 80057c4:	e003      	b.n	80057ce <memchr+0x1a>
 80057c6:	7804      	ldrb	r4, [r0, #0]
 80057c8:	3301      	adds	r3, #1
 80057ca:	428c      	cmp	r4, r1
 80057cc:	d1f6      	bne.n	80057bc <memchr+0x8>
 80057ce:	bd10      	pop	{r4, pc}

080057d0 <memmove>:
 80057d0:	4288      	cmp	r0, r1
 80057d2:	b510      	push	{r4, lr}
 80057d4:	eb01 0402 	add.w	r4, r1, r2
 80057d8:	d902      	bls.n	80057e0 <memmove+0x10>
 80057da:	4284      	cmp	r4, r0
 80057dc:	4623      	mov	r3, r4
 80057de:	d807      	bhi.n	80057f0 <memmove+0x20>
 80057e0:	1e43      	subs	r3, r0, #1
 80057e2:	42a1      	cmp	r1, r4
 80057e4:	d008      	beq.n	80057f8 <memmove+0x28>
 80057e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057ee:	e7f8      	b.n	80057e2 <memmove+0x12>
 80057f0:	4601      	mov	r1, r0
 80057f2:	4402      	add	r2, r0
 80057f4:	428a      	cmp	r2, r1
 80057f6:	d100      	bne.n	80057fa <memmove+0x2a>
 80057f8:	bd10      	pop	{r4, pc}
 80057fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005802:	e7f7      	b.n	80057f4 <memmove+0x24>

08005804 <_free_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	4605      	mov	r5, r0
 8005808:	2900      	cmp	r1, #0
 800580a:	d040      	beq.n	800588e <_free_r+0x8a>
 800580c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005810:	1f0c      	subs	r4, r1, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	bfb8      	it	lt
 8005816:	18e4      	addlt	r4, r4, r3
 8005818:	f000 f910 	bl	8005a3c <__malloc_lock>
 800581c:	4a1c      	ldr	r2, [pc, #112]	; (8005890 <_free_r+0x8c>)
 800581e:	6813      	ldr	r3, [r2, #0]
 8005820:	b933      	cbnz	r3, 8005830 <_free_r+0x2c>
 8005822:	6063      	str	r3, [r4, #4]
 8005824:	6014      	str	r4, [r2, #0]
 8005826:	4628      	mov	r0, r5
 8005828:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800582c:	f000 b90c 	b.w	8005a48 <__malloc_unlock>
 8005830:	42a3      	cmp	r3, r4
 8005832:	d908      	bls.n	8005846 <_free_r+0x42>
 8005834:	6820      	ldr	r0, [r4, #0]
 8005836:	1821      	adds	r1, r4, r0
 8005838:	428b      	cmp	r3, r1
 800583a:	bf01      	itttt	eq
 800583c:	6819      	ldreq	r1, [r3, #0]
 800583e:	685b      	ldreq	r3, [r3, #4]
 8005840:	1809      	addeq	r1, r1, r0
 8005842:	6021      	streq	r1, [r4, #0]
 8005844:	e7ed      	b.n	8005822 <_free_r+0x1e>
 8005846:	461a      	mov	r2, r3
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	b10b      	cbz	r3, 8005850 <_free_r+0x4c>
 800584c:	42a3      	cmp	r3, r4
 800584e:	d9fa      	bls.n	8005846 <_free_r+0x42>
 8005850:	6811      	ldr	r1, [r2, #0]
 8005852:	1850      	adds	r0, r2, r1
 8005854:	42a0      	cmp	r0, r4
 8005856:	d10b      	bne.n	8005870 <_free_r+0x6c>
 8005858:	6820      	ldr	r0, [r4, #0]
 800585a:	4401      	add	r1, r0
 800585c:	1850      	adds	r0, r2, r1
 800585e:	4283      	cmp	r3, r0
 8005860:	6011      	str	r1, [r2, #0]
 8005862:	d1e0      	bne.n	8005826 <_free_r+0x22>
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4401      	add	r1, r0
 800586a:	6011      	str	r1, [r2, #0]
 800586c:	6053      	str	r3, [r2, #4]
 800586e:	e7da      	b.n	8005826 <_free_r+0x22>
 8005870:	d902      	bls.n	8005878 <_free_r+0x74>
 8005872:	230c      	movs	r3, #12
 8005874:	602b      	str	r3, [r5, #0]
 8005876:	e7d6      	b.n	8005826 <_free_r+0x22>
 8005878:	6820      	ldr	r0, [r4, #0]
 800587a:	1821      	adds	r1, r4, r0
 800587c:	428b      	cmp	r3, r1
 800587e:	bf01      	itttt	eq
 8005880:	6819      	ldreq	r1, [r3, #0]
 8005882:	685b      	ldreq	r3, [r3, #4]
 8005884:	1809      	addeq	r1, r1, r0
 8005886:	6021      	streq	r1, [r4, #0]
 8005888:	6063      	str	r3, [r4, #4]
 800588a:	6054      	str	r4, [r2, #4]
 800588c:	e7cb      	b.n	8005826 <_free_r+0x22>
 800588e:	bd38      	pop	{r3, r4, r5, pc}
 8005890:	200002b8 	.word	0x200002b8

08005894 <sbrk_aligned>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4e0e      	ldr	r6, [pc, #56]	; (80058d0 <sbrk_aligned+0x3c>)
 8005898:	460c      	mov	r4, r1
 800589a:	6831      	ldr	r1, [r6, #0]
 800589c:	4605      	mov	r5, r0
 800589e:	b911      	cbnz	r1, 80058a6 <sbrk_aligned+0x12>
 80058a0:	f000 f8bc 	bl	8005a1c <_sbrk_r>
 80058a4:	6030      	str	r0, [r6, #0]
 80058a6:	4621      	mov	r1, r4
 80058a8:	4628      	mov	r0, r5
 80058aa:	f000 f8b7 	bl	8005a1c <_sbrk_r>
 80058ae:	1c43      	adds	r3, r0, #1
 80058b0:	d00a      	beq.n	80058c8 <sbrk_aligned+0x34>
 80058b2:	1cc4      	adds	r4, r0, #3
 80058b4:	f024 0403 	bic.w	r4, r4, #3
 80058b8:	42a0      	cmp	r0, r4
 80058ba:	d007      	beq.n	80058cc <sbrk_aligned+0x38>
 80058bc:	1a21      	subs	r1, r4, r0
 80058be:	4628      	mov	r0, r5
 80058c0:	f000 f8ac 	bl	8005a1c <_sbrk_r>
 80058c4:	3001      	adds	r0, #1
 80058c6:	d101      	bne.n	80058cc <sbrk_aligned+0x38>
 80058c8:	f04f 34ff 	mov.w	r4, #4294967295
 80058cc:	4620      	mov	r0, r4
 80058ce:	bd70      	pop	{r4, r5, r6, pc}
 80058d0:	200002bc 	.word	0x200002bc

080058d4 <_malloc_r>:
 80058d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d8:	1ccd      	adds	r5, r1, #3
 80058da:	f025 0503 	bic.w	r5, r5, #3
 80058de:	3508      	adds	r5, #8
 80058e0:	2d0c      	cmp	r5, #12
 80058e2:	bf38      	it	cc
 80058e4:	250c      	movcc	r5, #12
 80058e6:	2d00      	cmp	r5, #0
 80058e8:	4607      	mov	r7, r0
 80058ea:	db01      	blt.n	80058f0 <_malloc_r+0x1c>
 80058ec:	42a9      	cmp	r1, r5
 80058ee:	d905      	bls.n	80058fc <_malloc_r+0x28>
 80058f0:	230c      	movs	r3, #12
 80058f2:	2600      	movs	r6, #0
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4630      	mov	r0, r6
 80058f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058fc:	4e2e      	ldr	r6, [pc, #184]	; (80059b8 <_malloc_r+0xe4>)
 80058fe:	f000 f89d 	bl	8005a3c <__malloc_lock>
 8005902:	6833      	ldr	r3, [r6, #0]
 8005904:	461c      	mov	r4, r3
 8005906:	bb34      	cbnz	r4, 8005956 <_malloc_r+0x82>
 8005908:	4629      	mov	r1, r5
 800590a:	4638      	mov	r0, r7
 800590c:	f7ff ffc2 	bl	8005894 <sbrk_aligned>
 8005910:	1c43      	adds	r3, r0, #1
 8005912:	4604      	mov	r4, r0
 8005914:	d14d      	bne.n	80059b2 <_malloc_r+0xde>
 8005916:	6834      	ldr	r4, [r6, #0]
 8005918:	4626      	mov	r6, r4
 800591a:	2e00      	cmp	r6, #0
 800591c:	d140      	bne.n	80059a0 <_malloc_r+0xcc>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	4631      	mov	r1, r6
 8005922:	4638      	mov	r0, r7
 8005924:	eb04 0803 	add.w	r8, r4, r3
 8005928:	f000 f878 	bl	8005a1c <_sbrk_r>
 800592c:	4580      	cmp	r8, r0
 800592e:	d13a      	bne.n	80059a6 <_malloc_r+0xd2>
 8005930:	6821      	ldr	r1, [r4, #0]
 8005932:	3503      	adds	r5, #3
 8005934:	1a6d      	subs	r5, r5, r1
 8005936:	f025 0503 	bic.w	r5, r5, #3
 800593a:	3508      	adds	r5, #8
 800593c:	2d0c      	cmp	r5, #12
 800593e:	bf38      	it	cc
 8005940:	250c      	movcc	r5, #12
 8005942:	4638      	mov	r0, r7
 8005944:	4629      	mov	r1, r5
 8005946:	f7ff ffa5 	bl	8005894 <sbrk_aligned>
 800594a:	3001      	adds	r0, #1
 800594c:	d02b      	beq.n	80059a6 <_malloc_r+0xd2>
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	442b      	add	r3, r5
 8005952:	6023      	str	r3, [r4, #0]
 8005954:	e00e      	b.n	8005974 <_malloc_r+0xa0>
 8005956:	6822      	ldr	r2, [r4, #0]
 8005958:	1b52      	subs	r2, r2, r5
 800595a:	d41e      	bmi.n	800599a <_malloc_r+0xc6>
 800595c:	2a0b      	cmp	r2, #11
 800595e:	d916      	bls.n	800598e <_malloc_r+0xba>
 8005960:	1961      	adds	r1, r4, r5
 8005962:	42a3      	cmp	r3, r4
 8005964:	6025      	str	r5, [r4, #0]
 8005966:	bf18      	it	ne
 8005968:	6059      	strne	r1, [r3, #4]
 800596a:	6863      	ldr	r3, [r4, #4]
 800596c:	bf08      	it	eq
 800596e:	6031      	streq	r1, [r6, #0]
 8005970:	5162      	str	r2, [r4, r5]
 8005972:	604b      	str	r3, [r1, #4]
 8005974:	4638      	mov	r0, r7
 8005976:	f104 060b 	add.w	r6, r4, #11
 800597a:	f000 f865 	bl	8005a48 <__malloc_unlock>
 800597e:	f026 0607 	bic.w	r6, r6, #7
 8005982:	1d23      	adds	r3, r4, #4
 8005984:	1af2      	subs	r2, r6, r3
 8005986:	d0b6      	beq.n	80058f6 <_malloc_r+0x22>
 8005988:	1b9b      	subs	r3, r3, r6
 800598a:	50a3      	str	r3, [r4, r2]
 800598c:	e7b3      	b.n	80058f6 <_malloc_r+0x22>
 800598e:	6862      	ldr	r2, [r4, #4]
 8005990:	42a3      	cmp	r3, r4
 8005992:	bf0c      	ite	eq
 8005994:	6032      	streq	r2, [r6, #0]
 8005996:	605a      	strne	r2, [r3, #4]
 8005998:	e7ec      	b.n	8005974 <_malloc_r+0xa0>
 800599a:	4623      	mov	r3, r4
 800599c:	6864      	ldr	r4, [r4, #4]
 800599e:	e7b2      	b.n	8005906 <_malloc_r+0x32>
 80059a0:	4634      	mov	r4, r6
 80059a2:	6876      	ldr	r6, [r6, #4]
 80059a4:	e7b9      	b.n	800591a <_malloc_r+0x46>
 80059a6:	230c      	movs	r3, #12
 80059a8:	4638      	mov	r0, r7
 80059aa:	603b      	str	r3, [r7, #0]
 80059ac:	f000 f84c 	bl	8005a48 <__malloc_unlock>
 80059b0:	e7a1      	b.n	80058f6 <_malloc_r+0x22>
 80059b2:	6025      	str	r5, [r4, #0]
 80059b4:	e7de      	b.n	8005974 <_malloc_r+0xa0>
 80059b6:	bf00      	nop
 80059b8:	200002b8 	.word	0x200002b8

080059bc <_realloc_r>:
 80059bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059c0:	4680      	mov	r8, r0
 80059c2:	4614      	mov	r4, r2
 80059c4:	460e      	mov	r6, r1
 80059c6:	b921      	cbnz	r1, 80059d2 <_realloc_r+0x16>
 80059c8:	4611      	mov	r1, r2
 80059ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ce:	f7ff bf81 	b.w	80058d4 <_malloc_r>
 80059d2:	b92a      	cbnz	r2, 80059e0 <_realloc_r+0x24>
 80059d4:	f7ff ff16 	bl	8005804 <_free_r>
 80059d8:	4625      	mov	r5, r4
 80059da:	4628      	mov	r0, r5
 80059dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059e0:	f000 f838 	bl	8005a54 <_malloc_usable_size_r>
 80059e4:	4284      	cmp	r4, r0
 80059e6:	4607      	mov	r7, r0
 80059e8:	d802      	bhi.n	80059f0 <_realloc_r+0x34>
 80059ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80059ee:	d812      	bhi.n	8005a16 <_realloc_r+0x5a>
 80059f0:	4621      	mov	r1, r4
 80059f2:	4640      	mov	r0, r8
 80059f4:	f7ff ff6e 	bl	80058d4 <_malloc_r>
 80059f8:	4605      	mov	r5, r0
 80059fa:	2800      	cmp	r0, #0
 80059fc:	d0ed      	beq.n	80059da <_realloc_r+0x1e>
 80059fe:	42bc      	cmp	r4, r7
 8005a00:	4622      	mov	r2, r4
 8005a02:	4631      	mov	r1, r6
 8005a04:	bf28      	it	cs
 8005a06:	463a      	movcs	r2, r7
 8005a08:	f7ff fb8c 	bl	8005124 <memcpy>
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4640      	mov	r0, r8
 8005a10:	f7ff fef8 	bl	8005804 <_free_r>
 8005a14:	e7e1      	b.n	80059da <_realloc_r+0x1e>
 8005a16:	4635      	mov	r5, r6
 8005a18:	e7df      	b.n	80059da <_realloc_r+0x1e>
	...

08005a1c <_sbrk_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	2300      	movs	r3, #0
 8005a20:	4d05      	ldr	r5, [pc, #20]	; (8005a38 <_sbrk_r+0x1c>)
 8005a22:	4604      	mov	r4, r0
 8005a24:	4608      	mov	r0, r1
 8005a26:	602b      	str	r3, [r5, #0]
 8005a28:	f7fc fb5e 	bl	80020e8 <_sbrk>
 8005a2c:	1c43      	adds	r3, r0, #1
 8005a2e:	d102      	bne.n	8005a36 <_sbrk_r+0x1a>
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	b103      	cbz	r3, 8005a36 <_sbrk_r+0x1a>
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	200002c0 	.word	0x200002c0

08005a3c <__malloc_lock>:
 8005a3c:	4801      	ldr	r0, [pc, #4]	; (8005a44 <__malloc_lock+0x8>)
 8005a3e:	f000 b811 	b.w	8005a64 <__retarget_lock_acquire_recursive>
 8005a42:	bf00      	nop
 8005a44:	200002c4 	.word	0x200002c4

08005a48 <__malloc_unlock>:
 8005a48:	4801      	ldr	r0, [pc, #4]	; (8005a50 <__malloc_unlock+0x8>)
 8005a4a:	f000 b80c 	b.w	8005a66 <__retarget_lock_release_recursive>
 8005a4e:	bf00      	nop
 8005a50:	200002c4 	.word	0x200002c4

08005a54 <_malloc_usable_size_r>:
 8005a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a58:	1f18      	subs	r0, r3, #4
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	bfbc      	itt	lt
 8005a5e:	580b      	ldrlt	r3, [r1, r0]
 8005a60:	18c0      	addlt	r0, r0, r3
 8005a62:	4770      	bx	lr

08005a64 <__retarget_lock_acquire_recursive>:
 8005a64:	4770      	bx	lr

08005a66 <__retarget_lock_release_recursive>:
 8005a66:	4770      	bx	lr

08005a68 <_init>:
 8005a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6a:	bf00      	nop
 8005a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a6e:	bc08      	pop	{r3}
 8005a70:	469e      	mov	lr, r3
 8005a72:	4770      	bx	lr

08005a74 <_fini>:
 8005a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a76:	bf00      	nop
 8005a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a7a:	bc08      	pop	{r3}
 8005a7c:	469e      	mov	lr, r3
 8005a7e:	4770      	bx	lr
