
Digital Signal Processing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051d0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000138c4  08005370  08005370  00006370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018c34  08018c34  0001a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018c34  08018c34  00019c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018c3c  08018c3c  0001a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018c3c  08018c3c  00019c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08018c40  08018c40  00019c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08018c44  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000998  200001d4  08018e18  0001a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b6c  08018e18  0001ab6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a7e  00000000  00000000  0001a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014b4  00000000  00000000  00020c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000598  00000000  00000000  00022138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003e0  00000000  00000000  000226d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d66  00000000  00000000  00022ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007856  00000000  00000000  00039816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087d57  00000000  00000000  0004106c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8dc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000252c  00000000  00000000  000c8e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000cb334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005358 	.word	0x08005358

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08005358 	.word	0x08005358

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b092      	sub	sp, #72	@ 0x48
 8000ee8:	af00      	add	r7, sp, #0
    /* MCU Configuration */
    HAL_Init();
 8000eea:	f000 fe49 	bl	8001b80 <HAL_Init>
    SystemClock_Config();
 8000eee:	f000 f9dd 	bl	80012ac <SystemClock_Config>

    /* Peripheral Initialization */
    LED_Init();
 8000ef2:	f000 f895 	bl	8001020 <LED_Init>
    UART_Init();
 8000ef6:	f000 f96b 	bl	80011d0 <UART_Init>
    ADC_Init();
 8000efa:	f000 f8bb 	bl	8001074 <ADC_Init>

    /* Initialize CMSIS-DSP FFT */
    if (arm_rfft_fast_init_f32(&fft_instance, FFT_SIZE) != ARM_MATH_SUCCESS) {
 8000efe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f02:	483a      	ldr	r0, [pc, #232]	@ (8000fec <main+0x108>)
 8000f04:	f000 fdd4 	bl	8001ab0 <arm_rfft_fast_init_f32>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d002      	beq.n	8000f14 <main+0x30>
        UART_SendString("FFT init error\r\n");
 8000f0e:	4838      	ldr	r0, [pc, #224]	@ (8000ff0 <main+0x10c>)
 8000f10:	f000 f9b6 	bl	8001280 <UART_SendString>
    }

    UART_SendString("System Initialized. Starting loops...\r\n");
 8000f14:	4837      	ldr	r0, [pc, #220]	@ (8000ff4 <main+0x110>)
 8000f16:	f000 f9b3 	bl	8001280 <UART_SendString>
        /*
         * TASK 2: Threshold-based Beat Detection (Req 2)
         * This runs much faster (approx 100 Hz) to detect individual beats.
         * It polls the ADC EOC (End of Conversion) flag.
         */
        while (!(ADC1->SR & ADC_SR_EOC));
 8000f1a:	bf00      	nop
 8000f1c:	4b36      	ldr	r3, [pc, #216]	@ (8000ff8 <main+0x114>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d0f9      	beq.n	8000f1c <main+0x38>

        uint16_t value = ADC1->DR; /* Read the latest sample */
 8000f28:	4b33      	ldr	r3, [pc, #204]	@ (8000ff8 <main+0x114>)
 8000f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        ThisTime = HAL_GetTick(); /* Get current time */
 8000f30:	f000 fe8c 	bl	8001c4c <HAL_GetTick>
 8000f34:	4603      	mov	r3, r0
 8000f36:	4a31      	ldr	r2, [pc, #196]	@ (8000ffc <main+0x118>)
 8000f38:	6013      	str	r3, [r2, #0]

        /* Thresholding State Machine */
        if (value > UPPER_THRESHOLD) {
 8000f3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000f3e:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d937      	bls.n	8000fb6 <main+0xd2>
            /* A new peak is detected */
            if (BeatComplete) {
 8000f46:	4b2e      	ldr	r3, [pc, #184]	@ (8001000 <main+0x11c>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d028      	beq.n	8000fa0 <main+0xbc>
                /* This is a valid new beat */
                uint32_t diff = ThisTime - LastTime;
 8000f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ffc <main+0x118>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b2c      	ldr	r3, [pc, #176]	@ (8001004 <main+0x120>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	643b      	str	r3, [r7, #64]	@ 0x40
                if (diff > MIN_IBI_MS) {
 8000f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f5c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000f60:	d918      	bls.n	8000f94 <main+0xb0>
                    /* Calculate BPM: (60 seconds / interval in seconds) */
                    BPM_Threshold = (int) (60.0f / ((float) diff / 1000.0f));
 8000f62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f64:	ee07 3a90 	vmov	s15, r3
 8000f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001008 <main+0x124>
 8000f70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f74:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800100c <main+0x128>
 8000f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f80:	ee17 2a90 	vmov	r2, s15
 8000f84:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <main+0x12c>)
 8000f86:	601a      	str	r2, [r3, #0]

                    /* --- ADDED --- */
                    /* Toggle the LED on PA5 for every valid beat */
                    GPIOA->ODR ^= GPIO_ODR_OD5;
 8000f88:	4b22      	ldr	r3, [pc, #136]	@ (8001014 <main+0x130>)
 8000f8a:	695b      	ldr	r3, [r3, #20]
 8000f8c:	4a21      	ldr	r2, [pc, #132]	@ (8001014 <main+0x130>)
 8000f8e:	f083 0320 	eor.w	r3, r3, #32
 8000f92:	6153      	str	r3, [r2, #20]
                }
                /* Reset for next beat */
                BPMTiming = 0;
 8000f94:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <main+0x134>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
                BeatComplete = 0;
 8000f9a:	4b19      	ldr	r3, [pc, #100]	@ (8001000 <main+0x11c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]
            }

            /* Start timing for a new beat */
            if (!BPMTiming) {
 8000fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8001018 <main+0x134>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d106      	bne.n	8000fb6 <main+0xd2>
                LastTime = ThisTime;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	@ (8000ffc <main+0x118>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a15      	ldr	r2, [pc, #84]	@ (8001004 <main+0x120>)
 8000fae:	6013      	str	r3, [r2, #0]
                BPMTiming = 1;
 8000fb0:	4b19      	ldr	r3, [pc, #100]	@ (8001018 <main+0x134>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	701a      	strb	r2, [r3, #0]
            }
        }

        /* If signal drops, it's the end of the pulse wave */
        if ((value < LOWER_THRESHOLD) && BPMTiming) {
 8000fb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000fba:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 8000fbe:	d206      	bcs.n	8000fce <main+0xea>
 8000fc0:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <main+0x134>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <main+0xea>
            BeatComplete = 1;
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <main+0x11c>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
        }

        /* Send the threshold-based BPM via UART */
        /* Note: This sends data at ~100Hz due to HAL_Delay(10) */
        sprintf(tx_buffer, "%d\r\n", BPM_Threshold);
 8000fce:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <main+0x12c>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	4911      	ldr	r1, [pc, #68]	@ (800101c <main+0x138>)
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f002 f88a 	bl	80030f0 <siprintf>
        UART_SendString(tx_buffer);
 8000fdc:	463b      	mov	r3, r7
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 f94e 	bl	8001280 <UART_SendString>
        /* Wait for a single ADC conversion to complete */

        HAL_Delay(10); /* Loop runs at approx 100 Hz */
 8000fe4:	200a      	movs	r0, #10
 8000fe6:	f000 fe3d 	bl	8001c64 <HAL_Delay>
    while (1) {
 8000fea:	e796      	b.n	8000f1a <main+0x36>
 8000fec:	200009f0 	.word	0x200009f0
 8000ff0:	08005370 	.word	0x08005370
 8000ff4:	08005384 	.word	0x08005384
 8000ff8:	40012000 	.word	0x40012000
 8000ffc:	20000a0c 	.word	0x20000a0c
 8001000:	20000a11 	.word	0x20000a11
 8001004:	20000a08 	.word	0x20000a08
 8001008:	447a0000 	.word	0x447a0000
 800100c:	42700000 	.word	0x42700000
 8001010:	20000a14 	.word	0x20000a14
 8001014:	40020000 	.word	0x40020000
 8001018:	20000a10 	.word	0x20000a10
 800101c:	080053ac 	.word	0x080053ac

08001020 <LED_Init>:

/**
 * @brief Initializes PA5 (on-board LED) as an output.
 * --- ADDED ---
 */
void LED_Init(void) {
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
    /* 1. Enable GPIOA Clock */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <LED_Init+0x4c>)
 8001026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001028:	4a10      	ldr	r2, [pc, #64]	@ (800106c <LED_Init+0x4c>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6313      	str	r3, [r2, #48]	@ 0x30

    /* 2. Set PA5 to General-purpose output mode */
    GPIOA->MODER &= ~GPIO_MODER_MODER5;
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <LED_Init+0x50>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a0e      	ldr	r2, [pc, #56]	@ (8001070 <LED_Init+0x50>)
 8001036:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800103a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODER5_0;
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <LED_Init+0x50>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a0b      	ldr	r2, [pc, #44]	@ (8001070 <LED_Init+0x50>)
 8001042:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001046:	6013      	str	r3, [r2, #0]

    /* 3. (Optional) Set to Push-Pull, No-pull */
    GPIOA->OTYPER &= ~GPIO_OTYPER_OT_5;
 8001048:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <LED_Init+0x50>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	4a08      	ldr	r2, [pc, #32]	@ (8001070 <LED_Init+0x50>)
 800104e:	f023 0320 	bic.w	r3, r3, #32
 8001052:	6053      	str	r3, [r2, #4]
    GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR5;
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <LED_Init+0x50>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <LED_Init+0x50>)
 800105a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800
 8001070:	40020000 	.word	0x40020000

08001074 <ADC_Init>:

/**
 * @brief Initializes ADC1 on Channel 1 (PA1) with DMA.
 */
void ADC_Init(void) {
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
    /* 1. Enable clocks */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001078:	4b4e      	ldr	r3, [pc, #312]	@ (80011b4 <ADC_Init+0x140>)
 800107a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107c:	4a4d      	ldr	r2, [pc, #308]	@ (80011b4 <ADC_Init+0x140>)
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001084:	4b4b      	ldr	r3, [pc, #300]	@ (80011b4 <ADC_Init+0x140>)
 8001086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001088:	4a4a      	ldr	r2, [pc, #296]	@ (80011b4 <ADC_Init+0x140>)
 800108a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800108e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001090:	4b48      	ldr	r3, [pc, #288]	@ (80011b4 <ADC_Init+0x140>)
 8001092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001094:	4a47      	ldr	r2, [pc, #284]	@ (80011b4 <ADC_Init+0x140>)
 8001096:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800109a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* 2. Configure PA1 as Analog input */
    GPIOA->MODER |= GPIO_MODER_MODER1;
 800109c:	4b46      	ldr	r3, [pc, #280]	@ (80011b8 <ADC_Init+0x144>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a45      	ldr	r2, [pc, #276]	@ (80011b8 <ADC_Init+0x144>)
 80010a2:	f043 030c 	orr.w	r3, r3, #12
 80010a6:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR1;
 80010a8:	4b43      	ldr	r3, [pc, #268]	@ (80011b8 <ADC_Init+0x144>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	4a42      	ldr	r2, [pc, #264]	@ (80011b8 <ADC_Init+0x144>)
 80010ae:	f023 030c 	bic.w	r3, r3, #12
 80010b2:	60d3      	str	r3, [r2, #12]

    /* 3. Configure DMA2 Stream 0, Channel 0 */
    DMA2_Stream0->CR &= ~DMA_SxCR_EN; /* Disable stream */
 80010b4:	4b41      	ldr	r3, [pc, #260]	@ (80011bc <ADC_Init+0x148>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a40      	ldr	r2, [pc, #256]	@ (80011bc <ADC_Init+0x148>)
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream0->CR & DMA_SxCR_EN)
 80010c0:	bf00      	nop
 80010c2:	4b3e      	ldr	r3, [pc, #248]	@ (80011bc <ADC_Init+0x148>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d1f9      	bne.n	80010c2 <ADC_Init+0x4e>
        ; /* Wait for it to be disabled */

    DMA2_Stream0->CR = 0; /* Reset config */
 80010ce:	4b3b      	ldr	r3, [pc, #236]	@ (80011bc <ADC_Init+0x148>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
    DMA2_Stream0->CR |= (0 << DMA_SxCR_CHSEL_Pos); /* Channel 0 */
 80010d4:	4b39      	ldr	r3, [pc, #228]	@ (80011bc <ADC_Init+0x148>)
 80010d6:	4a39      	ldr	r2, [pc, #228]	@ (80011bc <ADC_Init+0x148>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_MINC; /* Memory increment */
 80010dc:	4b37      	ldr	r3, [pc, #220]	@ (80011bc <ADC_Init+0x148>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a36      	ldr	r2, [pc, #216]	@ (80011bc <ADC_Init+0x148>)
 80010e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010e6:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0; /* 16-bit peripheral size */
 80010e8:	4b34      	ldr	r3, [pc, #208]	@ (80011bc <ADC_Init+0x148>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a33      	ldr	r2, [pc, #204]	@ (80011bc <ADC_Init+0x148>)
 80010ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010f2:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0; /* 16-bit memory size */
 80010f4:	4b31      	ldr	r3, [pc, #196]	@ (80011bc <ADC_Init+0x148>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a30      	ldr	r2, [pc, #192]	@ (80011bc <ADC_Init+0x148>)
 80010fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010fe:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_CIRC; /* Circular mode */
 8001100:	4b2e      	ldr	r3, [pc, #184]	@ (80011bc <ADC_Init+0x148>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a2d      	ldr	r2, [pc, #180]	@ (80011bc <ADC_Init+0x148>)
 8001106:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800110a:	6013      	str	r3, [r2, #0]
    DMA2_Stream0->CR |= DMA_SxCR_PL_1; /* High priority */
 800110c:	4b2b      	ldr	r3, [pc, #172]	@ (80011bc <ADC_Init+0x148>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a2a      	ldr	r2, [pc, #168]	@ (80011bc <ADC_Init+0x148>)
 8001112:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001116:	6013      	str	r3, [r2, #0]

    /* Set addresses */
    DMA2_Stream0->PAR = (uint32_t) &ADC1->DR;
 8001118:	4b28      	ldr	r3, [pc, #160]	@ (80011bc <ADC_Init+0x148>)
 800111a:	4a29      	ldr	r2, [pc, #164]	@ (80011c0 <ADC_Init+0x14c>)
 800111c:	609a      	str	r2, [r3, #8]
    DMA2_Stream0->M0AR = (uint32_t) adc_buffer;
 800111e:	4b27      	ldr	r3, [pc, #156]	@ (80011bc <ADC_Init+0x148>)
 8001120:	4a28      	ldr	r2, [pc, #160]	@ (80011c4 <ADC_Init+0x150>)
 8001122:	60da      	str	r2, [r3, #12]
    DMA2_Stream0->NDTR = FFT_SIZE;
 8001124:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <ADC_Init+0x148>)
 8001126:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800112a:	605a      	str	r2, [r3, #4]

    /* Clear flags */
    DMA2->LIFCR = DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0 | DMA_LIFCR_CTEIF0 |
 800112c:	4b26      	ldr	r3, [pc, #152]	@ (80011c8 <ADC_Init+0x154>)
 800112e:	223d      	movs	r2, #61	@ 0x3d
 8001130:	609a      	str	r2, [r3, #8]
    DMA_LIFCR_CDMEIF0 | DMA_LIFCR_CFEIF0;

    /* Enable DMA stream */
    DMA2_Stream0->CR |= DMA_SxCR_EN;
 8001132:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <ADC_Init+0x148>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a21      	ldr	r2, [pc, #132]	@ (80011bc <ADC_Init+0x148>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6013      	str	r3, [r2, #0]

    /* 4. Configure ADC1 */
    ADC1->CR1 = 0;
 800113e:	4b23      	ldr	r3, [pc, #140]	@ (80011cc <ADC_Init+0x158>)
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
    ADC1->CR2 = 0;
 8001144:	4b21      	ldr	r3, [pc, #132]	@ (80011cc <ADC_Init+0x158>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]

    ADC1->CR1 &= ~ADC_CR1_SCAN; /* Disable scan mode */
 800114a:	4b20      	ldr	r3, [pc, #128]	@ (80011cc <ADC_Init+0x158>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	4a1f      	ldr	r2, [pc, #124]	@ (80011cc <ADC_Init+0x158>)
 8001150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001154:	6053      	str	r3, [r2, #4]
    ADC1->CR2 |= ADC_CR2_CONT; /* Continuous conversion mode */
 8001156:	4b1d      	ldr	r3, [pc, #116]	@ (80011cc <ADC_Init+0x158>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	4a1c      	ldr	r2, [pc, #112]	@ (80011cc <ADC_Init+0x158>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6093      	str	r3, [r2, #8]
    ADC1->CR2 &= ~ADC_CR2_ALIGN; /* Right alignment */
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <ADC_Init+0x158>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <ADC_Init+0x158>)
 8001168:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800116c:	6093      	str	r3, [r2, #8]

    /* Set sequence (1 conversion, Channel 1) */
    ADC1->SQR1 = 0;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <ADC_Init+0x158>)
 8001170:	2200      	movs	r2, #0
 8001172:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = 1;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <ADC_Init+0x158>)
 8001176:	2201      	movs	r2, #1
 8001178:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable DMA requests */
    ADC1->CR2 |= ADC_CR2_DMA;
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <ADC_Init+0x158>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	4a13      	ldr	r2, [pc, #76]	@ (80011cc <ADC_Init+0x158>)
 8001180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001184:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_DDS; /* DMA request on each conversion */
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <ADC_Init+0x158>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	4a10      	ldr	r2, [pc, #64]	@ (80011cc <ADC_Init+0x158>)
 800118c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001190:	6093      	str	r3, [r2, #8]

    /* Enable ADC */
    ADC1->CR2 |= ADC_CR2_ADON;
 8001192:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <ADC_Init+0x158>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	4a0d      	ldr	r2, [pc, #52]	@ (80011cc <ADC_Init+0x158>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6093      	str	r3, [r2, #8]
    HAL_Delay(1); /* Wait for ADC stable */
 800119e:	2001      	movs	r0, #1
 80011a0:	f000 fd60 	bl	8001c64 <HAL_Delay>

    /* Start conversion */
    ADC1->CR2 |= ADC_CR2_SWSTART;
 80011a4:	4b09      	ldr	r3, [pc, #36]	@ (80011cc <ADC_Init+0x158>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <ADC_Init+0x158>)
 80011aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80011ae:	6093      	str	r3, [r2, #8]
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020000 	.word	0x40020000
 80011bc:	40026410 	.word	0x40026410
 80011c0:	4001204c 	.word	0x4001204c
 80011c4:	200001f0 	.word	0x200001f0
 80011c8:	40026400 	.word	0x40026400
 80011cc:	40012000 	.word	0x40012000

080011d0 <UART_Init>:

/**
 * @brief Initializes USART2 (PA2-TX) at 115200 baud.
 */
void UART_Init(void) {
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
    /* 1. Enable clocks */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <UART_Init+0x74>)
 80011d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001244 <UART_Init+0x74>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <UART_Init+0x74>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	4a17      	ldr	r2, [pc, #92]	@ (8001244 <UART_Init+0x74>)
 80011e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ea:	6413      	str	r3, [r2, #64]	@ 0x40

    /* 2. Configure PA2 (TX) */
    GPIOA->MODER &= ~(GPIO_MODER_MODER2);
 80011ec:	4b16      	ldr	r3, [pc, #88]	@ (8001248 <UART_Init+0x78>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a15      	ldr	r2, [pc, #84]	@ (8001248 <UART_Init+0x78>)
 80011f2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011f6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODER2_1; /* Alternate function */
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <UART_Init+0x78>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <UART_Init+0x78>)
 80011fe:	f043 0320 	orr.w	r3, r3, #32
 8001202:	6013      	str	r3, [r2, #0]
    GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEED2; /* High speed */
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <UART_Init+0x78>)
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	4a0f      	ldr	r2, [pc, #60]	@ (8001248 <UART_Init+0x78>)
 800120a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800120e:	6093      	str	r3, [r2, #8]
    GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos); /* AF7 (USART2) */
 8001210:	4b0d      	ldr	r3, [pc, #52]	@ (8001248 <UART_Init+0x78>)
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	4a0c      	ldr	r2, [pc, #48]	@ (8001248 <UART_Init+0x78>)
 8001216:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800121a:	6213      	str	r3, [r2, #32]
     * PCLK1 = 8MHz (from 16MHz HSI / 2)
     * BRR = 8,000,000 / (16 * 115200) = 4.34
     * Mantissa = 4, Fraction = 0.34 * 16 = 5.44 -> 5
     * BRR = 0x45
     */
    USART2->BRR = 0x0045;
 800121c:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <UART_Init+0x7c>)
 800121e:	2245      	movs	r2, #69	@ 0x45
 8001220:	609a      	str	r2, [r3, #8]

    /* 4. Enable Transmitter and USART */
    USART2->CR1 |= USART_CR1_TE;
 8001222:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <UART_Init+0x7c>)
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	4a09      	ldr	r2, [pc, #36]	@ (800124c <UART_Init+0x7c>)
 8001228:	f043 0308 	orr.w	r3, r3, #8
 800122c:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_UE;
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <UART_Init+0x7c>)
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	4a06      	ldr	r2, [pc, #24]	@ (800124c <UART_Init+0x7c>)
 8001234:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001238:	60d3      	str	r3, [r2, #12]
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	40023800 	.word	0x40023800
 8001248:	40020000 	.word	0x40020000
 800124c:	40004400 	.word	0x40004400

08001250 <UART_SendChar>:

/**
 * @brief Sends a single character via UART.
 */
void UART_SendChar(char c) {
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
    /* Wait for Transmit Data Register to be empty */
    while (!(USART2->SR & USART_SR_TXE))
 800125a:	bf00      	nop
 800125c:	4b07      	ldr	r3, [pc, #28]	@ (800127c <UART_SendChar+0x2c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0f9      	beq.n	800125c <UART_SendChar+0xc>
        ;

    /* Send data */
    USART2->DR = c;
 8001268:	4a04      	ldr	r2, [pc, #16]	@ (800127c <UART_SendChar+0x2c>)
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	6053      	str	r3, [r2, #4]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40004400 	.word	0x40004400

08001280 <UART_SendString>:

/**
 * @brief Sends a null-terminated string via UART.
 */
void UART_SendString(char *s) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
    while (*s) {
 8001288:	e006      	b.n	8001298 <UART_SendString+0x18>
        UART_SendChar(*s++);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	1c5a      	adds	r2, r3, #1
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ffdc 	bl	8001250 <UART_SendChar>
    while (*s) {
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f4      	bne.n	800128a <UART_SendString+0xa>
    }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 */
void SystemClock_Config(void) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b094      	sub	sp, #80	@ 0x50
 80012b0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012b2:	f107 0320 	add.w	r3, r7, #32
 80012b6:	2230      	movs	r2, #48	@ 0x30
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 ff7d 	bl	80031ba <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]

    /* Configure the main internal regulator output voltage */
    __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	2300      	movs	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	4b23      	ldr	r3, [pc, #140]	@ (8001364 <SystemClock_Config+0xb8>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d8:	4a22      	ldr	r2, [pc, #136]	@ (8001364 <SystemClock_Config+0xb8>)
 80012da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012de:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e0:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <SystemClock_Config+0xb8>)
 80012e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012ec:	2300      	movs	r3, #0
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001368 <SystemClock_Config+0xbc>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001368 <SystemClock_Config+0xbc>)
 80012fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <SystemClock_Config+0xbc>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	687b      	ldr	r3, [r7, #4]

    /* Initializes the RCC Oscillators */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800130c:	2302      	movs	r3, #2
 800130e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001310:	2301      	movs	r3, #1
 8001312:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001314:	2310      	movs	r3, #16
 8001316:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001318:	2300      	movs	r3, #0
 800131a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800131c:	f107 0320 	add.w	r3, r7, #32
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fda9 	bl	8001e78 <HAL_RCC_OscConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x84>
        Error_Handler();
 800132c:	f000 f81e 	bl	800136c <Error_Handler>
    }

    /* Initializes the CPU, AHB and APB buses clocks */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001330:	230f      	movs	r3, #15
 8001332:	60fb      	str	r3, [r7, #12]
            | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2; /* 16MHz / 2 = 8MHz */
 800133c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001340:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001346:	f107 030c 	add.w	r3, r7, #12
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f001 f80b 	bl	8002368 <HAL_RCC_ClockConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <SystemClock_Config+0xb0>
        Error_Handler();
 8001358:	f000 f808 	bl	800136c <Error_Handler>
    }
}
 800135c:	bf00      	nop
 800135e:	3750      	adds	r7, #80	@ 0x50
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40007000 	.word	0x40007000

0800136c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 */
void Error_Handler(void) {
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
    __disable_irq();
    while (1) {
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <Error_Handler+0x8>

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <HAL_MspInit+0x4c>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	4a0f      	ldr	r2, [pc, #60]	@ (80013c4 <HAL_MspInit+0x4c>)
 8001388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800138c:	6453      	str	r3, [r2, #68]	@ 0x44
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <HAL_MspInit+0x4c>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <HAL_MspInit+0x4c>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a2:	4a08      	ldr	r2, [pc, #32]	@ (80013c4 <HAL_MspInit+0x4c>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <HAL_MspInit+0x4c>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800

080013c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013cc:	bf00      	nop
 80013ce:	e7fd      	b.n	80013cc <NMI_Handler+0x4>

080013d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <HardFault_Handler+0x4>

080013d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <MemManage_Handler+0x4>

080013e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <BusFault_Handler+0x4>

080013e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <UsageFault_Handler+0x4>

080013f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800141e:	f000 fc01 	bl	8001c24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}

08001426 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  return 1;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <_kill>:

int _kill(int pid, int sig)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001440:	f001 ff0e 	bl	8003260 <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	2216      	movs	r2, #22
 8001448:	601a      	str	r2, [r3, #0]
  return -1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_exit>:

void _exit (int status)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800145e:	f04f 31ff 	mov.w	r1, #4294967295
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ffe7 	bl	8001436 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <_exit+0x12>

0800146c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	e00a      	b.n	8001494 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800147e:	f3af 8000 	nop.w
 8001482:	4601      	mov	r1, r0
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	60ba      	str	r2, [r7, #8]
 800148a:	b2ca      	uxtb	r2, r1
 800148c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	dbf0      	blt.n	800147e <_read+0x12>
  }

  return len;
 800149c:	687b      	ldr	r3, [r7, #4]
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b086      	sub	sp, #24
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	e009      	b.n	80014cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	1c5a      	adds	r2, r3, #1
 80014bc:	60ba      	str	r2, [r7, #8]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	3301      	adds	r3, #1
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dbf1      	blt.n	80014b8 <_write+0x12>
  }
  return len;
 80014d4:	687b      	ldr	r3, [r7, #4]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <_close>:

int _close(int file)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001506:	605a      	str	r2, [r3, #4]
  return 0;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <_isatty>:

int _isatty(int file)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800151e:	2301      	movs	r3, #1
}
 8001520:	4618      	mov	r0, r3
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001550:	4a14      	ldr	r2, [pc, #80]	@ (80015a4 <_sbrk+0x5c>)
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <_sbrk+0x60>)
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001564:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <_sbrk+0x64>)
 8001566:	4a12      	ldr	r2, [pc, #72]	@ (80015b0 <_sbrk+0x68>)
 8001568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800156a:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	429a      	cmp	r2, r3
 8001576:	d207      	bcs.n	8001588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001578:	f001 fe72 	bl	8003260 <__errno>
 800157c:	4603      	mov	r3, r0
 800157e:	220c      	movs	r2, #12
 8001580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
 8001586:	e009      	b.n	800159c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <_sbrk+0x64>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158e:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	4a05      	ldr	r2, [pc, #20]	@ (80015ac <_sbrk+0x64>)
 8001598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20018000 	.word	0x20018000
 80015a8:	00000400 	.word	0x00000400
 80015ac:	20000a18 	.word	0x20000a18
 80015b0:	20000b70 	.word	0x20000b70

080015b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <SystemInit+0x20>)
 80015ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015be:	4a05      	ldr	r2, [pc, #20]	@ (80015d4 <SystemInit+0x20>)
 80015c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80015d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001610 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015dc:	f7ff ffea 	bl	80015b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015e2:	490d      	ldr	r1, [pc, #52]	@ (8001618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015e4:	4a0d      	ldr	r2, [pc, #52]	@ (800161c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001624 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001606:	f001 fe31 	bl	800326c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800160a:	f7ff fc6b 	bl	8000ee4 <main>
  bx  lr    
 800160e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001610:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001618:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800161c:	08018c44 	.word	0x08018c44
  ldr r2, =_sbss
 8001620:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001624:	20000b6c 	.word	0x20000b6c

08001628 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC_IRQHandler>
	...

0800162c <arm_cfft_init_2048_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(2048,1024)
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	2300      	movs	r3, #0
 8001636:	73fb      	strb	r3, [r7, #15]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800163e:	801a      	strh	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <arm_cfft_init_2048_f32+0x44>)
 8001648:	899a      	ldrh	r2, [r3, #12]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	819a      	strh	r2, [r3, #12]
 800164e:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <arm_cfft_init_2048_f32+0x44>)
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <arm_cfft_init_2048_f32+0x44>)
 8001658:	685a      	ldr	r2, [r3, #4]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001662:	4618      	mov	r0, r3
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	080188b0 	.word	0x080188b0

08001674 <arm_cfft_init_1024_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(1024,1024)
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	2300      	movs	r3, #0
 800167e:	73fb      	strb	r3, [r7, #15]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001686:	801a      	strh	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <arm_cfft_init_1024_f32+0x44>)
 8001690:	899a      	ldrh	r2, [r3, #12]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	819a      	strh	r2, [r3, #12]
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <arm_cfft_init_1024_f32+0x44>)
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <arm_cfft_init_1024_f32+0x44>)
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016aa:	4618      	mov	r0, r3
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	080188a0 	.word	0x080188a0

080016bc <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256)
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ce:	801a      	strh	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <arm_cfft_init_512_f32+0x44>)
 80016d8:	899a      	ldrh	r2, [r3, #12]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	819a      	strh	r2, [r3, #12]
 80016de:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <arm_cfft_init_512_f32+0x44>)
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <arm_cfft_init_512_f32+0x44>)
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	4618      	mov	r0, r3
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	08018890 	.word	0x08018890

08001704 <arm_cfft_init_256_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(256,256)
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	2300      	movs	r3, #0
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001716:	801a      	strh	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	4b0a      	ldr	r3, [pc, #40]	@ (8001748 <arm_cfft_init_256_f32+0x44>)
 8001720:	899a      	ldrh	r2, [r3, #12]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	819a      	strh	r2, [r3, #12]
 8001726:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <arm_cfft_init_256_f32+0x44>)
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <arm_cfft_init_256_f32+0x44>)
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	08018880 	.word	0x08018880

0800174c <arm_cfft_init_128_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(128,64)
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	2300      	movs	r3, #0
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2280      	movs	r2, #128	@ 0x80
 800175c:	801a      	strh	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	4b09      	ldr	r3, [pc, #36]	@ (800178c <arm_cfft_init_128_f32+0x40>)
 8001766:	899a      	ldrh	r2, [r3, #12]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	819a      	strh	r2, [r3, #12]
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <arm_cfft_init_128_f32+0x40>)
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <arm_cfft_init_128_f32+0x40>)
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001780:	4618      	mov	r0, r3
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	08018870 	.word	0x08018870

08001790 <arm_cfft_init_64_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(64,64)
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	2300      	movs	r3, #0
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2240      	movs	r2, #64	@ 0x40
 80017a0:	801a      	strh	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <arm_cfft_init_64_f32+0x40>)
 80017aa:	899a      	ldrh	r2, [r3, #12]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	819a      	strh	r2, [r3, #12]
 80017b0:	4b07      	ldr	r3, [pc, #28]	@ (80017d0 <arm_cfft_init_64_f32+0x40>)
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <arm_cfft_init_64_f32+0x40>)
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017c4:	4618      	mov	r0, r3
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	08018860 	.word	0x08018860

080017d4 <arm_cfft_init_32_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(32,16)
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	2300      	movs	r3, #0
 80017de:	73fb      	strb	r3, [r7, #15]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2220      	movs	r2, #32
 80017e4:	801a      	strh	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	4b09      	ldr	r3, [pc, #36]	@ (8001814 <arm_cfft_init_32_f32+0x40>)
 80017ee:	899a      	ldrh	r2, [r3, #12]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	819a      	strh	r2, [r3, #12]
 80017f4:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <arm_cfft_init_32_f32+0x40>)
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <arm_cfft_init_32_f32+0x40>)
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	08018850 	.word	0x08018850

08001818 <arm_cfft_init_16_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(16,16)
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	2300      	movs	r3, #0
 8001822:	73fb      	strb	r3, [r7, #15]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2210      	movs	r2, #16
 8001828:	801a      	strh	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <arm_cfft_init_16_f32+0x40>)
 8001832:	899a      	ldrh	r2, [r3, #12]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	819a      	strh	r2, [r3, #12]
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <arm_cfft_init_16_f32+0x40>)
 800183a:	689a      	ldr	r2, [r3, #8]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <arm_cfft_init_16_f32+0x40>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184c:	4618      	mov	r0, r3
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	08018840 	.word	0x08018840

0800185c <arm_rfft_fast_init_32_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_32_f32( arm_rfft_fast_instance_f32 * S ) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d102      	bne.n	8001870 <arm_rfft_fast_init_32_f32+0x14>
 800186a:	f04f 33ff 	mov.w	r3, #4294967295
 800186e:	e013      	b.n	8001898 <arm_rfft_fast_init_32_f32+0x3c>

  status=arm_cfft_init_16_f32(&(S->Sint));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff ffd0 	bl	8001818 <arm_cfft_init_16_f32>
 8001878:	4603      	mov	r3, r0
 800187a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800187c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d002      	beq.n	800188a <arm_rfft_fast_init_32_f32+0x2e>
  {
    return(status);
 8001884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001888:	e006      	b.n	8001898 <arm_rfft_fast_init_32_f32+0x3c>
  }

  S->fftLenRFFT = 32U;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2220      	movs	r2, #32
 800188e:	821a      	strh	r2, [r3, #16]
  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a03      	ldr	r2, [pc, #12]	@ (80018a0 <arm_rfft_fast_init_32_f32+0x44>)
 8001894:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	080108c0 	.word	0x080108c0

080018a4 <arm_rfft_fast_init_64_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_64_f32( arm_rfft_fast_instance_f32 * S ) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <arm_rfft_fast_init_64_f32+0x14>
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	e013      	b.n	80018e0 <arm_rfft_fast_init_64_f32+0x3c>

  status=arm_cfft_init_32_f32(&(S->Sint));
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff ff8a 	bl	80017d4 <arm_cfft_init_32_f32>
 80018c0:	4603      	mov	r3, r0
 80018c2:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80018c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <arm_rfft_fast_init_64_f32+0x2e>
  {
    return(status);
 80018cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d0:	e006      	b.n	80018e0 <arm_rfft_fast_init_64_f32+0x3c>
  }
  S->fftLenRFFT = 64U;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2240      	movs	r2, #64	@ 0x40
 80018d6:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a03      	ldr	r2, [pc, #12]	@ (80018e8 <arm_rfft_fast_init_64_f32+0x44>)
 80018dc:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	08010940 	.word	0x08010940

080018ec <arm_rfft_fast_init_128_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_128_f32( arm_rfft_fast_instance_f32 * S ) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d102      	bne.n	8001900 <arm_rfft_fast_init_128_f32+0x14>
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
 80018fe:	e013      	b.n	8001928 <arm_rfft_fast_init_128_f32+0x3c>

  status=arm_cfft_init_64_f32(&(S->Sint));
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff ff44 	bl	8001790 <arm_cfft_init_64_f32>
 8001908:	4603      	mov	r3, r0
 800190a:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 800190c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d002      	beq.n	800191a <arm_rfft_fast_init_128_f32+0x2e>
  {
    return(status);
 8001914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001918:	e006      	b.n	8001928 <arm_rfft_fast_init_128_f32+0x3c>
  }
  S->fftLenRFFT = 128;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2280      	movs	r2, #128	@ 0x80
 800191e:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a03      	ldr	r2, [pc, #12]	@ (8001930 <arm_rfft_fast_init_128_f32+0x44>)
 8001924:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001926:	2300      	movs	r3, #0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	08010a40 	.word	0x08010a40

08001934 <arm_rfft_fast_init_256_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
*/

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_256_f32( arm_rfft_fast_instance_f32 * S ) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d102      	bne.n	8001948 <arm_rfft_fast_init_256_f32+0x14>
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e014      	b.n	8001972 <arm_rfft_fast_init_256_f32+0x3e>

  status=arm_cfft_init_128_f32(&(S->Sint));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fefe 	bl	800174c <arm_cfft_init_128_f32>
 8001950:	4603      	mov	r3, r0
 8001952:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8001954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d002      	beq.n	8001962 <arm_rfft_fast_init_256_f32+0x2e>
  {
    return(status);
 800195c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001960:	e007      	b.n	8001972 <arm_rfft_fast_init_256_f32+0x3e>
  }
  S->fftLenRFFT = 256U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001968:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a03      	ldr	r2, [pc, #12]	@ (800197c <arm_rfft_fast_init_256_f32+0x48>)
 800196e:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	08010c40 	.word	0x08010c40

08001980 <arm_rfft_fast_init_512_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_512_f32( arm_rfft_fast_instance_f32 * S ) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d102      	bne.n	8001994 <arm_rfft_fast_init_512_f32+0x14>
 800198e:	f04f 33ff 	mov.w	r3, #4294967295
 8001992:	e014      	b.n	80019be <arm_rfft_fast_init_512_f32+0x3e>

  status=arm_cfft_init_256_f32(&(S->Sint));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff feb4 	bl	8001704 <arm_cfft_init_256_f32>
 800199c:	4603      	mov	r3, r0
 800199e:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80019a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <arm_rfft_fast_init_512_f32+0x2e>
  {
    return(status);
 80019a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ac:	e007      	b.n	80019be <arm_rfft_fast_init_512_f32+0x3e>
  }
  S->fftLenRFFT = 512U;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019b4:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a03      	ldr	r2, [pc, #12]	@ (80019c8 <arm_rfft_fast_init_512_f32+0x48>)
 80019ba:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	08011040 	.word	0x08011040

080019cc <arm_rfft_fast_init_1024_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d102      	bne.n	80019e0 <arm_rfft_fast_init_1024_f32+0x14>
 80019da:	f04f 33ff 	mov.w	r3, #4294967295
 80019de:	e014      	b.n	8001a0a <arm_rfft_fast_init_1024_f32+0x3e>

  status=arm_cfft_init_512_f32(&(S->Sint));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff fe6a 	bl	80016bc <arm_cfft_init_512_f32>
 80019e8:	4603      	mov	r3, r0
 80019ea:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 80019ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <arm_rfft_fast_init_1024_f32+0x2e>
  {
    return(status);
 80019f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f8:	e007      	b.n	8001a0a <arm_rfft_fast_init_1024_f32+0x3e>
  }
  S->fftLenRFFT = 1024U;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a00:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a03      	ldr	r2, [pc, #12]	@ (8001a14 <arm_rfft_fast_init_1024_f32+0x48>)
 8001a06:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	08011840 	.word	0x08011840

08001a18 <arm_rfft_fast_init_2048_f32>:
  @param[in,out] S  points to an arm_rfft_fast_instance_f32 structure
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */
ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_2048_f32( arm_rfft_fast_instance_f32 * S ) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <arm_rfft_fast_init_2048_f32+0x14>
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	e014      	b.n	8001a56 <arm_rfft_fast_init_2048_f32+0x3e>

  status=arm_cfft_init_1024_f32(&(S->Sint));
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff fe20 	bl	8001674 <arm_cfft_init_1024_f32>
 8001a34:	4603      	mov	r3, r0
 8001a36:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8001a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d002      	beq.n	8001a46 <arm_rfft_fast_init_2048_f32+0x2e>
  {
    return(status);
 8001a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a44:	e007      	b.n	8001a56 <arm_rfft_fast_init_2048_f32+0x3e>
  }
  S->fftLenRFFT = 2048U;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a4c:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a03      	ldr	r2, [pc, #12]	@ (8001a60 <arm_rfft_fast_init_2048_f32+0x48>)
 8001a52:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	08012840 	.word	0x08012840

08001a64 <arm_rfft_fast_init_4096_f32>:
  @return        execution status
                   - \ref ARM_MATH_SUCCESS        : Operation successful
                   - \ref ARM_MATH_ARGUMENT_ERROR : an error is detected
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_4096_f32( arm_rfft_fast_instance_f32 * S ) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d102      	bne.n	8001a78 <arm_rfft_fast_init_4096_f32+0x14>
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	e014      	b.n	8001aa2 <arm_rfft_fast_init_4096_f32+0x3e>

  status=arm_cfft_init_2048_f32(&(S->Sint));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fdd6 	bl	800162c <arm_cfft_init_2048_f32>
 8001a80:	4603      	mov	r3, r0
 8001a82:	73fb      	strb	r3, [r7, #15]
  if (status != ARM_MATH_SUCCESS)
 8001a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d002      	beq.n	8001a92 <arm_rfft_fast_init_4096_f32+0x2e>
  {
    return(status);
 8001a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a90:	e007      	b.n	8001aa2 <arm_rfft_fast_init_4096_f32+0x3e>
  }
  S->fftLenRFFT = 4096U;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a98:	821a      	strh	r2, [r3, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a03      	ldr	r2, [pc, #12]	@ (8001aac <arm_rfft_fast_init_4096_f32+0x48>)
 8001a9e:	615a      	str	r2, [r3, #20]

  return ARM_MATH_SUCCESS;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	08014840 	.word	0x08014840

08001ab0 <arm_rfft_fast_init_f32>:
 */

ARM_DSP_ATTRIBUTE arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
  arm_status status;


  switch (fftLen)
 8001abc:	887b      	ldrh	r3, [r7, #2]
 8001abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ac2:	d023      	beq.n	8001b0c <arm_rfft_fast_init_f32+0x5c>
 8001ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ac8:	dc50      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001aca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ace:	d023      	beq.n	8001b18 <arm_rfft_fast_init_f32+0x68>
 8001ad0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ad4:	dc4a      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001ad6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ada:	d023      	beq.n	8001b24 <arm_rfft_fast_init_f32+0x74>
 8001adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ae0:	dc44      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ae6:	d023      	beq.n	8001b30 <arm_rfft_fast_init_f32+0x80>
 8001ae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001aec:	dc3e      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001af2:	d023      	beq.n	8001b3c <arm_rfft_fast_init_f32+0x8c>
 8001af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001af8:	dc38      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001afa:	2b80      	cmp	r3, #128	@ 0x80
 8001afc:	d024      	beq.n	8001b48 <arm_rfft_fast_init_f32+0x98>
 8001afe:	2b80      	cmp	r3, #128	@ 0x80
 8001b00:	dc34      	bgt.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
 8001b02:	2b20      	cmp	r3, #32
 8001b04:	d02c      	beq.n	8001b60 <arm_rfft_fast_init_f32+0xb0>
 8001b06:	2b40      	cmp	r3, #64	@ 0x40
 8001b08:	d024      	beq.n	8001b54 <arm_rfft_fast_init_f32+0xa4>
 8001b0a:	e02f      	b.n	8001b6c <arm_rfft_fast_init_f32+0xbc>
  {
  case 4096U:
    status = arm_rfft_fast_init_4096_f32(S);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f7ff ffa9 	bl	8001a64 <arm_rfft_fast_init_4096_f32>
 8001b12:	4603      	mov	r3, r0
 8001b14:	73fb      	strb	r3, [r7, #15]
    break;
 8001b16:	e02c      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 2048U:
    status = arm_rfft_fast_init_2048_f32(S);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ff7d 	bl	8001a18 <arm_rfft_fast_init_2048_f32>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	73fb      	strb	r3, [r7, #15]
    break;
 8001b22:	e026      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 1024U:
    status = arm_rfft_fast_init_1024_f32(S);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff51 	bl	80019cc <arm_rfft_fast_init_1024_f32>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	73fb      	strb	r3, [r7, #15]
    break;
 8001b2e:	e020      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 512U:
    status = arm_rfft_fast_init_512_f32(S);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff25 	bl	8001980 <arm_rfft_fast_init_512_f32>
 8001b36:	4603      	mov	r3, r0
 8001b38:	73fb      	strb	r3, [r7, #15]
    break;
 8001b3a:	e01a      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 256U:
    status = arm_rfft_fast_init_256_f32(S);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff fef9 	bl	8001934 <arm_rfft_fast_init_256_f32>
 8001b42:	4603      	mov	r3, r0
 8001b44:	73fb      	strb	r3, [r7, #15]
    break;
 8001b46:	e014      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 128U:
    status = arm_rfft_fast_init_128_f32(S);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff fecf 	bl	80018ec <arm_rfft_fast_init_128_f32>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	73fb      	strb	r3, [r7, #15]
    break;
 8001b52:	e00e      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 64U:
    status = arm_rfft_fast_init_64_f32(S);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff fea5 	bl	80018a4 <arm_rfft_fast_init_64_f32>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8001b5e:	e008      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  case 32U:
    status = arm_rfft_fast_init_32_f32(S);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff fe7b 	bl	800185c <arm_rfft_fast_init_32_f32>
 8001b66:	4603      	mov	r3, r0
 8001b68:	73fb      	strb	r3, [r7, #15]
    break;
 8001b6a:	e002      	b.n	8001b72 <arm_rfft_fast_init_f32+0xc2>
  default:
    return(ARM_MATH_ARGUMENT_ERROR);
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b70:	e001      	b.n	8001b76 <arm_rfft_fast_init_f32+0xc6>
    break;
  }

  return(status);
 8001b72:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b84:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc0 <HAL_Init+0x40>)
 8001b8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <HAL_Init+0x40>)
 8001b96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a07      	ldr	r2, [pc, #28]	@ (8001bc0 <HAL_Init+0x40>)
 8001ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba8:	2003      	movs	r0, #3
 8001baa:	f000 f931 	bl	8001e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bae:	200f      	movs	r0, #15
 8001bb0:	f000 f808 	bl	8001bc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb4:	f7ff fbe0 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bcc:	4b12      	ldr	r3, [pc, #72]	@ (8001c18 <HAL_InitTick+0x54>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <HAL_InitTick+0x58>)
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 f93b 	bl	8001e5e <HAL_SYSTICK_Config>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e00e      	b.n	8001c10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b0f      	cmp	r3, #15
 8001bf6:	d80a      	bhi.n	8001c0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001c00:	f000 f911 	bl	8001e26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c04:	4a06      	ldr	r2, [pc, #24]	@ (8001c20 <HAL_InitTick+0x5c>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	e000      	b.n	8001c10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20000000 	.word	0x20000000
 8001c1c:	20000008 	.word	0x20000008
 8001c20:	20000004 	.word	0x20000004

08001c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_IncTick+0x20>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <HAL_IncTick+0x24>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4413      	add	r3, r2
 8001c34:	4a04      	ldr	r2, [pc, #16]	@ (8001c48 <HAL_IncTick+0x24>)
 8001c36:	6013      	str	r3, [r2, #0]
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	20000008 	.word	0x20000008
 8001c48:	20000a1c 	.word	0x20000a1c

08001c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c50:	4b03      	ldr	r3, [pc, #12]	@ (8001c60 <HAL_GetTick+0x14>)
 8001c52:	681b      	ldr	r3, [r3, #0]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	20000a1c 	.word	0x20000a1c

08001c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c6c:	f7ff ffee 	bl	8001c4c <HAL_GetTick>
 8001c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7c:	d005      	beq.n	8001c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <HAL_Delay+0x44>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	461a      	mov	r2, r3
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4413      	add	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c8a:	bf00      	nop
 8001c8c:	f7ff ffde 	bl	8001c4c <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d8f7      	bhi.n	8001c8c <HAL_Delay+0x28>
  {
  }
}
 8001c9c:	bf00      	nop
 8001c9e:	bf00      	nop
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000008 	.word	0x20000008

08001cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cc8:	4013      	ands	r3, r2
 8001cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cde:	4a04      	ldr	r2, [pc, #16]	@ (8001cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	60d3      	str	r3, [r2, #12]
}
 8001ce4:	bf00      	nop
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cf8:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <__NVIC_GetPriorityGrouping+0x18>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	0a1b      	lsrs	r3, r3, #8
 8001cfe:	f003 0307 	and.w	r3, r3, #7
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	6039      	str	r1, [r7, #0]
 8001d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	db0a      	blt.n	8001d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	490c      	ldr	r1, [pc, #48]	@ (8001d5c <__NVIC_SetPriority+0x4c>)
 8001d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2e:	0112      	lsls	r2, r2, #4
 8001d30:	b2d2      	uxtb	r2, r2
 8001d32:	440b      	add	r3, r1
 8001d34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d38:	e00a      	b.n	8001d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	4908      	ldr	r1, [pc, #32]	@ (8001d60 <__NVIC_SetPriority+0x50>)
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	3b04      	subs	r3, #4
 8001d48:	0112      	lsls	r2, r2, #4
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	440b      	add	r3, r1
 8001d4e:	761a      	strb	r2, [r3, #24]
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	e000e100 	.word	0xe000e100
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b089      	sub	sp, #36	@ 0x24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	f1c3 0307 	rsb	r3, r3, #7
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	bf28      	it	cs
 8001d82:	2304      	movcs	r3, #4
 8001d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	3304      	adds	r3, #4
 8001d8a:	2b06      	cmp	r3, #6
 8001d8c:	d902      	bls.n	8001d94 <NVIC_EncodePriority+0x30>
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3b03      	subs	r3, #3
 8001d92:	e000      	b.n	8001d96 <NVIC_EncodePriority+0x32>
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d98:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43da      	mvns	r2, r3
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	401a      	ands	r2, r3
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dac:	f04f 31ff 	mov.w	r1, #4294967295
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	fa01 f303 	lsl.w	r3, r1, r3
 8001db6:	43d9      	mvns	r1, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	4313      	orrs	r3, r2
         );
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3724      	adds	r7, #36	@ 0x24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ddc:	d301      	bcc.n	8001de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dde:	2301      	movs	r3, #1
 8001de0:	e00f      	b.n	8001e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001de2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e0c <SysTick_Config+0x40>)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dea:	210f      	movs	r1, #15
 8001dec:	f04f 30ff 	mov.w	r0, #4294967295
 8001df0:	f7ff ff8e 	bl	8001d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001df4:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <SysTick_Config+0x40>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dfa:	4b04      	ldr	r3, [pc, #16]	@ (8001e0c <SysTick_Config+0x40>)
 8001dfc:	2207      	movs	r2, #7
 8001dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	e000e010 	.word	0xe000e010

08001e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff ff47 	bl	8001cac <__NVIC_SetPriorityGrouping>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b086      	sub	sp, #24
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e38:	f7ff ff5c 	bl	8001cf4 <__NVIC_GetPriorityGrouping>
 8001e3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	68b9      	ldr	r1, [r7, #8]
 8001e42:	6978      	ldr	r0, [r7, #20]
 8001e44:	f7ff ff8e 	bl	8001d64 <NVIC_EncodePriority>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff5d 	bl	8001d10 <__NVIC_SetPriority>
}
 8001e56:	bf00      	nop
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b082      	sub	sp, #8
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7ff ffb0 	bl	8001dcc <SysTick_Config>
 8001e6c:	4603      	mov	r3, r0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e267      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d075      	beq.n	8001f82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e96:	4b88      	ldr	r3, [pc, #544]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 030c 	and.w	r3, r3, #12
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d00c      	beq.n	8001ebc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ea2:	4b85      	ldr	r3, [pc, #532]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eaa:	2b08      	cmp	r3, #8
 8001eac:	d112      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eae:	4b82      	ldr	r3, [pc, #520]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eba:	d10b      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ebc:	4b7e      	ldr	r3, [pc, #504]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d05b      	beq.n	8001f80 <HAL_RCC_OscConfig+0x108>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d157      	bne.n	8001f80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e242      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001edc:	d106      	bne.n	8001eec <HAL_RCC_OscConfig+0x74>
 8001ede:	4b76      	ldr	r3, [pc, #472]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a75      	ldr	r2, [pc, #468]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	e01d      	b.n	8001f28 <HAL_RCC_OscConfig+0xb0>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ef4:	d10c      	bne.n	8001f10 <HAL_RCC_OscConfig+0x98>
 8001ef6:	4b70      	ldr	r3, [pc, #448]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a6f      	ldr	r2, [pc, #444]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	4b6d      	ldr	r3, [pc, #436]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a6c      	ldr	r2, [pc, #432]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	e00b      	b.n	8001f28 <HAL_RCC_OscConfig+0xb0>
 8001f10:	4b69      	ldr	r3, [pc, #420]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a68      	ldr	r2, [pc, #416]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	4b66      	ldr	r3, [pc, #408]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a65      	ldr	r2, [pc, #404]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d013      	beq.n	8001f58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f30:	f7ff fe8c 	bl	8001c4c <HAL_GetTick>
 8001f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f38:	f7ff fe88 	bl	8001c4c <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b64      	cmp	r3, #100	@ 0x64
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e207      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4a:	4b5b      	ldr	r3, [pc, #364]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f0      	beq.n	8001f38 <HAL_RCC_OscConfig+0xc0>
 8001f56:	e014      	b.n	8001f82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f58:	f7ff fe78 	bl	8001c4c <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f60:	f7ff fe74 	bl	8001c4c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b64      	cmp	r3, #100	@ 0x64
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e1f3      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f72:	4b51      	ldr	r3, [pc, #324]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0xe8>
 8001f7e:	e000      	b.n	8001f82 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d063      	beq.n	8002056 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f8e:	4b4a      	ldr	r3, [pc, #296]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 030c 	and.w	r3, r3, #12
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00b      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f9a:	4b47      	ldr	r3, [pc, #284]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fa2:	2b08      	cmp	r3, #8
 8001fa4:	d11c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fa6:	4b44      	ldr	r3, [pc, #272]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d116      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fb2:	4b41      	ldr	r3, [pc, #260]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d005      	beq.n	8001fca <HAL_RCC_OscConfig+0x152>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d001      	beq.n	8001fca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e1c7      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fca:	4b3b      	ldr	r3, [pc, #236]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	4937      	ldr	r1, [pc, #220]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fde:	e03a      	b.n	8002056 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d020      	beq.n	800202a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fe8:	4b34      	ldr	r3, [pc, #208]	@ (80020bc <HAL_RCC_OscConfig+0x244>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fee:	f7ff fe2d 	bl	8001c4c <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff6:	f7ff fe29 	bl	8001c4c <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e1a8      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002008:	4b2b      	ldr	r3, [pc, #172]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002014:	4b28      	ldr	r3, [pc, #160]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	4925      	ldr	r1, [pc, #148]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 8002024:	4313      	orrs	r3, r2
 8002026:	600b      	str	r3, [r1, #0]
 8002028:	e015      	b.n	8002056 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800202a:	4b24      	ldr	r3, [pc, #144]	@ (80020bc <HAL_RCC_OscConfig+0x244>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002030:	f7ff fe0c 	bl	8001c4c <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002038:	f7ff fe08 	bl	8001c4c <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e187      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204a:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d036      	beq.n	80020d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d016      	beq.n	8002098 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <HAL_RCC_OscConfig+0x248>)
 800206c:	2201      	movs	r2, #1
 800206e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002070:	f7ff fdec 	bl	8001c4c <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002078:	f7ff fde8 	bl	8001c4c <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e167      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208a:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <HAL_RCC_OscConfig+0x240>)
 800208c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0x200>
 8002096:	e01b      	b.n	80020d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002098:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <HAL_RCC_OscConfig+0x248>)
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209e:	f7ff fdd5 	bl	8001c4c <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020a4:	e00e      	b.n	80020c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a6:	f7ff fdd1 	bl	8001c4c <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d907      	bls.n	80020c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e150      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
 80020b8:	40023800 	.word	0x40023800
 80020bc:	42470000 	.word	0x42470000
 80020c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c4:	4b88      	ldr	r3, [pc, #544]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80020c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1ea      	bne.n	80020a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f000 8097 	beq.w	800220c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020de:	2300      	movs	r3, #0
 80020e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020e2:	4b81      	ldr	r3, [pc, #516]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10f      	bne.n	800210e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	4b7d      	ldr	r3, [pc, #500]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	4a7c      	ldr	r2, [pc, #496]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80020f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fe:	4b7a      	ldr	r3, [pc, #488]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800210a:	2301      	movs	r3, #1
 800210c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800210e:	4b77      	ldr	r3, [pc, #476]	@ (80022ec <HAL_RCC_OscConfig+0x474>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002116:	2b00      	cmp	r3, #0
 8002118:	d118      	bne.n	800214c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800211a:	4b74      	ldr	r3, [pc, #464]	@ (80022ec <HAL_RCC_OscConfig+0x474>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a73      	ldr	r2, [pc, #460]	@ (80022ec <HAL_RCC_OscConfig+0x474>)
 8002120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002124:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002126:	f7ff fd91 	bl	8001c4c <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800212e:	f7ff fd8d 	bl	8001c4c <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e10c      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002140:	4b6a      	ldr	r3, [pc, #424]	@ (80022ec <HAL_RCC_OscConfig+0x474>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002148:	2b00      	cmp	r3, #0
 800214a:	d0f0      	beq.n	800212e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d106      	bne.n	8002162 <HAL_RCC_OscConfig+0x2ea>
 8002154:	4b64      	ldr	r3, [pc, #400]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002158:	4a63      	ldr	r2, [pc, #396]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002160:	e01c      	b.n	800219c <HAL_RCC_OscConfig+0x324>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	2b05      	cmp	r3, #5
 8002168:	d10c      	bne.n	8002184 <HAL_RCC_OscConfig+0x30c>
 800216a:	4b5f      	ldr	r3, [pc, #380]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800216c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800216e:	4a5e      	ldr	r2, [pc, #376]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002170:	f043 0304 	orr.w	r3, r3, #4
 8002174:	6713      	str	r3, [r2, #112]	@ 0x70
 8002176:	4b5c      	ldr	r3, [pc, #368]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217a:	4a5b      	ldr	r2, [pc, #364]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6713      	str	r3, [r2, #112]	@ 0x70
 8002182:	e00b      	b.n	800219c <HAL_RCC_OscConfig+0x324>
 8002184:	4b58      	ldr	r3, [pc, #352]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002188:	4a57      	ldr	r2, [pc, #348]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800218a:	f023 0301 	bic.w	r3, r3, #1
 800218e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002190:	4b55      	ldr	r3, [pc, #340]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002194:	4a54      	ldr	r2, [pc, #336]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002196:	f023 0304 	bic.w	r3, r3, #4
 800219a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d015      	beq.n	80021d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a4:	f7ff fd52 	bl	8001c4c <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021aa:	e00a      	b.n	80021c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ac:	f7ff fd4e 	bl	8001c4c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e0cb      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c2:	4b49      	ldr	r3, [pc, #292]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80021c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0ee      	beq.n	80021ac <HAL_RCC_OscConfig+0x334>
 80021ce:	e014      	b.n	80021fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d0:	f7ff fd3c 	bl	8001c4c <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d6:	e00a      	b.n	80021ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d8:	f7ff fd38 	bl	8001c4c <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e0b5      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ee:	4b3e      	ldr	r3, [pc, #248]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1ee      	bne.n	80021d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d105      	bne.n	800220c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002200:	4b39      	ldr	r3, [pc, #228]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	4a38      	ldr	r2, [pc, #224]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800220a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80a1 	beq.w	8002358 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002216:	4b34      	ldr	r3, [pc, #208]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f003 030c 	and.w	r3, r3, #12
 800221e:	2b08      	cmp	r3, #8
 8002220:	d05c      	beq.n	80022dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	2b02      	cmp	r3, #2
 8002228:	d141      	bne.n	80022ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222a:	4b31      	ldr	r3, [pc, #196]	@ (80022f0 <HAL_RCC_OscConfig+0x478>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff fd0c 	bl	8001c4c <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002238:	f7ff fd08 	bl	8001c4c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e087      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800224a:	4b27      	ldr	r3, [pc, #156]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69da      	ldr	r2, [r3, #28]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002264:	019b      	lsls	r3, r3, #6
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	085b      	lsrs	r3, r3, #1
 800226e:	3b01      	subs	r3, #1
 8002270:	041b      	lsls	r3, r3, #16
 8002272:	431a      	orrs	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002278:	061b      	lsls	r3, r3, #24
 800227a:	491b      	ldr	r1, [pc, #108]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 800227c:	4313      	orrs	r3, r2
 800227e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002280:	4b1b      	ldr	r3, [pc, #108]	@ (80022f0 <HAL_RCC_OscConfig+0x478>)
 8002282:	2201      	movs	r2, #1
 8002284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002286:	f7ff fce1 	bl	8001c4c <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800228e:	f7ff fcdd 	bl	8001c4c <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e05c      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022a0:	4b11      	ldr	r3, [pc, #68]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0f0      	beq.n	800228e <HAL_RCC_OscConfig+0x416>
 80022ac:	e054      	b.n	8002358 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ae:	4b10      	ldr	r3, [pc, #64]	@ (80022f0 <HAL_RCC_OscConfig+0x478>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7ff fcca 	bl	8001c4c <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022bc:	f7ff fcc6 	bl	8001c4c <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e045      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ce:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <HAL_RCC_OscConfig+0x470>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x444>
 80022da:	e03d      	b.n	8002358 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d107      	bne.n	80022f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e038      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40007000 	.word	0x40007000
 80022f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <HAL_RCC_OscConfig+0x4ec>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d028      	beq.n	8002354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800230c:	429a      	cmp	r2, r3
 800230e:	d121      	bne.n	8002354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800231a:	429a      	cmp	r2, r3
 800231c:	d11a      	bne.n	8002354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002324:	4013      	ands	r3, r2
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800232a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800232c:	4293      	cmp	r3, r2
 800232e:	d111      	bne.n	8002354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	085b      	lsrs	r3, r3, #1
 800233c:	3b01      	subs	r3, #1
 800233e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d107      	bne.n	8002354 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e0cc      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800237c:	4b68      	ldr	r3, [pc, #416]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	429a      	cmp	r2, r3
 8002388:	d90c      	bls.n	80023a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238a:	4b65      	ldr	r3, [pc, #404]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002392:	4b63      	ldr	r3, [pc, #396]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e0b8      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d020      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023bc:	4b59      	ldr	r3, [pc, #356]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	4a58      	ldr	r2, [pc, #352]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0308 	and.w	r3, r3, #8
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d4:	4b53      	ldr	r3, [pc, #332]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	4a52      	ldr	r2, [pc, #328]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023e0:	4b50      	ldr	r3, [pc, #320]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	494d      	ldr	r1, [pc, #308]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d044      	beq.n	8002488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002406:	4b47      	ldr	r3, [pc, #284]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d119      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e07f      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b02      	cmp	r3, #2
 800241c:	d003      	beq.n	8002426 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002422:	2b03      	cmp	r3, #3
 8002424:	d107      	bne.n	8002436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002426:	4b3f      	ldr	r3, [pc, #252]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e06f      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002436:	4b3b      	ldr	r3, [pc, #236]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e067      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002446:	4b37      	ldr	r3, [pc, #220]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f023 0203 	bic.w	r2, r3, #3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	4934      	ldr	r1, [pc, #208]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	4313      	orrs	r3, r2
 8002456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002458:	f7ff fbf8 	bl	8001c4c <HAL_GetTick>
 800245c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245e:	e00a      	b.n	8002476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002460:	f7ff fbf4 	bl	8001c4c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800246e:	4293      	cmp	r3, r2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e04f      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002476:	4b2b      	ldr	r3, [pc, #172]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 020c 	and.w	r2, r3, #12
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	429a      	cmp	r2, r3
 8002486:	d1eb      	bne.n	8002460 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002488:	4b25      	ldr	r3, [pc, #148]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d20c      	bcs.n	80024b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002496:	4b22      	ldr	r3, [pc, #136]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800249e:	4b20      	ldr	r3, [pc, #128]	@ (8002520 <HAL_RCC_ClockConfig+0x1b8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d001      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e032      	b.n	8002516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024bc:	4b19      	ldr	r3, [pc, #100]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	4916      	ldr	r1, [pc, #88]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d009      	beq.n	80024ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024da:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	490e      	ldr	r1, [pc, #56]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ee:	f000 f821 	bl	8002534 <HAL_RCC_GetSysClockFreq>
 80024f2:	4602      	mov	r2, r0
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <HAL_RCC_ClockConfig+0x1bc>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	091b      	lsrs	r3, r3, #4
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	490a      	ldr	r1, [pc, #40]	@ (8002528 <HAL_RCC_ClockConfig+0x1c0>)
 8002500:	5ccb      	ldrb	r3, [r1, r3]
 8002502:	fa22 f303 	lsr.w	r3, r2, r3
 8002506:	4a09      	ldr	r2, [pc, #36]	@ (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fb58 	bl	8001bc4 <HAL_InitTick>

  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40023c00 	.word	0x40023c00
 8002524:	40023800 	.word	0x40023800
 8002528:	080053d8 	.word	0x080053d8
 800252c:	20000000 	.word	0x20000000
 8002530:	20000004 	.word	0x20000004

08002534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002538:	b090      	sub	sp, #64	@ 0x40
 800253a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002540:	2300      	movs	r3, #0
 8002542:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800254c:	4b59      	ldr	r3, [pc, #356]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 030c 	and.w	r3, r3, #12
 8002554:	2b08      	cmp	r3, #8
 8002556:	d00d      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x40>
 8002558:	2b08      	cmp	r3, #8
 800255a:	f200 80a1 	bhi.w	80026a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_RCC_GetSysClockFreq+0x34>
 8002562:	2b04      	cmp	r3, #4
 8002564:	d003      	beq.n	800256e <HAL_RCC_GetSysClockFreq+0x3a>
 8002566:	e09b      	b.n	80026a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002568:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800256a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800256c:	e09b      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800256e:	4b53      	ldr	r3, [pc, #332]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x188>)
 8002570:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002572:	e098      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002574:	4b4f      	ldr	r3, [pc, #316]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800257c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800257e:	4b4d      	ldr	r3, [pc, #308]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d028      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800258a:	4b4a      	ldr	r3, [pc, #296]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	099b      	lsrs	r3, r3, #6
 8002590:	2200      	movs	r2, #0
 8002592:	623b      	str	r3, [r7, #32]
 8002594:	627a      	str	r2, [r7, #36]	@ 0x24
 8002596:	6a3b      	ldr	r3, [r7, #32]
 8002598:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800259c:	2100      	movs	r1, #0
 800259e:	4b47      	ldr	r3, [pc, #284]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x188>)
 80025a0:	fb03 f201 	mul.w	r2, r3, r1
 80025a4:	2300      	movs	r3, #0
 80025a6:	fb00 f303 	mul.w	r3, r0, r3
 80025aa:	4413      	add	r3, r2
 80025ac:	4a43      	ldr	r2, [pc, #268]	@ (80026bc <HAL_RCC_GetSysClockFreq+0x188>)
 80025ae:	fba0 1202 	umull	r1, r2, r0, r2
 80025b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025b4:	460a      	mov	r2, r1
 80025b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025ba:	4413      	add	r3, r2
 80025bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c0:	2200      	movs	r2, #0
 80025c2:	61bb      	str	r3, [r7, #24]
 80025c4:	61fa      	str	r2, [r7, #28]
 80025c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80025ce:	f7fe faf3 	bl	8000bb8 <__aeabi_uldivmod>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4613      	mov	r3, r2
 80025d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025da:	e053      	b.n	8002684 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025dc:	4b35      	ldr	r3, [pc, #212]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	099b      	lsrs	r3, r3, #6
 80025e2:	2200      	movs	r2, #0
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	617a      	str	r2, [r7, #20]
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025ee:	f04f 0b00 	mov.w	fp, #0
 80025f2:	4652      	mov	r2, sl
 80025f4:	465b      	mov	r3, fp
 80025f6:	f04f 0000 	mov.w	r0, #0
 80025fa:	f04f 0100 	mov.w	r1, #0
 80025fe:	0159      	lsls	r1, r3, #5
 8002600:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002604:	0150      	lsls	r0, r2, #5
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	ebb2 080a 	subs.w	r8, r2, sl
 800260e:	eb63 090b 	sbc.w	r9, r3, fp
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800261e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002622:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002626:	ebb2 0408 	subs.w	r4, r2, r8
 800262a:	eb63 0509 	sbc.w	r5, r3, r9
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	f04f 0300 	mov.w	r3, #0
 8002636:	00eb      	lsls	r3, r5, #3
 8002638:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800263c:	00e2      	lsls	r2, r4, #3
 800263e:	4614      	mov	r4, r2
 8002640:	461d      	mov	r5, r3
 8002642:	eb14 030a 	adds.w	r3, r4, sl
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	eb45 030b 	adc.w	r3, r5, fp
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	f04f 0300 	mov.w	r3, #0
 8002656:	e9d7 4500 	ldrd	r4, r5, [r7]
 800265a:	4629      	mov	r1, r5
 800265c:	028b      	lsls	r3, r1, #10
 800265e:	4621      	mov	r1, r4
 8002660:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002664:	4621      	mov	r1, r4
 8002666:	028a      	lsls	r2, r1, #10
 8002668:	4610      	mov	r0, r2
 800266a:	4619      	mov	r1, r3
 800266c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800266e:	2200      	movs	r2, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	60fa      	str	r2, [r7, #12]
 8002674:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002678:	f7fe fa9e 	bl	8000bb8 <__aeabi_uldivmod>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	4613      	mov	r3, r2
 8002682:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	0c1b      	lsrs	r3, r3, #16
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	3301      	adds	r3, #1
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002694:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002698:	fbb2 f3f3 	udiv	r3, r2, r3
 800269c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800269e:	e002      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80026a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3740      	adds	r7, #64	@ 0x40
 80026ac:	46bd      	mov	sp, r7
 80026ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026b2:	bf00      	nop
 80026b4:	40023800 	.word	0x40023800
 80026b8:	00f42400 	.word	0x00f42400
 80026bc:	017d7840 	.word	0x017d7840

080026c0 <__cvt>:
 80026c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80026c4:	ec57 6b10 	vmov	r6, r7, d0
 80026c8:	2f00      	cmp	r7, #0
 80026ca:	460c      	mov	r4, r1
 80026cc:	4619      	mov	r1, r3
 80026ce:	463b      	mov	r3, r7
 80026d0:	bfbb      	ittet	lt
 80026d2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80026d6:	461f      	movlt	r7, r3
 80026d8:	2300      	movge	r3, #0
 80026da:	232d      	movlt	r3, #45	@ 0x2d
 80026dc:	700b      	strb	r3, [r1, #0]
 80026de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80026e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80026e4:	4691      	mov	r9, r2
 80026e6:	f023 0820 	bic.w	r8, r3, #32
 80026ea:	bfbc      	itt	lt
 80026ec:	4632      	movlt	r2, r6
 80026ee:	4616      	movlt	r6, r2
 80026f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80026f4:	d005      	beq.n	8002702 <__cvt+0x42>
 80026f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80026fa:	d100      	bne.n	80026fe <__cvt+0x3e>
 80026fc:	3401      	adds	r4, #1
 80026fe:	2102      	movs	r1, #2
 8002700:	e000      	b.n	8002704 <__cvt+0x44>
 8002702:	2103      	movs	r1, #3
 8002704:	ab03      	add	r3, sp, #12
 8002706:	9301      	str	r3, [sp, #4]
 8002708:	ab02      	add	r3, sp, #8
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	ec47 6b10 	vmov	d0, r6, r7
 8002710:	4653      	mov	r3, sl
 8002712:	4622      	mov	r2, r4
 8002714:	f000 fe5c 	bl	80033d0 <_dtoa_r>
 8002718:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800271c:	4605      	mov	r5, r0
 800271e:	d119      	bne.n	8002754 <__cvt+0x94>
 8002720:	f019 0f01 	tst.w	r9, #1
 8002724:	d00e      	beq.n	8002744 <__cvt+0x84>
 8002726:	eb00 0904 	add.w	r9, r0, r4
 800272a:	2200      	movs	r2, #0
 800272c:	2300      	movs	r3, #0
 800272e:	4630      	mov	r0, r6
 8002730:	4639      	mov	r1, r7
 8002732:	f7fe f9d1 	bl	8000ad8 <__aeabi_dcmpeq>
 8002736:	b108      	cbz	r0, 800273c <__cvt+0x7c>
 8002738:	f8cd 900c 	str.w	r9, [sp, #12]
 800273c:	2230      	movs	r2, #48	@ 0x30
 800273e:	9b03      	ldr	r3, [sp, #12]
 8002740:	454b      	cmp	r3, r9
 8002742:	d31e      	bcc.n	8002782 <__cvt+0xc2>
 8002744:	9b03      	ldr	r3, [sp, #12]
 8002746:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002748:	1b5b      	subs	r3, r3, r5
 800274a:	4628      	mov	r0, r5
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	b004      	add	sp, #16
 8002750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002754:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002758:	eb00 0904 	add.w	r9, r0, r4
 800275c:	d1e5      	bne.n	800272a <__cvt+0x6a>
 800275e:	7803      	ldrb	r3, [r0, #0]
 8002760:	2b30      	cmp	r3, #48	@ 0x30
 8002762:	d10a      	bne.n	800277a <__cvt+0xba>
 8002764:	2200      	movs	r2, #0
 8002766:	2300      	movs	r3, #0
 8002768:	4630      	mov	r0, r6
 800276a:	4639      	mov	r1, r7
 800276c:	f7fe f9b4 	bl	8000ad8 <__aeabi_dcmpeq>
 8002770:	b918      	cbnz	r0, 800277a <__cvt+0xba>
 8002772:	f1c4 0401 	rsb	r4, r4, #1
 8002776:	f8ca 4000 	str.w	r4, [sl]
 800277a:	f8da 3000 	ldr.w	r3, [sl]
 800277e:	4499      	add	r9, r3
 8002780:	e7d3      	b.n	800272a <__cvt+0x6a>
 8002782:	1c59      	adds	r1, r3, #1
 8002784:	9103      	str	r1, [sp, #12]
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e7d9      	b.n	800273e <__cvt+0x7e>

0800278a <__exponent>:
 800278a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800278c:	2900      	cmp	r1, #0
 800278e:	bfba      	itte	lt
 8002790:	4249      	neglt	r1, r1
 8002792:	232d      	movlt	r3, #45	@ 0x2d
 8002794:	232b      	movge	r3, #43	@ 0x2b
 8002796:	2909      	cmp	r1, #9
 8002798:	7002      	strb	r2, [r0, #0]
 800279a:	7043      	strb	r3, [r0, #1]
 800279c:	dd29      	ble.n	80027f2 <__exponent+0x68>
 800279e:	f10d 0307 	add.w	r3, sp, #7
 80027a2:	461d      	mov	r5, r3
 80027a4:	270a      	movs	r7, #10
 80027a6:	461a      	mov	r2, r3
 80027a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80027ac:	fb07 1416 	mls	r4, r7, r6, r1
 80027b0:	3430      	adds	r4, #48	@ 0x30
 80027b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80027b6:	460c      	mov	r4, r1
 80027b8:	2c63      	cmp	r4, #99	@ 0x63
 80027ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80027be:	4631      	mov	r1, r6
 80027c0:	dcf1      	bgt.n	80027a6 <__exponent+0x1c>
 80027c2:	3130      	adds	r1, #48	@ 0x30
 80027c4:	1e94      	subs	r4, r2, #2
 80027c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80027ca:	1c41      	adds	r1, r0, #1
 80027cc:	4623      	mov	r3, r4
 80027ce:	42ab      	cmp	r3, r5
 80027d0:	d30a      	bcc.n	80027e8 <__exponent+0x5e>
 80027d2:	f10d 0309 	add.w	r3, sp, #9
 80027d6:	1a9b      	subs	r3, r3, r2
 80027d8:	42ac      	cmp	r4, r5
 80027da:	bf88      	it	hi
 80027dc:	2300      	movhi	r3, #0
 80027de:	3302      	adds	r3, #2
 80027e0:	4403      	add	r3, r0
 80027e2:	1a18      	subs	r0, r3, r0
 80027e4:	b003      	add	sp, #12
 80027e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80027ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 80027f0:	e7ed      	b.n	80027ce <__exponent+0x44>
 80027f2:	2330      	movs	r3, #48	@ 0x30
 80027f4:	3130      	adds	r1, #48	@ 0x30
 80027f6:	7083      	strb	r3, [r0, #2]
 80027f8:	70c1      	strb	r1, [r0, #3]
 80027fa:	1d03      	adds	r3, r0, #4
 80027fc:	e7f1      	b.n	80027e2 <__exponent+0x58>
	...

08002800 <_printf_float>:
 8002800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002804:	b08d      	sub	sp, #52	@ 0x34
 8002806:	460c      	mov	r4, r1
 8002808:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800280c:	4616      	mov	r6, r2
 800280e:	461f      	mov	r7, r3
 8002810:	4605      	mov	r5, r0
 8002812:	f000 fcdb 	bl	80031cc <_localeconv_r>
 8002816:	6803      	ldr	r3, [r0, #0]
 8002818:	9304      	str	r3, [sp, #16]
 800281a:	4618      	mov	r0, r3
 800281c:	f7fd fd30 	bl	8000280 <strlen>
 8002820:	2300      	movs	r3, #0
 8002822:	930a      	str	r3, [sp, #40]	@ 0x28
 8002824:	f8d8 3000 	ldr.w	r3, [r8]
 8002828:	9005      	str	r0, [sp, #20]
 800282a:	3307      	adds	r3, #7
 800282c:	f023 0307 	bic.w	r3, r3, #7
 8002830:	f103 0208 	add.w	r2, r3, #8
 8002834:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002838:	f8d4 b000 	ldr.w	fp, [r4]
 800283c:	f8c8 2000 	str.w	r2, [r8]
 8002840:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002844:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002848:	9307      	str	r3, [sp, #28]
 800284a:	f8cd 8018 	str.w	r8, [sp, #24]
 800284e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002856:	4b9c      	ldr	r3, [pc, #624]	@ (8002ac8 <_printf_float+0x2c8>)
 8002858:	f04f 32ff 	mov.w	r2, #4294967295
 800285c:	f7fe f96e 	bl	8000b3c <__aeabi_dcmpun>
 8002860:	bb70      	cbnz	r0, 80028c0 <_printf_float+0xc0>
 8002862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002866:	4b98      	ldr	r3, [pc, #608]	@ (8002ac8 <_printf_float+0x2c8>)
 8002868:	f04f 32ff 	mov.w	r2, #4294967295
 800286c:	f7fe f948 	bl	8000b00 <__aeabi_dcmple>
 8002870:	bb30      	cbnz	r0, 80028c0 <_printf_float+0xc0>
 8002872:	2200      	movs	r2, #0
 8002874:	2300      	movs	r3, #0
 8002876:	4640      	mov	r0, r8
 8002878:	4649      	mov	r1, r9
 800287a:	f7fe f937 	bl	8000aec <__aeabi_dcmplt>
 800287e:	b110      	cbz	r0, 8002886 <_printf_float+0x86>
 8002880:	232d      	movs	r3, #45	@ 0x2d
 8002882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002886:	4a91      	ldr	r2, [pc, #580]	@ (8002acc <_printf_float+0x2cc>)
 8002888:	4b91      	ldr	r3, [pc, #580]	@ (8002ad0 <_printf_float+0x2d0>)
 800288a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800288e:	bf8c      	ite	hi
 8002890:	4690      	movhi	r8, r2
 8002892:	4698      	movls	r8, r3
 8002894:	2303      	movs	r3, #3
 8002896:	6123      	str	r3, [r4, #16]
 8002898:	f02b 0304 	bic.w	r3, fp, #4
 800289c:	6023      	str	r3, [r4, #0]
 800289e:	f04f 0900 	mov.w	r9, #0
 80028a2:	9700      	str	r7, [sp, #0]
 80028a4:	4633      	mov	r3, r6
 80028a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80028a8:	4621      	mov	r1, r4
 80028aa:	4628      	mov	r0, r5
 80028ac:	f000 f9d2 	bl	8002c54 <_printf_common>
 80028b0:	3001      	adds	r0, #1
 80028b2:	f040 808d 	bne.w	80029d0 <_printf_float+0x1d0>
 80028b6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ba:	b00d      	add	sp, #52	@ 0x34
 80028bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028c0:	4642      	mov	r2, r8
 80028c2:	464b      	mov	r3, r9
 80028c4:	4640      	mov	r0, r8
 80028c6:	4649      	mov	r1, r9
 80028c8:	f7fe f938 	bl	8000b3c <__aeabi_dcmpun>
 80028cc:	b140      	cbz	r0, 80028e0 <_printf_float+0xe0>
 80028ce:	464b      	mov	r3, r9
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	bfbc      	itt	lt
 80028d4:	232d      	movlt	r3, #45	@ 0x2d
 80028d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80028da:	4a7e      	ldr	r2, [pc, #504]	@ (8002ad4 <_printf_float+0x2d4>)
 80028dc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ad8 <_printf_float+0x2d8>)
 80028de:	e7d4      	b.n	800288a <_printf_float+0x8a>
 80028e0:	6863      	ldr	r3, [r4, #4]
 80028e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80028e6:	9206      	str	r2, [sp, #24]
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	d13b      	bne.n	8002964 <_printf_float+0x164>
 80028ec:	2306      	movs	r3, #6
 80028ee:	6063      	str	r3, [r4, #4]
 80028f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80028f4:	2300      	movs	r3, #0
 80028f6:	6022      	str	r2, [r4, #0]
 80028f8:	9303      	str	r3, [sp, #12]
 80028fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80028fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002900:	ab09      	add	r3, sp, #36	@ 0x24
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	6861      	ldr	r1, [r4, #4]
 8002906:	ec49 8b10 	vmov	d0, r8, r9
 800290a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800290e:	4628      	mov	r0, r5
 8002910:	f7ff fed6 	bl	80026c0 <__cvt>
 8002914:	9b06      	ldr	r3, [sp, #24]
 8002916:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002918:	2b47      	cmp	r3, #71	@ 0x47
 800291a:	4680      	mov	r8, r0
 800291c:	d129      	bne.n	8002972 <_printf_float+0x172>
 800291e:	1cc8      	adds	r0, r1, #3
 8002920:	db02      	blt.n	8002928 <_printf_float+0x128>
 8002922:	6863      	ldr	r3, [r4, #4]
 8002924:	4299      	cmp	r1, r3
 8002926:	dd41      	ble.n	80029ac <_printf_float+0x1ac>
 8002928:	f1aa 0a02 	sub.w	sl, sl, #2
 800292c:	fa5f fa8a 	uxtb.w	sl, sl
 8002930:	3901      	subs	r1, #1
 8002932:	4652      	mov	r2, sl
 8002934:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002938:	9109      	str	r1, [sp, #36]	@ 0x24
 800293a:	f7ff ff26 	bl	800278a <__exponent>
 800293e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002940:	1813      	adds	r3, r2, r0
 8002942:	2a01      	cmp	r2, #1
 8002944:	4681      	mov	r9, r0
 8002946:	6123      	str	r3, [r4, #16]
 8002948:	dc02      	bgt.n	8002950 <_printf_float+0x150>
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	07d2      	lsls	r2, r2, #31
 800294e:	d501      	bpl.n	8002954 <_printf_float+0x154>
 8002950:	3301      	adds	r3, #1
 8002952:	6123      	str	r3, [r4, #16]
 8002954:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0a2      	beq.n	80028a2 <_printf_float+0xa2>
 800295c:	232d      	movs	r3, #45	@ 0x2d
 800295e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002962:	e79e      	b.n	80028a2 <_printf_float+0xa2>
 8002964:	9a06      	ldr	r2, [sp, #24]
 8002966:	2a47      	cmp	r2, #71	@ 0x47
 8002968:	d1c2      	bne.n	80028f0 <_printf_float+0xf0>
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1c0      	bne.n	80028f0 <_printf_float+0xf0>
 800296e:	2301      	movs	r3, #1
 8002970:	e7bd      	b.n	80028ee <_printf_float+0xee>
 8002972:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002976:	d9db      	bls.n	8002930 <_printf_float+0x130>
 8002978:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800297c:	d118      	bne.n	80029b0 <_printf_float+0x1b0>
 800297e:	2900      	cmp	r1, #0
 8002980:	6863      	ldr	r3, [r4, #4]
 8002982:	dd0b      	ble.n	800299c <_printf_float+0x19c>
 8002984:	6121      	str	r1, [r4, #16]
 8002986:	b913      	cbnz	r3, 800298e <_printf_float+0x18e>
 8002988:	6822      	ldr	r2, [r4, #0]
 800298a:	07d0      	lsls	r0, r2, #31
 800298c:	d502      	bpl.n	8002994 <_printf_float+0x194>
 800298e:	3301      	adds	r3, #1
 8002990:	440b      	add	r3, r1
 8002992:	6123      	str	r3, [r4, #16]
 8002994:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002996:	f04f 0900 	mov.w	r9, #0
 800299a:	e7db      	b.n	8002954 <_printf_float+0x154>
 800299c:	b913      	cbnz	r3, 80029a4 <_printf_float+0x1a4>
 800299e:	6822      	ldr	r2, [r4, #0]
 80029a0:	07d2      	lsls	r2, r2, #31
 80029a2:	d501      	bpl.n	80029a8 <_printf_float+0x1a8>
 80029a4:	3302      	adds	r3, #2
 80029a6:	e7f4      	b.n	8002992 <_printf_float+0x192>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e7f2      	b.n	8002992 <_printf_float+0x192>
 80029ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80029b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80029b2:	4299      	cmp	r1, r3
 80029b4:	db05      	blt.n	80029c2 <_printf_float+0x1c2>
 80029b6:	6823      	ldr	r3, [r4, #0]
 80029b8:	6121      	str	r1, [r4, #16]
 80029ba:	07d8      	lsls	r0, r3, #31
 80029bc:	d5ea      	bpl.n	8002994 <_printf_float+0x194>
 80029be:	1c4b      	adds	r3, r1, #1
 80029c0:	e7e7      	b.n	8002992 <_printf_float+0x192>
 80029c2:	2900      	cmp	r1, #0
 80029c4:	bfd4      	ite	le
 80029c6:	f1c1 0202 	rsble	r2, r1, #2
 80029ca:	2201      	movgt	r2, #1
 80029cc:	4413      	add	r3, r2
 80029ce:	e7e0      	b.n	8002992 <_printf_float+0x192>
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	055a      	lsls	r2, r3, #21
 80029d4:	d407      	bmi.n	80029e6 <_printf_float+0x1e6>
 80029d6:	6923      	ldr	r3, [r4, #16]
 80029d8:	4642      	mov	r2, r8
 80029da:	4631      	mov	r1, r6
 80029dc:	4628      	mov	r0, r5
 80029de:	47b8      	blx	r7
 80029e0:	3001      	adds	r0, #1
 80029e2:	d12b      	bne.n	8002a3c <_printf_float+0x23c>
 80029e4:	e767      	b.n	80028b6 <_printf_float+0xb6>
 80029e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80029ea:	f240 80dd 	bls.w	8002ba8 <_printf_float+0x3a8>
 80029ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80029f2:	2200      	movs	r2, #0
 80029f4:	2300      	movs	r3, #0
 80029f6:	f7fe f86f 	bl	8000ad8 <__aeabi_dcmpeq>
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d033      	beq.n	8002a66 <_printf_float+0x266>
 80029fe:	4a37      	ldr	r2, [pc, #220]	@ (8002adc <_printf_float+0x2dc>)
 8002a00:	2301      	movs	r3, #1
 8002a02:	4631      	mov	r1, r6
 8002a04:	4628      	mov	r0, r5
 8002a06:	47b8      	blx	r7
 8002a08:	3001      	adds	r0, #1
 8002a0a:	f43f af54 	beq.w	80028b6 <_printf_float+0xb6>
 8002a0e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002a12:	4543      	cmp	r3, r8
 8002a14:	db02      	blt.n	8002a1c <_printf_float+0x21c>
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	07d8      	lsls	r0, r3, #31
 8002a1a:	d50f      	bpl.n	8002a3c <_printf_float+0x23c>
 8002a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a20:	4631      	mov	r1, r6
 8002a22:	4628      	mov	r0, r5
 8002a24:	47b8      	blx	r7
 8002a26:	3001      	adds	r0, #1
 8002a28:	f43f af45 	beq.w	80028b6 <_printf_float+0xb6>
 8002a2c:	f04f 0900 	mov.w	r9, #0
 8002a30:	f108 38ff 	add.w	r8, r8, #4294967295
 8002a34:	f104 0a1a 	add.w	sl, r4, #26
 8002a38:	45c8      	cmp	r8, r9
 8002a3a:	dc09      	bgt.n	8002a50 <_printf_float+0x250>
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	079b      	lsls	r3, r3, #30
 8002a40:	f100 8103 	bmi.w	8002c4a <_printf_float+0x44a>
 8002a44:	68e0      	ldr	r0, [r4, #12]
 8002a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002a48:	4298      	cmp	r0, r3
 8002a4a:	bfb8      	it	lt
 8002a4c:	4618      	movlt	r0, r3
 8002a4e:	e734      	b.n	80028ba <_printf_float+0xba>
 8002a50:	2301      	movs	r3, #1
 8002a52:	4652      	mov	r2, sl
 8002a54:	4631      	mov	r1, r6
 8002a56:	4628      	mov	r0, r5
 8002a58:	47b8      	blx	r7
 8002a5a:	3001      	adds	r0, #1
 8002a5c:	f43f af2b 	beq.w	80028b6 <_printf_float+0xb6>
 8002a60:	f109 0901 	add.w	r9, r9, #1
 8002a64:	e7e8      	b.n	8002a38 <_printf_float+0x238>
 8002a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	dc39      	bgt.n	8002ae0 <_printf_float+0x2e0>
 8002a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002adc <_printf_float+0x2dc>)
 8002a6e:	2301      	movs	r3, #1
 8002a70:	4631      	mov	r1, r6
 8002a72:	4628      	mov	r0, r5
 8002a74:	47b8      	blx	r7
 8002a76:	3001      	adds	r0, #1
 8002a78:	f43f af1d 	beq.w	80028b6 <_printf_float+0xb6>
 8002a7c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002a80:	ea59 0303 	orrs.w	r3, r9, r3
 8002a84:	d102      	bne.n	8002a8c <_printf_float+0x28c>
 8002a86:	6823      	ldr	r3, [r4, #0]
 8002a88:	07d9      	lsls	r1, r3, #31
 8002a8a:	d5d7      	bpl.n	8002a3c <_printf_float+0x23c>
 8002a8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a90:	4631      	mov	r1, r6
 8002a92:	4628      	mov	r0, r5
 8002a94:	47b8      	blx	r7
 8002a96:	3001      	adds	r0, #1
 8002a98:	f43f af0d 	beq.w	80028b6 <_printf_float+0xb6>
 8002a9c:	f04f 0a00 	mov.w	sl, #0
 8002aa0:	f104 0b1a 	add.w	fp, r4, #26
 8002aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002aa6:	425b      	negs	r3, r3
 8002aa8:	4553      	cmp	r3, sl
 8002aaa:	dc01      	bgt.n	8002ab0 <_printf_float+0x2b0>
 8002aac:	464b      	mov	r3, r9
 8002aae:	e793      	b.n	80029d8 <_printf_float+0x1d8>
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	465a      	mov	r2, fp
 8002ab4:	4631      	mov	r1, r6
 8002ab6:	4628      	mov	r0, r5
 8002ab8:	47b8      	blx	r7
 8002aba:	3001      	adds	r0, #1
 8002abc:	f43f aefb 	beq.w	80028b6 <_printf_float+0xb6>
 8002ac0:	f10a 0a01 	add.w	sl, sl, #1
 8002ac4:	e7ee      	b.n	8002aa4 <_printf_float+0x2a4>
 8002ac6:	bf00      	nop
 8002ac8:	7fefffff 	.word	0x7fefffff
 8002acc:	080188c4 	.word	0x080188c4
 8002ad0:	080188c0 	.word	0x080188c0
 8002ad4:	080188cc 	.word	0x080188cc
 8002ad8:	080188c8 	.word	0x080188c8
 8002adc:	080188d0 	.word	0x080188d0
 8002ae0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ae2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002ae6:	4553      	cmp	r3, sl
 8002ae8:	bfa8      	it	ge
 8002aea:	4653      	movge	r3, sl
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	4699      	mov	r9, r3
 8002af0:	dc36      	bgt.n	8002b60 <_printf_float+0x360>
 8002af2:	f04f 0b00 	mov.w	fp, #0
 8002af6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002afa:	f104 021a 	add.w	r2, r4, #26
 8002afe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002b00:	9306      	str	r3, [sp, #24]
 8002b02:	eba3 0309 	sub.w	r3, r3, r9
 8002b06:	455b      	cmp	r3, fp
 8002b08:	dc31      	bgt.n	8002b6e <_printf_float+0x36e>
 8002b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b0c:	459a      	cmp	sl, r3
 8002b0e:	dc3a      	bgt.n	8002b86 <_printf_float+0x386>
 8002b10:	6823      	ldr	r3, [r4, #0]
 8002b12:	07da      	lsls	r2, r3, #31
 8002b14:	d437      	bmi.n	8002b86 <_printf_float+0x386>
 8002b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b18:	ebaa 0903 	sub.w	r9, sl, r3
 8002b1c:	9b06      	ldr	r3, [sp, #24]
 8002b1e:	ebaa 0303 	sub.w	r3, sl, r3
 8002b22:	4599      	cmp	r9, r3
 8002b24:	bfa8      	it	ge
 8002b26:	4699      	movge	r9, r3
 8002b28:	f1b9 0f00 	cmp.w	r9, #0
 8002b2c:	dc33      	bgt.n	8002b96 <_printf_float+0x396>
 8002b2e:	f04f 0800 	mov.w	r8, #0
 8002b32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002b36:	f104 0b1a 	add.w	fp, r4, #26
 8002b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b3c:	ebaa 0303 	sub.w	r3, sl, r3
 8002b40:	eba3 0309 	sub.w	r3, r3, r9
 8002b44:	4543      	cmp	r3, r8
 8002b46:	f77f af79 	ble.w	8002a3c <_printf_float+0x23c>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	465a      	mov	r2, fp
 8002b4e:	4631      	mov	r1, r6
 8002b50:	4628      	mov	r0, r5
 8002b52:	47b8      	blx	r7
 8002b54:	3001      	adds	r0, #1
 8002b56:	f43f aeae 	beq.w	80028b6 <_printf_float+0xb6>
 8002b5a:	f108 0801 	add.w	r8, r8, #1
 8002b5e:	e7ec      	b.n	8002b3a <_printf_float+0x33a>
 8002b60:	4642      	mov	r2, r8
 8002b62:	4631      	mov	r1, r6
 8002b64:	4628      	mov	r0, r5
 8002b66:	47b8      	blx	r7
 8002b68:	3001      	adds	r0, #1
 8002b6a:	d1c2      	bne.n	8002af2 <_printf_float+0x2f2>
 8002b6c:	e6a3      	b.n	80028b6 <_printf_float+0xb6>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	4631      	mov	r1, r6
 8002b72:	4628      	mov	r0, r5
 8002b74:	9206      	str	r2, [sp, #24]
 8002b76:	47b8      	blx	r7
 8002b78:	3001      	adds	r0, #1
 8002b7a:	f43f ae9c 	beq.w	80028b6 <_printf_float+0xb6>
 8002b7e:	9a06      	ldr	r2, [sp, #24]
 8002b80:	f10b 0b01 	add.w	fp, fp, #1
 8002b84:	e7bb      	b.n	8002afe <_printf_float+0x2fe>
 8002b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b8a:	4631      	mov	r1, r6
 8002b8c:	4628      	mov	r0, r5
 8002b8e:	47b8      	blx	r7
 8002b90:	3001      	adds	r0, #1
 8002b92:	d1c0      	bne.n	8002b16 <_printf_float+0x316>
 8002b94:	e68f      	b.n	80028b6 <_printf_float+0xb6>
 8002b96:	9a06      	ldr	r2, [sp, #24]
 8002b98:	464b      	mov	r3, r9
 8002b9a:	4442      	add	r2, r8
 8002b9c:	4631      	mov	r1, r6
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	47b8      	blx	r7
 8002ba2:	3001      	adds	r0, #1
 8002ba4:	d1c3      	bne.n	8002b2e <_printf_float+0x32e>
 8002ba6:	e686      	b.n	80028b6 <_printf_float+0xb6>
 8002ba8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002bac:	f1ba 0f01 	cmp.w	sl, #1
 8002bb0:	dc01      	bgt.n	8002bb6 <_printf_float+0x3b6>
 8002bb2:	07db      	lsls	r3, r3, #31
 8002bb4:	d536      	bpl.n	8002c24 <_printf_float+0x424>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	4642      	mov	r2, r8
 8002bba:	4631      	mov	r1, r6
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	47b8      	blx	r7
 8002bc0:	3001      	adds	r0, #1
 8002bc2:	f43f ae78 	beq.w	80028b6 <_printf_float+0xb6>
 8002bc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002bca:	4631      	mov	r1, r6
 8002bcc:	4628      	mov	r0, r5
 8002bce:	47b8      	blx	r7
 8002bd0:	3001      	adds	r0, #1
 8002bd2:	f43f ae70 	beq.w	80028b6 <_printf_float+0xb6>
 8002bd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002be2:	f7fd ff79 	bl	8000ad8 <__aeabi_dcmpeq>
 8002be6:	b9c0      	cbnz	r0, 8002c1a <_printf_float+0x41a>
 8002be8:	4653      	mov	r3, sl
 8002bea:	f108 0201 	add.w	r2, r8, #1
 8002bee:	4631      	mov	r1, r6
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	47b8      	blx	r7
 8002bf4:	3001      	adds	r0, #1
 8002bf6:	d10c      	bne.n	8002c12 <_printf_float+0x412>
 8002bf8:	e65d      	b.n	80028b6 <_printf_float+0xb6>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	465a      	mov	r2, fp
 8002bfe:	4631      	mov	r1, r6
 8002c00:	4628      	mov	r0, r5
 8002c02:	47b8      	blx	r7
 8002c04:	3001      	adds	r0, #1
 8002c06:	f43f ae56 	beq.w	80028b6 <_printf_float+0xb6>
 8002c0a:	f108 0801 	add.w	r8, r8, #1
 8002c0e:	45d0      	cmp	r8, sl
 8002c10:	dbf3      	blt.n	8002bfa <_printf_float+0x3fa>
 8002c12:	464b      	mov	r3, r9
 8002c14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002c18:	e6df      	b.n	80029da <_printf_float+0x1da>
 8002c1a:	f04f 0800 	mov.w	r8, #0
 8002c1e:	f104 0b1a 	add.w	fp, r4, #26
 8002c22:	e7f4      	b.n	8002c0e <_printf_float+0x40e>
 8002c24:	2301      	movs	r3, #1
 8002c26:	4642      	mov	r2, r8
 8002c28:	e7e1      	b.n	8002bee <_printf_float+0x3ee>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	464a      	mov	r2, r9
 8002c2e:	4631      	mov	r1, r6
 8002c30:	4628      	mov	r0, r5
 8002c32:	47b8      	blx	r7
 8002c34:	3001      	adds	r0, #1
 8002c36:	f43f ae3e 	beq.w	80028b6 <_printf_float+0xb6>
 8002c3a:	f108 0801 	add.w	r8, r8, #1
 8002c3e:	68e3      	ldr	r3, [r4, #12]
 8002c40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002c42:	1a5b      	subs	r3, r3, r1
 8002c44:	4543      	cmp	r3, r8
 8002c46:	dcf0      	bgt.n	8002c2a <_printf_float+0x42a>
 8002c48:	e6fc      	b.n	8002a44 <_printf_float+0x244>
 8002c4a:	f04f 0800 	mov.w	r8, #0
 8002c4e:	f104 0919 	add.w	r9, r4, #25
 8002c52:	e7f4      	b.n	8002c3e <_printf_float+0x43e>

08002c54 <_printf_common>:
 8002c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c58:	4616      	mov	r6, r2
 8002c5a:	4698      	mov	r8, r3
 8002c5c:	688a      	ldr	r2, [r1, #8]
 8002c5e:	690b      	ldr	r3, [r1, #16]
 8002c60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c64:	4293      	cmp	r3, r2
 8002c66:	bfb8      	it	lt
 8002c68:	4613      	movlt	r3, r2
 8002c6a:	6033      	str	r3, [r6, #0]
 8002c6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c70:	4607      	mov	r7, r0
 8002c72:	460c      	mov	r4, r1
 8002c74:	b10a      	cbz	r2, 8002c7a <_printf_common+0x26>
 8002c76:	3301      	adds	r3, #1
 8002c78:	6033      	str	r3, [r6, #0]
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	0699      	lsls	r1, r3, #26
 8002c7e:	bf42      	ittt	mi
 8002c80:	6833      	ldrmi	r3, [r6, #0]
 8002c82:	3302      	addmi	r3, #2
 8002c84:	6033      	strmi	r3, [r6, #0]
 8002c86:	6825      	ldr	r5, [r4, #0]
 8002c88:	f015 0506 	ands.w	r5, r5, #6
 8002c8c:	d106      	bne.n	8002c9c <_printf_common+0x48>
 8002c8e:	f104 0a19 	add.w	sl, r4, #25
 8002c92:	68e3      	ldr	r3, [r4, #12]
 8002c94:	6832      	ldr	r2, [r6, #0]
 8002c96:	1a9b      	subs	r3, r3, r2
 8002c98:	42ab      	cmp	r3, r5
 8002c9a:	dc26      	bgt.n	8002cea <_printf_common+0x96>
 8002c9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ca0:	6822      	ldr	r2, [r4, #0]
 8002ca2:	3b00      	subs	r3, #0
 8002ca4:	bf18      	it	ne
 8002ca6:	2301      	movne	r3, #1
 8002ca8:	0692      	lsls	r2, r2, #26
 8002caa:	d42b      	bmi.n	8002d04 <_printf_common+0xb0>
 8002cac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002cb0:	4641      	mov	r1, r8
 8002cb2:	4638      	mov	r0, r7
 8002cb4:	47c8      	blx	r9
 8002cb6:	3001      	adds	r0, #1
 8002cb8:	d01e      	beq.n	8002cf8 <_printf_common+0xa4>
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	6922      	ldr	r2, [r4, #16]
 8002cbe:	f003 0306 	and.w	r3, r3, #6
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	bf02      	ittt	eq
 8002cc6:	68e5      	ldreq	r5, [r4, #12]
 8002cc8:	6833      	ldreq	r3, [r6, #0]
 8002cca:	1aed      	subeq	r5, r5, r3
 8002ccc:	68a3      	ldr	r3, [r4, #8]
 8002cce:	bf0c      	ite	eq
 8002cd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cd4:	2500      	movne	r5, #0
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	bfc4      	itt	gt
 8002cda:	1a9b      	subgt	r3, r3, r2
 8002cdc:	18ed      	addgt	r5, r5, r3
 8002cde:	2600      	movs	r6, #0
 8002ce0:	341a      	adds	r4, #26
 8002ce2:	42b5      	cmp	r5, r6
 8002ce4:	d11a      	bne.n	8002d1c <_printf_common+0xc8>
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	e008      	b.n	8002cfc <_printf_common+0xa8>
 8002cea:	2301      	movs	r3, #1
 8002cec:	4652      	mov	r2, sl
 8002cee:	4641      	mov	r1, r8
 8002cf0:	4638      	mov	r0, r7
 8002cf2:	47c8      	blx	r9
 8002cf4:	3001      	adds	r0, #1
 8002cf6:	d103      	bne.n	8002d00 <_printf_common+0xac>
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d00:	3501      	adds	r5, #1
 8002d02:	e7c6      	b.n	8002c92 <_printf_common+0x3e>
 8002d04:	18e1      	adds	r1, r4, r3
 8002d06:	1c5a      	adds	r2, r3, #1
 8002d08:	2030      	movs	r0, #48	@ 0x30
 8002d0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d0e:	4422      	add	r2, r4
 8002d10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d18:	3302      	adds	r3, #2
 8002d1a:	e7c7      	b.n	8002cac <_printf_common+0x58>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	4622      	mov	r2, r4
 8002d20:	4641      	mov	r1, r8
 8002d22:	4638      	mov	r0, r7
 8002d24:	47c8      	blx	r9
 8002d26:	3001      	adds	r0, #1
 8002d28:	d0e6      	beq.n	8002cf8 <_printf_common+0xa4>
 8002d2a:	3601      	adds	r6, #1
 8002d2c:	e7d9      	b.n	8002ce2 <_printf_common+0x8e>
	...

08002d30 <_printf_i>:
 8002d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d34:	7e0f      	ldrb	r7, [r1, #24]
 8002d36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002d38:	2f78      	cmp	r7, #120	@ 0x78
 8002d3a:	4691      	mov	r9, r2
 8002d3c:	4680      	mov	r8, r0
 8002d3e:	460c      	mov	r4, r1
 8002d40:	469a      	mov	sl, r3
 8002d42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d46:	d807      	bhi.n	8002d58 <_printf_i+0x28>
 8002d48:	2f62      	cmp	r7, #98	@ 0x62
 8002d4a:	d80a      	bhi.n	8002d62 <_printf_i+0x32>
 8002d4c:	2f00      	cmp	r7, #0
 8002d4e:	f000 80d1 	beq.w	8002ef4 <_printf_i+0x1c4>
 8002d52:	2f58      	cmp	r7, #88	@ 0x58
 8002d54:	f000 80b8 	beq.w	8002ec8 <_printf_i+0x198>
 8002d58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d60:	e03a      	b.n	8002dd8 <_printf_i+0xa8>
 8002d62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d66:	2b15      	cmp	r3, #21
 8002d68:	d8f6      	bhi.n	8002d58 <_printf_i+0x28>
 8002d6a:	a101      	add	r1, pc, #4	@ (adr r1, 8002d70 <_printf_i+0x40>)
 8002d6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d70:	08002dc9 	.word	0x08002dc9
 8002d74:	08002ddd 	.word	0x08002ddd
 8002d78:	08002d59 	.word	0x08002d59
 8002d7c:	08002d59 	.word	0x08002d59
 8002d80:	08002d59 	.word	0x08002d59
 8002d84:	08002d59 	.word	0x08002d59
 8002d88:	08002ddd 	.word	0x08002ddd
 8002d8c:	08002d59 	.word	0x08002d59
 8002d90:	08002d59 	.word	0x08002d59
 8002d94:	08002d59 	.word	0x08002d59
 8002d98:	08002d59 	.word	0x08002d59
 8002d9c:	08002edb 	.word	0x08002edb
 8002da0:	08002e07 	.word	0x08002e07
 8002da4:	08002e95 	.word	0x08002e95
 8002da8:	08002d59 	.word	0x08002d59
 8002dac:	08002d59 	.word	0x08002d59
 8002db0:	08002efd 	.word	0x08002efd
 8002db4:	08002d59 	.word	0x08002d59
 8002db8:	08002e07 	.word	0x08002e07
 8002dbc:	08002d59 	.word	0x08002d59
 8002dc0:	08002d59 	.word	0x08002d59
 8002dc4:	08002e9d 	.word	0x08002e9d
 8002dc8:	6833      	ldr	r3, [r6, #0]
 8002dca:	1d1a      	adds	r2, r3, #4
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6032      	str	r2, [r6, #0]
 8002dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002dd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e09c      	b.n	8002f16 <_printf_i+0x1e6>
 8002ddc:	6833      	ldr	r3, [r6, #0]
 8002dde:	6820      	ldr	r0, [r4, #0]
 8002de0:	1d19      	adds	r1, r3, #4
 8002de2:	6031      	str	r1, [r6, #0]
 8002de4:	0606      	lsls	r6, r0, #24
 8002de6:	d501      	bpl.n	8002dec <_printf_i+0xbc>
 8002de8:	681d      	ldr	r5, [r3, #0]
 8002dea:	e003      	b.n	8002df4 <_printf_i+0xc4>
 8002dec:	0645      	lsls	r5, r0, #25
 8002dee:	d5fb      	bpl.n	8002de8 <_printf_i+0xb8>
 8002df0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002df4:	2d00      	cmp	r5, #0
 8002df6:	da03      	bge.n	8002e00 <_printf_i+0xd0>
 8002df8:	232d      	movs	r3, #45	@ 0x2d
 8002dfa:	426d      	negs	r5, r5
 8002dfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e00:	4858      	ldr	r0, [pc, #352]	@ (8002f64 <_printf_i+0x234>)
 8002e02:	230a      	movs	r3, #10
 8002e04:	e011      	b.n	8002e2a <_printf_i+0xfa>
 8002e06:	6821      	ldr	r1, [r4, #0]
 8002e08:	6833      	ldr	r3, [r6, #0]
 8002e0a:	0608      	lsls	r0, r1, #24
 8002e0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e10:	d402      	bmi.n	8002e18 <_printf_i+0xe8>
 8002e12:	0649      	lsls	r1, r1, #25
 8002e14:	bf48      	it	mi
 8002e16:	b2ad      	uxthmi	r5, r5
 8002e18:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e1a:	4852      	ldr	r0, [pc, #328]	@ (8002f64 <_printf_i+0x234>)
 8002e1c:	6033      	str	r3, [r6, #0]
 8002e1e:	bf14      	ite	ne
 8002e20:	230a      	movne	r3, #10
 8002e22:	2308      	moveq	r3, #8
 8002e24:	2100      	movs	r1, #0
 8002e26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e2a:	6866      	ldr	r6, [r4, #4]
 8002e2c:	60a6      	str	r6, [r4, #8]
 8002e2e:	2e00      	cmp	r6, #0
 8002e30:	db05      	blt.n	8002e3e <_printf_i+0x10e>
 8002e32:	6821      	ldr	r1, [r4, #0]
 8002e34:	432e      	orrs	r6, r5
 8002e36:	f021 0104 	bic.w	r1, r1, #4
 8002e3a:	6021      	str	r1, [r4, #0]
 8002e3c:	d04b      	beq.n	8002ed6 <_printf_i+0x1a6>
 8002e3e:	4616      	mov	r6, r2
 8002e40:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e44:	fb03 5711 	mls	r7, r3, r1, r5
 8002e48:	5dc7      	ldrb	r7, [r0, r7]
 8002e4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e4e:	462f      	mov	r7, r5
 8002e50:	42bb      	cmp	r3, r7
 8002e52:	460d      	mov	r5, r1
 8002e54:	d9f4      	bls.n	8002e40 <_printf_i+0x110>
 8002e56:	2b08      	cmp	r3, #8
 8002e58:	d10b      	bne.n	8002e72 <_printf_i+0x142>
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	07df      	lsls	r7, r3, #31
 8002e5e:	d508      	bpl.n	8002e72 <_printf_i+0x142>
 8002e60:	6923      	ldr	r3, [r4, #16]
 8002e62:	6861      	ldr	r1, [r4, #4]
 8002e64:	4299      	cmp	r1, r3
 8002e66:	bfde      	ittt	le
 8002e68:	2330      	movle	r3, #48	@ 0x30
 8002e6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e72:	1b92      	subs	r2, r2, r6
 8002e74:	6122      	str	r2, [r4, #16]
 8002e76:	f8cd a000 	str.w	sl, [sp]
 8002e7a:	464b      	mov	r3, r9
 8002e7c:	aa03      	add	r2, sp, #12
 8002e7e:	4621      	mov	r1, r4
 8002e80:	4640      	mov	r0, r8
 8002e82:	f7ff fee7 	bl	8002c54 <_printf_common>
 8002e86:	3001      	adds	r0, #1
 8002e88:	d14a      	bne.n	8002f20 <_printf_i+0x1f0>
 8002e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e8e:	b004      	add	sp, #16
 8002e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e94:	6823      	ldr	r3, [r4, #0]
 8002e96:	f043 0320 	orr.w	r3, r3, #32
 8002e9a:	6023      	str	r3, [r4, #0]
 8002e9c:	4832      	ldr	r0, [pc, #200]	@ (8002f68 <_printf_i+0x238>)
 8002e9e:	2778      	movs	r7, #120	@ 0x78
 8002ea0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002ea4:	6823      	ldr	r3, [r4, #0]
 8002ea6:	6831      	ldr	r1, [r6, #0]
 8002ea8:	061f      	lsls	r7, r3, #24
 8002eaa:	f851 5b04 	ldr.w	r5, [r1], #4
 8002eae:	d402      	bmi.n	8002eb6 <_printf_i+0x186>
 8002eb0:	065f      	lsls	r7, r3, #25
 8002eb2:	bf48      	it	mi
 8002eb4:	b2ad      	uxthmi	r5, r5
 8002eb6:	6031      	str	r1, [r6, #0]
 8002eb8:	07d9      	lsls	r1, r3, #31
 8002eba:	bf44      	itt	mi
 8002ebc:	f043 0320 	orrmi.w	r3, r3, #32
 8002ec0:	6023      	strmi	r3, [r4, #0]
 8002ec2:	b11d      	cbz	r5, 8002ecc <_printf_i+0x19c>
 8002ec4:	2310      	movs	r3, #16
 8002ec6:	e7ad      	b.n	8002e24 <_printf_i+0xf4>
 8002ec8:	4826      	ldr	r0, [pc, #152]	@ (8002f64 <_printf_i+0x234>)
 8002eca:	e7e9      	b.n	8002ea0 <_printf_i+0x170>
 8002ecc:	6823      	ldr	r3, [r4, #0]
 8002ece:	f023 0320 	bic.w	r3, r3, #32
 8002ed2:	6023      	str	r3, [r4, #0]
 8002ed4:	e7f6      	b.n	8002ec4 <_printf_i+0x194>
 8002ed6:	4616      	mov	r6, r2
 8002ed8:	e7bd      	b.n	8002e56 <_printf_i+0x126>
 8002eda:	6833      	ldr	r3, [r6, #0]
 8002edc:	6825      	ldr	r5, [r4, #0]
 8002ede:	6961      	ldr	r1, [r4, #20]
 8002ee0:	1d18      	adds	r0, r3, #4
 8002ee2:	6030      	str	r0, [r6, #0]
 8002ee4:	062e      	lsls	r6, r5, #24
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	d501      	bpl.n	8002eee <_printf_i+0x1be>
 8002eea:	6019      	str	r1, [r3, #0]
 8002eec:	e002      	b.n	8002ef4 <_printf_i+0x1c4>
 8002eee:	0668      	lsls	r0, r5, #25
 8002ef0:	d5fb      	bpl.n	8002eea <_printf_i+0x1ba>
 8002ef2:	8019      	strh	r1, [r3, #0]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	6123      	str	r3, [r4, #16]
 8002ef8:	4616      	mov	r6, r2
 8002efa:	e7bc      	b.n	8002e76 <_printf_i+0x146>
 8002efc:	6833      	ldr	r3, [r6, #0]
 8002efe:	1d1a      	adds	r2, r3, #4
 8002f00:	6032      	str	r2, [r6, #0]
 8002f02:	681e      	ldr	r6, [r3, #0]
 8002f04:	6862      	ldr	r2, [r4, #4]
 8002f06:	2100      	movs	r1, #0
 8002f08:	4630      	mov	r0, r6
 8002f0a:	f7fd f969 	bl	80001e0 <memchr>
 8002f0e:	b108      	cbz	r0, 8002f14 <_printf_i+0x1e4>
 8002f10:	1b80      	subs	r0, r0, r6
 8002f12:	6060      	str	r0, [r4, #4]
 8002f14:	6863      	ldr	r3, [r4, #4]
 8002f16:	6123      	str	r3, [r4, #16]
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f1e:	e7aa      	b.n	8002e76 <_printf_i+0x146>
 8002f20:	6923      	ldr	r3, [r4, #16]
 8002f22:	4632      	mov	r2, r6
 8002f24:	4649      	mov	r1, r9
 8002f26:	4640      	mov	r0, r8
 8002f28:	47d0      	blx	sl
 8002f2a:	3001      	adds	r0, #1
 8002f2c:	d0ad      	beq.n	8002e8a <_printf_i+0x15a>
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	079b      	lsls	r3, r3, #30
 8002f32:	d413      	bmi.n	8002f5c <_printf_i+0x22c>
 8002f34:	68e0      	ldr	r0, [r4, #12]
 8002f36:	9b03      	ldr	r3, [sp, #12]
 8002f38:	4298      	cmp	r0, r3
 8002f3a:	bfb8      	it	lt
 8002f3c:	4618      	movlt	r0, r3
 8002f3e:	e7a6      	b.n	8002e8e <_printf_i+0x15e>
 8002f40:	2301      	movs	r3, #1
 8002f42:	4632      	mov	r2, r6
 8002f44:	4649      	mov	r1, r9
 8002f46:	4640      	mov	r0, r8
 8002f48:	47d0      	blx	sl
 8002f4a:	3001      	adds	r0, #1
 8002f4c:	d09d      	beq.n	8002e8a <_printf_i+0x15a>
 8002f4e:	3501      	adds	r5, #1
 8002f50:	68e3      	ldr	r3, [r4, #12]
 8002f52:	9903      	ldr	r1, [sp, #12]
 8002f54:	1a5b      	subs	r3, r3, r1
 8002f56:	42ab      	cmp	r3, r5
 8002f58:	dcf2      	bgt.n	8002f40 <_printf_i+0x210>
 8002f5a:	e7eb      	b.n	8002f34 <_printf_i+0x204>
 8002f5c:	2500      	movs	r5, #0
 8002f5e:	f104 0619 	add.w	r6, r4, #25
 8002f62:	e7f5      	b.n	8002f50 <_printf_i+0x220>
 8002f64:	080188d2 	.word	0x080188d2
 8002f68:	080188e3 	.word	0x080188e3

08002f6c <std>:
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	b510      	push	{r4, lr}
 8002f70:	4604      	mov	r4, r0
 8002f72:	e9c0 3300 	strd	r3, r3, [r0]
 8002f76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f7a:	6083      	str	r3, [r0, #8]
 8002f7c:	8181      	strh	r1, [r0, #12]
 8002f7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f80:	81c2      	strh	r2, [r0, #14]
 8002f82:	6183      	str	r3, [r0, #24]
 8002f84:	4619      	mov	r1, r3
 8002f86:	2208      	movs	r2, #8
 8002f88:	305c      	adds	r0, #92	@ 0x5c
 8002f8a:	f000 f916 	bl	80031ba <memset>
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc4 <std+0x58>)
 8002f90:	6263      	str	r3, [r4, #36]	@ 0x24
 8002f92:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc8 <std+0x5c>)
 8002f94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f96:	4b0d      	ldr	r3, [pc, #52]	@ (8002fcc <std+0x60>)
 8002f98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd0 <std+0x64>)
 8002f9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd4 <std+0x68>)
 8002fa0:	6224      	str	r4, [r4, #32]
 8002fa2:	429c      	cmp	r4, r3
 8002fa4:	d006      	beq.n	8002fb4 <std+0x48>
 8002fa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002faa:	4294      	cmp	r4, r2
 8002fac:	d002      	beq.n	8002fb4 <std+0x48>
 8002fae:	33d0      	adds	r3, #208	@ 0xd0
 8002fb0:	429c      	cmp	r4, r3
 8002fb2:	d105      	bne.n	8002fc0 <std+0x54>
 8002fb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fbc:	f000 b97a 	b.w	80032b4 <__retarget_lock_init_recursive>
 8002fc0:	bd10      	pop	{r4, pc}
 8002fc2:	bf00      	nop
 8002fc4:	08003135 	.word	0x08003135
 8002fc8:	08003157 	.word	0x08003157
 8002fcc:	0800318f 	.word	0x0800318f
 8002fd0:	080031b3 	.word	0x080031b3
 8002fd4:	20000a20 	.word	0x20000a20

08002fd8 <stdio_exit_handler>:
 8002fd8:	4a02      	ldr	r2, [pc, #8]	@ (8002fe4 <stdio_exit_handler+0xc>)
 8002fda:	4903      	ldr	r1, [pc, #12]	@ (8002fe8 <stdio_exit_handler+0x10>)
 8002fdc:	4803      	ldr	r0, [pc, #12]	@ (8002fec <stdio_exit_handler+0x14>)
 8002fde:	f000 b869 	b.w	80030b4 <_fwalk_sglue>
 8002fe2:	bf00      	nop
 8002fe4:	2000000c 	.word	0x2000000c
 8002fe8:	08004c1d 	.word	0x08004c1d
 8002fec:	2000001c 	.word	0x2000001c

08002ff0 <cleanup_stdio>:
 8002ff0:	6841      	ldr	r1, [r0, #4]
 8002ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8003024 <cleanup_stdio+0x34>)
 8002ff4:	4299      	cmp	r1, r3
 8002ff6:	b510      	push	{r4, lr}
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	d001      	beq.n	8003000 <cleanup_stdio+0x10>
 8002ffc:	f001 fe0e 	bl	8004c1c <_fflush_r>
 8003000:	68a1      	ldr	r1, [r4, #8]
 8003002:	4b09      	ldr	r3, [pc, #36]	@ (8003028 <cleanup_stdio+0x38>)
 8003004:	4299      	cmp	r1, r3
 8003006:	d002      	beq.n	800300e <cleanup_stdio+0x1e>
 8003008:	4620      	mov	r0, r4
 800300a:	f001 fe07 	bl	8004c1c <_fflush_r>
 800300e:	68e1      	ldr	r1, [r4, #12]
 8003010:	4b06      	ldr	r3, [pc, #24]	@ (800302c <cleanup_stdio+0x3c>)
 8003012:	4299      	cmp	r1, r3
 8003014:	d004      	beq.n	8003020 <cleanup_stdio+0x30>
 8003016:	4620      	mov	r0, r4
 8003018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800301c:	f001 bdfe 	b.w	8004c1c <_fflush_r>
 8003020:	bd10      	pop	{r4, pc}
 8003022:	bf00      	nop
 8003024:	20000a20 	.word	0x20000a20
 8003028:	20000a88 	.word	0x20000a88
 800302c:	20000af0 	.word	0x20000af0

08003030 <global_stdio_init.part.0>:
 8003030:	b510      	push	{r4, lr}
 8003032:	4b0b      	ldr	r3, [pc, #44]	@ (8003060 <global_stdio_init.part.0+0x30>)
 8003034:	4c0b      	ldr	r4, [pc, #44]	@ (8003064 <global_stdio_init.part.0+0x34>)
 8003036:	4a0c      	ldr	r2, [pc, #48]	@ (8003068 <global_stdio_init.part.0+0x38>)
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	4620      	mov	r0, r4
 800303c:	2200      	movs	r2, #0
 800303e:	2104      	movs	r1, #4
 8003040:	f7ff ff94 	bl	8002f6c <std>
 8003044:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003048:	2201      	movs	r2, #1
 800304a:	2109      	movs	r1, #9
 800304c:	f7ff ff8e 	bl	8002f6c <std>
 8003050:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003054:	2202      	movs	r2, #2
 8003056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800305a:	2112      	movs	r1, #18
 800305c:	f7ff bf86 	b.w	8002f6c <std>
 8003060:	20000b58 	.word	0x20000b58
 8003064:	20000a20 	.word	0x20000a20
 8003068:	08002fd9 	.word	0x08002fd9

0800306c <__sfp_lock_acquire>:
 800306c:	4801      	ldr	r0, [pc, #4]	@ (8003074 <__sfp_lock_acquire+0x8>)
 800306e:	f000 b922 	b.w	80032b6 <__retarget_lock_acquire_recursive>
 8003072:	bf00      	nop
 8003074:	20000b61 	.word	0x20000b61

08003078 <__sfp_lock_release>:
 8003078:	4801      	ldr	r0, [pc, #4]	@ (8003080 <__sfp_lock_release+0x8>)
 800307a:	f000 b91d 	b.w	80032b8 <__retarget_lock_release_recursive>
 800307e:	bf00      	nop
 8003080:	20000b61 	.word	0x20000b61

08003084 <__sinit>:
 8003084:	b510      	push	{r4, lr}
 8003086:	4604      	mov	r4, r0
 8003088:	f7ff fff0 	bl	800306c <__sfp_lock_acquire>
 800308c:	6a23      	ldr	r3, [r4, #32]
 800308e:	b11b      	cbz	r3, 8003098 <__sinit+0x14>
 8003090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003094:	f7ff bff0 	b.w	8003078 <__sfp_lock_release>
 8003098:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <__sinit+0x28>)
 800309a:	6223      	str	r3, [r4, #32]
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <__sinit+0x2c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1f5      	bne.n	8003090 <__sinit+0xc>
 80030a4:	f7ff ffc4 	bl	8003030 <global_stdio_init.part.0>
 80030a8:	e7f2      	b.n	8003090 <__sinit+0xc>
 80030aa:	bf00      	nop
 80030ac:	08002ff1 	.word	0x08002ff1
 80030b0:	20000b58 	.word	0x20000b58

080030b4 <_fwalk_sglue>:
 80030b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030b8:	4607      	mov	r7, r0
 80030ba:	4688      	mov	r8, r1
 80030bc:	4614      	mov	r4, r2
 80030be:	2600      	movs	r6, #0
 80030c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030c4:	f1b9 0901 	subs.w	r9, r9, #1
 80030c8:	d505      	bpl.n	80030d6 <_fwalk_sglue+0x22>
 80030ca:	6824      	ldr	r4, [r4, #0]
 80030cc:	2c00      	cmp	r4, #0
 80030ce:	d1f7      	bne.n	80030c0 <_fwalk_sglue+0xc>
 80030d0:	4630      	mov	r0, r6
 80030d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030d6:	89ab      	ldrh	r3, [r5, #12]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d907      	bls.n	80030ec <_fwalk_sglue+0x38>
 80030dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030e0:	3301      	adds	r3, #1
 80030e2:	d003      	beq.n	80030ec <_fwalk_sglue+0x38>
 80030e4:	4629      	mov	r1, r5
 80030e6:	4638      	mov	r0, r7
 80030e8:	47c0      	blx	r8
 80030ea:	4306      	orrs	r6, r0
 80030ec:	3568      	adds	r5, #104	@ 0x68
 80030ee:	e7e9      	b.n	80030c4 <_fwalk_sglue+0x10>

080030f0 <siprintf>:
 80030f0:	b40e      	push	{r1, r2, r3}
 80030f2:	b510      	push	{r4, lr}
 80030f4:	b09d      	sub	sp, #116	@ 0x74
 80030f6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80030f8:	9002      	str	r0, [sp, #8]
 80030fa:	9006      	str	r0, [sp, #24]
 80030fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003100:	480a      	ldr	r0, [pc, #40]	@ (800312c <siprintf+0x3c>)
 8003102:	9107      	str	r1, [sp, #28]
 8003104:	9104      	str	r1, [sp, #16]
 8003106:	490a      	ldr	r1, [pc, #40]	@ (8003130 <siprintf+0x40>)
 8003108:	f853 2b04 	ldr.w	r2, [r3], #4
 800310c:	9105      	str	r1, [sp, #20]
 800310e:	2400      	movs	r4, #0
 8003110:	a902      	add	r1, sp, #8
 8003112:	6800      	ldr	r0, [r0, #0]
 8003114:	9301      	str	r3, [sp, #4]
 8003116:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003118:	f001 fc00 	bl	800491c <_svfiprintf_r>
 800311c:	9b02      	ldr	r3, [sp, #8]
 800311e:	701c      	strb	r4, [r3, #0]
 8003120:	b01d      	add	sp, #116	@ 0x74
 8003122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003126:	b003      	add	sp, #12
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	20000018 	.word	0x20000018
 8003130:	ffff0208 	.word	0xffff0208

08003134 <__sread>:
 8003134:	b510      	push	{r4, lr}
 8003136:	460c      	mov	r4, r1
 8003138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800313c:	f000 f86c 	bl	8003218 <_read_r>
 8003140:	2800      	cmp	r0, #0
 8003142:	bfab      	itete	ge
 8003144:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003146:	89a3      	ldrhlt	r3, [r4, #12]
 8003148:	181b      	addge	r3, r3, r0
 800314a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800314e:	bfac      	ite	ge
 8003150:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003152:	81a3      	strhlt	r3, [r4, #12]
 8003154:	bd10      	pop	{r4, pc}

08003156 <__swrite>:
 8003156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800315a:	461f      	mov	r7, r3
 800315c:	898b      	ldrh	r3, [r1, #12]
 800315e:	05db      	lsls	r3, r3, #23
 8003160:	4605      	mov	r5, r0
 8003162:	460c      	mov	r4, r1
 8003164:	4616      	mov	r6, r2
 8003166:	d505      	bpl.n	8003174 <__swrite+0x1e>
 8003168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800316c:	2302      	movs	r3, #2
 800316e:	2200      	movs	r2, #0
 8003170:	f000 f840 	bl	80031f4 <_lseek_r>
 8003174:	89a3      	ldrh	r3, [r4, #12]
 8003176:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800317a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800317e:	81a3      	strh	r3, [r4, #12]
 8003180:	4632      	mov	r2, r6
 8003182:	463b      	mov	r3, r7
 8003184:	4628      	mov	r0, r5
 8003186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800318a:	f000 b857 	b.w	800323c <_write_r>

0800318e <__sseek>:
 800318e:	b510      	push	{r4, lr}
 8003190:	460c      	mov	r4, r1
 8003192:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003196:	f000 f82d 	bl	80031f4 <_lseek_r>
 800319a:	1c43      	adds	r3, r0, #1
 800319c:	89a3      	ldrh	r3, [r4, #12]
 800319e:	bf15      	itete	ne
 80031a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80031a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80031a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80031aa:	81a3      	strheq	r3, [r4, #12]
 80031ac:	bf18      	it	ne
 80031ae:	81a3      	strhne	r3, [r4, #12]
 80031b0:	bd10      	pop	{r4, pc}

080031b2 <__sclose>:
 80031b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031b6:	f000 b80d 	b.w	80031d4 <_close_r>

080031ba <memset>:
 80031ba:	4402      	add	r2, r0
 80031bc:	4603      	mov	r3, r0
 80031be:	4293      	cmp	r3, r2
 80031c0:	d100      	bne.n	80031c4 <memset+0xa>
 80031c2:	4770      	bx	lr
 80031c4:	f803 1b01 	strb.w	r1, [r3], #1
 80031c8:	e7f9      	b.n	80031be <memset+0x4>
	...

080031cc <_localeconv_r>:
 80031cc:	4800      	ldr	r0, [pc, #0]	@ (80031d0 <_localeconv_r+0x4>)
 80031ce:	4770      	bx	lr
 80031d0:	20000158 	.word	0x20000158

080031d4 <_close_r>:
 80031d4:	b538      	push	{r3, r4, r5, lr}
 80031d6:	4d06      	ldr	r5, [pc, #24]	@ (80031f0 <_close_r+0x1c>)
 80031d8:	2300      	movs	r3, #0
 80031da:	4604      	mov	r4, r0
 80031dc:	4608      	mov	r0, r1
 80031de:	602b      	str	r3, [r5, #0]
 80031e0:	f7fe f97d 	bl	80014de <_close>
 80031e4:	1c43      	adds	r3, r0, #1
 80031e6:	d102      	bne.n	80031ee <_close_r+0x1a>
 80031e8:	682b      	ldr	r3, [r5, #0]
 80031ea:	b103      	cbz	r3, 80031ee <_close_r+0x1a>
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	bd38      	pop	{r3, r4, r5, pc}
 80031f0:	20000b5c 	.word	0x20000b5c

080031f4 <_lseek_r>:
 80031f4:	b538      	push	{r3, r4, r5, lr}
 80031f6:	4d07      	ldr	r5, [pc, #28]	@ (8003214 <_lseek_r+0x20>)
 80031f8:	4604      	mov	r4, r0
 80031fa:	4608      	mov	r0, r1
 80031fc:	4611      	mov	r1, r2
 80031fe:	2200      	movs	r2, #0
 8003200:	602a      	str	r2, [r5, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	f7fe f992 	bl	800152c <_lseek>
 8003208:	1c43      	adds	r3, r0, #1
 800320a:	d102      	bne.n	8003212 <_lseek_r+0x1e>
 800320c:	682b      	ldr	r3, [r5, #0]
 800320e:	b103      	cbz	r3, 8003212 <_lseek_r+0x1e>
 8003210:	6023      	str	r3, [r4, #0]
 8003212:	bd38      	pop	{r3, r4, r5, pc}
 8003214:	20000b5c 	.word	0x20000b5c

08003218 <_read_r>:
 8003218:	b538      	push	{r3, r4, r5, lr}
 800321a:	4d07      	ldr	r5, [pc, #28]	@ (8003238 <_read_r+0x20>)
 800321c:	4604      	mov	r4, r0
 800321e:	4608      	mov	r0, r1
 8003220:	4611      	mov	r1, r2
 8003222:	2200      	movs	r2, #0
 8003224:	602a      	str	r2, [r5, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	f7fe f920 	bl	800146c <_read>
 800322c:	1c43      	adds	r3, r0, #1
 800322e:	d102      	bne.n	8003236 <_read_r+0x1e>
 8003230:	682b      	ldr	r3, [r5, #0]
 8003232:	b103      	cbz	r3, 8003236 <_read_r+0x1e>
 8003234:	6023      	str	r3, [r4, #0]
 8003236:	bd38      	pop	{r3, r4, r5, pc}
 8003238:	20000b5c 	.word	0x20000b5c

0800323c <_write_r>:
 800323c:	b538      	push	{r3, r4, r5, lr}
 800323e:	4d07      	ldr	r5, [pc, #28]	@ (800325c <_write_r+0x20>)
 8003240:	4604      	mov	r4, r0
 8003242:	4608      	mov	r0, r1
 8003244:	4611      	mov	r1, r2
 8003246:	2200      	movs	r2, #0
 8003248:	602a      	str	r2, [r5, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	f7fe f92b 	bl	80014a6 <_write>
 8003250:	1c43      	adds	r3, r0, #1
 8003252:	d102      	bne.n	800325a <_write_r+0x1e>
 8003254:	682b      	ldr	r3, [r5, #0]
 8003256:	b103      	cbz	r3, 800325a <_write_r+0x1e>
 8003258:	6023      	str	r3, [r4, #0]
 800325a:	bd38      	pop	{r3, r4, r5, pc}
 800325c:	20000b5c 	.word	0x20000b5c

08003260 <__errno>:
 8003260:	4b01      	ldr	r3, [pc, #4]	@ (8003268 <__errno+0x8>)
 8003262:	6818      	ldr	r0, [r3, #0]
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000018 	.word	0x20000018

0800326c <__libc_init_array>:
 800326c:	b570      	push	{r4, r5, r6, lr}
 800326e:	4d0d      	ldr	r5, [pc, #52]	@ (80032a4 <__libc_init_array+0x38>)
 8003270:	4c0d      	ldr	r4, [pc, #52]	@ (80032a8 <__libc_init_array+0x3c>)
 8003272:	1b64      	subs	r4, r4, r5
 8003274:	10a4      	asrs	r4, r4, #2
 8003276:	2600      	movs	r6, #0
 8003278:	42a6      	cmp	r6, r4
 800327a:	d109      	bne.n	8003290 <__libc_init_array+0x24>
 800327c:	4d0b      	ldr	r5, [pc, #44]	@ (80032ac <__libc_init_array+0x40>)
 800327e:	4c0c      	ldr	r4, [pc, #48]	@ (80032b0 <__libc_init_array+0x44>)
 8003280:	f002 f86a 	bl	8005358 <_init>
 8003284:	1b64      	subs	r4, r4, r5
 8003286:	10a4      	asrs	r4, r4, #2
 8003288:	2600      	movs	r6, #0
 800328a:	42a6      	cmp	r6, r4
 800328c:	d105      	bne.n	800329a <__libc_init_array+0x2e>
 800328e:	bd70      	pop	{r4, r5, r6, pc}
 8003290:	f855 3b04 	ldr.w	r3, [r5], #4
 8003294:	4798      	blx	r3
 8003296:	3601      	adds	r6, #1
 8003298:	e7ee      	b.n	8003278 <__libc_init_array+0xc>
 800329a:	f855 3b04 	ldr.w	r3, [r5], #4
 800329e:	4798      	blx	r3
 80032a0:	3601      	adds	r6, #1
 80032a2:	e7f2      	b.n	800328a <__libc_init_array+0x1e>
 80032a4:	08018c3c 	.word	0x08018c3c
 80032a8:	08018c3c 	.word	0x08018c3c
 80032ac:	08018c3c 	.word	0x08018c3c
 80032b0:	08018c40 	.word	0x08018c40

080032b4 <__retarget_lock_init_recursive>:
 80032b4:	4770      	bx	lr

080032b6 <__retarget_lock_acquire_recursive>:
 80032b6:	4770      	bx	lr

080032b8 <__retarget_lock_release_recursive>:
 80032b8:	4770      	bx	lr

080032ba <quorem>:
 80032ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032be:	6903      	ldr	r3, [r0, #16]
 80032c0:	690c      	ldr	r4, [r1, #16]
 80032c2:	42a3      	cmp	r3, r4
 80032c4:	4607      	mov	r7, r0
 80032c6:	db7e      	blt.n	80033c6 <quorem+0x10c>
 80032c8:	3c01      	subs	r4, #1
 80032ca:	f101 0814 	add.w	r8, r1, #20
 80032ce:	00a3      	lsls	r3, r4, #2
 80032d0:	f100 0514 	add.w	r5, r0, #20
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80032e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80032e4:	3301      	adds	r3, #1
 80032e6:	429a      	cmp	r2, r3
 80032e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80032ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80032f0:	d32e      	bcc.n	8003350 <quorem+0x96>
 80032f2:	f04f 0a00 	mov.w	sl, #0
 80032f6:	46c4      	mov	ip, r8
 80032f8:	46ae      	mov	lr, r5
 80032fa:	46d3      	mov	fp, sl
 80032fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003300:	b298      	uxth	r0, r3
 8003302:	fb06 a000 	mla	r0, r6, r0, sl
 8003306:	0c02      	lsrs	r2, r0, #16
 8003308:	0c1b      	lsrs	r3, r3, #16
 800330a:	fb06 2303 	mla	r3, r6, r3, r2
 800330e:	f8de 2000 	ldr.w	r2, [lr]
 8003312:	b280      	uxth	r0, r0
 8003314:	b292      	uxth	r2, r2
 8003316:	1a12      	subs	r2, r2, r0
 8003318:	445a      	add	r2, fp
 800331a:	f8de 0000 	ldr.w	r0, [lr]
 800331e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003322:	b29b      	uxth	r3, r3
 8003324:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003328:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800332c:	b292      	uxth	r2, r2
 800332e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003332:	45e1      	cmp	r9, ip
 8003334:	f84e 2b04 	str.w	r2, [lr], #4
 8003338:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800333c:	d2de      	bcs.n	80032fc <quorem+0x42>
 800333e:	9b00      	ldr	r3, [sp, #0]
 8003340:	58eb      	ldr	r3, [r5, r3]
 8003342:	b92b      	cbnz	r3, 8003350 <quorem+0x96>
 8003344:	9b01      	ldr	r3, [sp, #4]
 8003346:	3b04      	subs	r3, #4
 8003348:	429d      	cmp	r5, r3
 800334a:	461a      	mov	r2, r3
 800334c:	d32f      	bcc.n	80033ae <quorem+0xf4>
 800334e:	613c      	str	r4, [r7, #16]
 8003350:	4638      	mov	r0, r7
 8003352:	f001 f97f 	bl	8004654 <__mcmp>
 8003356:	2800      	cmp	r0, #0
 8003358:	db25      	blt.n	80033a6 <quorem+0xec>
 800335a:	4629      	mov	r1, r5
 800335c:	2000      	movs	r0, #0
 800335e:	f858 2b04 	ldr.w	r2, [r8], #4
 8003362:	f8d1 c000 	ldr.w	ip, [r1]
 8003366:	fa1f fe82 	uxth.w	lr, r2
 800336a:	fa1f f38c 	uxth.w	r3, ip
 800336e:	eba3 030e 	sub.w	r3, r3, lr
 8003372:	4403      	add	r3, r0
 8003374:	0c12      	lsrs	r2, r2, #16
 8003376:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800337a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800337e:	b29b      	uxth	r3, r3
 8003380:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003384:	45c1      	cmp	r9, r8
 8003386:	f841 3b04 	str.w	r3, [r1], #4
 800338a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800338e:	d2e6      	bcs.n	800335e <quorem+0xa4>
 8003390:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003394:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003398:	b922      	cbnz	r2, 80033a4 <quorem+0xea>
 800339a:	3b04      	subs	r3, #4
 800339c:	429d      	cmp	r5, r3
 800339e:	461a      	mov	r2, r3
 80033a0:	d30b      	bcc.n	80033ba <quorem+0x100>
 80033a2:	613c      	str	r4, [r7, #16]
 80033a4:	3601      	adds	r6, #1
 80033a6:	4630      	mov	r0, r6
 80033a8:	b003      	add	sp, #12
 80033aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	3b04      	subs	r3, #4
 80033b2:	2a00      	cmp	r2, #0
 80033b4:	d1cb      	bne.n	800334e <quorem+0x94>
 80033b6:	3c01      	subs	r4, #1
 80033b8:	e7c6      	b.n	8003348 <quorem+0x8e>
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	3b04      	subs	r3, #4
 80033be:	2a00      	cmp	r2, #0
 80033c0:	d1ef      	bne.n	80033a2 <quorem+0xe8>
 80033c2:	3c01      	subs	r4, #1
 80033c4:	e7ea      	b.n	800339c <quorem+0xe2>
 80033c6:	2000      	movs	r0, #0
 80033c8:	e7ee      	b.n	80033a8 <quorem+0xee>
 80033ca:	0000      	movs	r0, r0
 80033cc:	0000      	movs	r0, r0
	...

080033d0 <_dtoa_r>:
 80033d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033d4:	69c7      	ldr	r7, [r0, #28]
 80033d6:	b097      	sub	sp, #92	@ 0x5c
 80033d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80033dc:	ec55 4b10 	vmov	r4, r5, d0
 80033e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80033e2:	9107      	str	r1, [sp, #28]
 80033e4:	4681      	mov	r9, r0
 80033e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80033e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80033ea:	b97f      	cbnz	r7, 800340c <_dtoa_r+0x3c>
 80033ec:	2010      	movs	r0, #16
 80033ee:	f000 fe09 	bl	8004004 <malloc>
 80033f2:	4602      	mov	r2, r0
 80033f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80033f8:	b920      	cbnz	r0, 8003404 <_dtoa_r+0x34>
 80033fa:	4ba9      	ldr	r3, [pc, #676]	@ (80036a0 <_dtoa_r+0x2d0>)
 80033fc:	21ef      	movs	r1, #239	@ 0xef
 80033fe:	48a9      	ldr	r0, [pc, #676]	@ (80036a4 <_dtoa_r+0x2d4>)
 8003400:	f001 fc6c 	bl	8004cdc <__assert_func>
 8003404:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003408:	6007      	str	r7, [r0, #0]
 800340a:	60c7      	str	r7, [r0, #12]
 800340c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003410:	6819      	ldr	r1, [r3, #0]
 8003412:	b159      	cbz	r1, 800342c <_dtoa_r+0x5c>
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	604a      	str	r2, [r1, #4]
 8003418:	2301      	movs	r3, #1
 800341a:	4093      	lsls	r3, r2
 800341c:	608b      	str	r3, [r1, #8]
 800341e:	4648      	mov	r0, r9
 8003420:	f000 fee6 	bl	80041f0 <_Bfree>
 8003424:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	1e2b      	subs	r3, r5, #0
 800342e:	bfb9      	ittee	lt
 8003430:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003434:	9305      	strlt	r3, [sp, #20]
 8003436:	2300      	movge	r3, #0
 8003438:	6033      	strge	r3, [r6, #0]
 800343a:	9f05      	ldr	r7, [sp, #20]
 800343c:	4b9a      	ldr	r3, [pc, #616]	@ (80036a8 <_dtoa_r+0x2d8>)
 800343e:	bfbc      	itt	lt
 8003440:	2201      	movlt	r2, #1
 8003442:	6032      	strlt	r2, [r6, #0]
 8003444:	43bb      	bics	r3, r7
 8003446:	d112      	bne.n	800346e <_dtoa_r+0x9e>
 8003448:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800344a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003454:	4323      	orrs	r3, r4
 8003456:	f000 855a 	beq.w	8003f0e <_dtoa_r+0xb3e>
 800345a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800345c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80036bc <_dtoa_r+0x2ec>
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 855c 	beq.w	8003f1e <_dtoa_r+0xb4e>
 8003466:	f10a 0303 	add.w	r3, sl, #3
 800346a:	f000 bd56 	b.w	8003f1a <_dtoa_r+0xb4a>
 800346e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003472:	2200      	movs	r2, #0
 8003474:	ec51 0b17 	vmov	r0, r1, d7
 8003478:	2300      	movs	r3, #0
 800347a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800347e:	f7fd fb2b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003482:	4680      	mov	r8, r0
 8003484:	b158      	cbz	r0, 800349e <_dtoa_r+0xce>
 8003486:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003488:	2301      	movs	r3, #1
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800348e:	b113      	cbz	r3, 8003496 <_dtoa_r+0xc6>
 8003490:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003492:	4b86      	ldr	r3, [pc, #536]	@ (80036ac <_dtoa_r+0x2dc>)
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80036c0 <_dtoa_r+0x2f0>
 800349a:	f000 bd40 	b.w	8003f1e <_dtoa_r+0xb4e>
 800349e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80034a2:	aa14      	add	r2, sp, #80	@ 0x50
 80034a4:	a915      	add	r1, sp, #84	@ 0x54
 80034a6:	4648      	mov	r0, r9
 80034a8:	f001 f984 	bl	80047b4 <__d2b>
 80034ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80034b0:	9002      	str	r0, [sp, #8]
 80034b2:	2e00      	cmp	r6, #0
 80034b4:	d078      	beq.n	80035a8 <_dtoa_r+0x1d8>
 80034b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80034b8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80034bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80034c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80034c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80034cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80034d0:	4619      	mov	r1, r3
 80034d2:	2200      	movs	r2, #0
 80034d4:	4b76      	ldr	r3, [pc, #472]	@ (80036b0 <_dtoa_r+0x2e0>)
 80034d6:	f7fc fedf 	bl	8000298 <__aeabi_dsub>
 80034da:	a36b      	add	r3, pc, #428	@ (adr r3, 8003688 <_dtoa_r+0x2b8>)
 80034dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e0:	f7fd f892 	bl	8000608 <__aeabi_dmul>
 80034e4:	a36a      	add	r3, pc, #424	@ (adr r3, 8003690 <_dtoa_r+0x2c0>)
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f7fc fed7 	bl	800029c <__adddf3>
 80034ee:	4604      	mov	r4, r0
 80034f0:	4630      	mov	r0, r6
 80034f2:	460d      	mov	r5, r1
 80034f4:	f7fd f81e 	bl	8000534 <__aeabi_i2d>
 80034f8:	a367      	add	r3, pc, #412	@ (adr r3, 8003698 <_dtoa_r+0x2c8>)
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	f7fd f883 	bl	8000608 <__aeabi_dmul>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4620      	mov	r0, r4
 8003508:	4629      	mov	r1, r5
 800350a:	f7fc fec7 	bl	800029c <__adddf3>
 800350e:	4604      	mov	r4, r0
 8003510:	460d      	mov	r5, r1
 8003512:	f7fd fb29 	bl	8000b68 <__aeabi_d2iz>
 8003516:	2200      	movs	r2, #0
 8003518:	4607      	mov	r7, r0
 800351a:	2300      	movs	r3, #0
 800351c:	4620      	mov	r0, r4
 800351e:	4629      	mov	r1, r5
 8003520:	f7fd fae4 	bl	8000aec <__aeabi_dcmplt>
 8003524:	b140      	cbz	r0, 8003538 <_dtoa_r+0x168>
 8003526:	4638      	mov	r0, r7
 8003528:	f7fd f804 	bl	8000534 <__aeabi_i2d>
 800352c:	4622      	mov	r2, r4
 800352e:	462b      	mov	r3, r5
 8003530:	f7fd fad2 	bl	8000ad8 <__aeabi_dcmpeq>
 8003534:	b900      	cbnz	r0, 8003538 <_dtoa_r+0x168>
 8003536:	3f01      	subs	r7, #1
 8003538:	2f16      	cmp	r7, #22
 800353a:	d852      	bhi.n	80035e2 <_dtoa_r+0x212>
 800353c:	4b5d      	ldr	r3, [pc, #372]	@ (80036b4 <_dtoa_r+0x2e4>)
 800353e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003546:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800354a:	f7fd facf 	bl	8000aec <__aeabi_dcmplt>
 800354e:	2800      	cmp	r0, #0
 8003550:	d049      	beq.n	80035e6 <_dtoa_r+0x216>
 8003552:	3f01      	subs	r7, #1
 8003554:	2300      	movs	r3, #0
 8003556:	9310      	str	r3, [sp, #64]	@ 0x40
 8003558:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800355a:	1b9b      	subs	r3, r3, r6
 800355c:	1e5a      	subs	r2, r3, #1
 800355e:	bf45      	ittet	mi
 8003560:	f1c3 0301 	rsbmi	r3, r3, #1
 8003564:	9300      	strmi	r3, [sp, #0]
 8003566:	2300      	movpl	r3, #0
 8003568:	2300      	movmi	r3, #0
 800356a:	9206      	str	r2, [sp, #24]
 800356c:	bf54      	ite	pl
 800356e:	9300      	strpl	r3, [sp, #0]
 8003570:	9306      	strmi	r3, [sp, #24]
 8003572:	2f00      	cmp	r7, #0
 8003574:	db39      	blt.n	80035ea <_dtoa_r+0x21a>
 8003576:	9b06      	ldr	r3, [sp, #24]
 8003578:	970d      	str	r7, [sp, #52]	@ 0x34
 800357a:	443b      	add	r3, r7
 800357c:	9306      	str	r3, [sp, #24]
 800357e:	2300      	movs	r3, #0
 8003580:	9308      	str	r3, [sp, #32]
 8003582:	9b07      	ldr	r3, [sp, #28]
 8003584:	2b09      	cmp	r3, #9
 8003586:	d863      	bhi.n	8003650 <_dtoa_r+0x280>
 8003588:	2b05      	cmp	r3, #5
 800358a:	bfc4      	itt	gt
 800358c:	3b04      	subgt	r3, #4
 800358e:	9307      	strgt	r3, [sp, #28]
 8003590:	9b07      	ldr	r3, [sp, #28]
 8003592:	f1a3 0302 	sub.w	r3, r3, #2
 8003596:	bfcc      	ite	gt
 8003598:	2400      	movgt	r4, #0
 800359a:	2401      	movle	r4, #1
 800359c:	2b03      	cmp	r3, #3
 800359e:	d863      	bhi.n	8003668 <_dtoa_r+0x298>
 80035a0:	e8df f003 	tbb	[pc, r3]
 80035a4:	2b375452 	.word	0x2b375452
 80035a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80035ac:	441e      	add	r6, r3
 80035ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80035b2:	2b20      	cmp	r3, #32
 80035b4:	bfc1      	itttt	gt
 80035b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80035ba:	409f      	lslgt	r7, r3
 80035bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80035c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80035c4:	bfd6      	itet	le
 80035c6:	f1c3 0320 	rsble	r3, r3, #32
 80035ca:	ea47 0003 	orrgt.w	r0, r7, r3
 80035ce:	fa04 f003 	lslle.w	r0, r4, r3
 80035d2:	f7fc ff9f 	bl	8000514 <__aeabi_ui2d>
 80035d6:	2201      	movs	r2, #1
 80035d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80035dc:	3e01      	subs	r6, #1
 80035de:	9212      	str	r2, [sp, #72]	@ 0x48
 80035e0:	e776      	b.n	80034d0 <_dtoa_r+0x100>
 80035e2:	2301      	movs	r3, #1
 80035e4:	e7b7      	b.n	8003556 <_dtoa_r+0x186>
 80035e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80035e8:	e7b6      	b.n	8003558 <_dtoa_r+0x188>
 80035ea:	9b00      	ldr	r3, [sp, #0]
 80035ec:	1bdb      	subs	r3, r3, r7
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	427b      	negs	r3, r7
 80035f2:	9308      	str	r3, [sp, #32]
 80035f4:	2300      	movs	r3, #0
 80035f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80035f8:	e7c3      	b.n	8003582 <_dtoa_r+0x1b2>
 80035fa:	2301      	movs	r3, #1
 80035fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80035fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003600:	eb07 0b03 	add.w	fp, r7, r3
 8003604:	f10b 0301 	add.w	r3, fp, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	9303      	str	r3, [sp, #12]
 800360c:	bfb8      	it	lt
 800360e:	2301      	movlt	r3, #1
 8003610:	e006      	b.n	8003620 <_dtoa_r+0x250>
 8003612:	2301      	movs	r3, #1
 8003614:	9309      	str	r3, [sp, #36]	@ 0x24
 8003616:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003618:	2b00      	cmp	r3, #0
 800361a:	dd28      	ble.n	800366e <_dtoa_r+0x29e>
 800361c:	469b      	mov	fp, r3
 800361e:	9303      	str	r3, [sp, #12]
 8003620:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003624:	2100      	movs	r1, #0
 8003626:	2204      	movs	r2, #4
 8003628:	f102 0514 	add.w	r5, r2, #20
 800362c:	429d      	cmp	r5, r3
 800362e:	d926      	bls.n	800367e <_dtoa_r+0x2ae>
 8003630:	6041      	str	r1, [r0, #4]
 8003632:	4648      	mov	r0, r9
 8003634:	f000 fd9c 	bl	8004170 <_Balloc>
 8003638:	4682      	mov	sl, r0
 800363a:	2800      	cmp	r0, #0
 800363c:	d142      	bne.n	80036c4 <_dtoa_r+0x2f4>
 800363e:	4b1e      	ldr	r3, [pc, #120]	@ (80036b8 <_dtoa_r+0x2e8>)
 8003640:	4602      	mov	r2, r0
 8003642:	f240 11af 	movw	r1, #431	@ 0x1af
 8003646:	e6da      	b.n	80033fe <_dtoa_r+0x2e>
 8003648:	2300      	movs	r3, #0
 800364a:	e7e3      	b.n	8003614 <_dtoa_r+0x244>
 800364c:	2300      	movs	r3, #0
 800364e:	e7d5      	b.n	80035fc <_dtoa_r+0x22c>
 8003650:	2401      	movs	r4, #1
 8003652:	2300      	movs	r3, #0
 8003654:	9307      	str	r3, [sp, #28]
 8003656:	9409      	str	r4, [sp, #36]	@ 0x24
 8003658:	f04f 3bff 	mov.w	fp, #4294967295
 800365c:	2200      	movs	r2, #0
 800365e:	f8cd b00c 	str.w	fp, [sp, #12]
 8003662:	2312      	movs	r3, #18
 8003664:	920c      	str	r2, [sp, #48]	@ 0x30
 8003666:	e7db      	b.n	8003620 <_dtoa_r+0x250>
 8003668:	2301      	movs	r3, #1
 800366a:	9309      	str	r3, [sp, #36]	@ 0x24
 800366c:	e7f4      	b.n	8003658 <_dtoa_r+0x288>
 800366e:	f04f 0b01 	mov.w	fp, #1
 8003672:	f8cd b00c 	str.w	fp, [sp, #12]
 8003676:	465b      	mov	r3, fp
 8003678:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800367c:	e7d0      	b.n	8003620 <_dtoa_r+0x250>
 800367e:	3101      	adds	r1, #1
 8003680:	0052      	lsls	r2, r2, #1
 8003682:	e7d1      	b.n	8003628 <_dtoa_r+0x258>
 8003684:	f3af 8000 	nop.w
 8003688:	636f4361 	.word	0x636f4361
 800368c:	3fd287a7 	.word	0x3fd287a7
 8003690:	8b60c8b3 	.word	0x8b60c8b3
 8003694:	3fc68a28 	.word	0x3fc68a28
 8003698:	509f79fb 	.word	0x509f79fb
 800369c:	3fd34413 	.word	0x3fd34413
 80036a0:	08018901 	.word	0x08018901
 80036a4:	08018918 	.word	0x08018918
 80036a8:	7ff00000 	.word	0x7ff00000
 80036ac:	080188d1 	.word	0x080188d1
 80036b0:	3ff80000 	.word	0x3ff80000
 80036b4:	08018a68 	.word	0x08018a68
 80036b8:	08018970 	.word	0x08018970
 80036bc:	080188fd 	.word	0x080188fd
 80036c0:	080188d0 	.word	0x080188d0
 80036c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80036c8:	6018      	str	r0, [r3, #0]
 80036ca:	9b03      	ldr	r3, [sp, #12]
 80036cc:	2b0e      	cmp	r3, #14
 80036ce:	f200 80a1 	bhi.w	8003814 <_dtoa_r+0x444>
 80036d2:	2c00      	cmp	r4, #0
 80036d4:	f000 809e 	beq.w	8003814 <_dtoa_r+0x444>
 80036d8:	2f00      	cmp	r7, #0
 80036da:	dd33      	ble.n	8003744 <_dtoa_r+0x374>
 80036dc:	4b9c      	ldr	r3, [pc, #624]	@ (8003950 <_dtoa_r+0x580>)
 80036de:	f007 020f 	and.w	r2, r7, #15
 80036e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80036e6:	ed93 7b00 	vldr	d7, [r3]
 80036ea:	05f8      	lsls	r0, r7, #23
 80036ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80036f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80036f4:	d516      	bpl.n	8003724 <_dtoa_r+0x354>
 80036f6:	4b97      	ldr	r3, [pc, #604]	@ (8003954 <_dtoa_r+0x584>)
 80036f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80036fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003700:	f7fd f8ac 	bl	800085c <__aeabi_ddiv>
 8003704:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003708:	f004 040f 	and.w	r4, r4, #15
 800370c:	2603      	movs	r6, #3
 800370e:	4d91      	ldr	r5, [pc, #580]	@ (8003954 <_dtoa_r+0x584>)
 8003710:	b954      	cbnz	r4, 8003728 <_dtoa_r+0x358>
 8003712:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800371a:	f7fd f89f 	bl	800085c <__aeabi_ddiv>
 800371e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003722:	e028      	b.n	8003776 <_dtoa_r+0x3a6>
 8003724:	2602      	movs	r6, #2
 8003726:	e7f2      	b.n	800370e <_dtoa_r+0x33e>
 8003728:	07e1      	lsls	r1, r4, #31
 800372a:	d508      	bpl.n	800373e <_dtoa_r+0x36e>
 800372c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003730:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003734:	f7fc ff68 	bl	8000608 <__aeabi_dmul>
 8003738:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800373c:	3601      	adds	r6, #1
 800373e:	1064      	asrs	r4, r4, #1
 8003740:	3508      	adds	r5, #8
 8003742:	e7e5      	b.n	8003710 <_dtoa_r+0x340>
 8003744:	f000 80af 	beq.w	80038a6 <_dtoa_r+0x4d6>
 8003748:	427c      	negs	r4, r7
 800374a:	4b81      	ldr	r3, [pc, #516]	@ (8003950 <_dtoa_r+0x580>)
 800374c:	4d81      	ldr	r5, [pc, #516]	@ (8003954 <_dtoa_r+0x584>)
 800374e:	f004 020f 	and.w	r2, r4, #15
 8003752:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800375e:	f7fc ff53 	bl	8000608 <__aeabi_dmul>
 8003762:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003766:	1124      	asrs	r4, r4, #4
 8003768:	2300      	movs	r3, #0
 800376a:	2602      	movs	r6, #2
 800376c:	2c00      	cmp	r4, #0
 800376e:	f040 808f 	bne.w	8003890 <_dtoa_r+0x4c0>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1d3      	bne.n	800371e <_dtoa_r+0x34e>
 8003776:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003778:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 8094 	beq.w	80038aa <_dtoa_r+0x4da>
 8003782:	4b75      	ldr	r3, [pc, #468]	@ (8003958 <_dtoa_r+0x588>)
 8003784:	2200      	movs	r2, #0
 8003786:	4620      	mov	r0, r4
 8003788:	4629      	mov	r1, r5
 800378a:	f7fd f9af 	bl	8000aec <__aeabi_dcmplt>
 800378e:	2800      	cmp	r0, #0
 8003790:	f000 808b 	beq.w	80038aa <_dtoa_r+0x4da>
 8003794:	9b03      	ldr	r3, [sp, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 8087 	beq.w	80038aa <_dtoa_r+0x4da>
 800379c:	f1bb 0f00 	cmp.w	fp, #0
 80037a0:	dd34      	ble.n	800380c <_dtoa_r+0x43c>
 80037a2:	4620      	mov	r0, r4
 80037a4:	4b6d      	ldr	r3, [pc, #436]	@ (800395c <_dtoa_r+0x58c>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	4629      	mov	r1, r5
 80037aa:	f7fc ff2d 	bl	8000608 <__aeabi_dmul>
 80037ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80037b2:	f107 38ff 	add.w	r8, r7, #4294967295
 80037b6:	3601      	adds	r6, #1
 80037b8:	465c      	mov	r4, fp
 80037ba:	4630      	mov	r0, r6
 80037bc:	f7fc feba 	bl	8000534 <__aeabi_i2d>
 80037c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037c4:	f7fc ff20 	bl	8000608 <__aeabi_dmul>
 80037c8:	4b65      	ldr	r3, [pc, #404]	@ (8003960 <_dtoa_r+0x590>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	f7fc fd66 	bl	800029c <__adddf3>
 80037d0:	4605      	mov	r5, r0
 80037d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80037d6:	2c00      	cmp	r4, #0
 80037d8:	d16a      	bne.n	80038b0 <_dtoa_r+0x4e0>
 80037da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037de:	4b61      	ldr	r3, [pc, #388]	@ (8003964 <_dtoa_r+0x594>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	f7fc fd59 	bl	8000298 <__aeabi_dsub>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80037ee:	462a      	mov	r2, r5
 80037f0:	4633      	mov	r3, r6
 80037f2:	f7fd f999 	bl	8000b28 <__aeabi_dcmpgt>
 80037f6:	2800      	cmp	r0, #0
 80037f8:	f040 8298 	bne.w	8003d2c <_dtoa_r+0x95c>
 80037fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003800:	462a      	mov	r2, r5
 8003802:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003806:	f7fd f971 	bl	8000aec <__aeabi_dcmplt>
 800380a:	bb38      	cbnz	r0, 800385c <_dtoa_r+0x48c>
 800380c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8003810:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003814:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003816:	2b00      	cmp	r3, #0
 8003818:	f2c0 8157 	blt.w	8003aca <_dtoa_r+0x6fa>
 800381c:	2f0e      	cmp	r7, #14
 800381e:	f300 8154 	bgt.w	8003aca <_dtoa_r+0x6fa>
 8003822:	4b4b      	ldr	r3, [pc, #300]	@ (8003950 <_dtoa_r+0x580>)
 8003824:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003828:	ed93 7b00 	vldr	d7, [r3]
 800382c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800382e:	2b00      	cmp	r3, #0
 8003830:	ed8d 7b00 	vstr	d7, [sp]
 8003834:	f280 80e5 	bge.w	8003a02 <_dtoa_r+0x632>
 8003838:	9b03      	ldr	r3, [sp, #12]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f300 80e1 	bgt.w	8003a02 <_dtoa_r+0x632>
 8003840:	d10c      	bne.n	800385c <_dtoa_r+0x48c>
 8003842:	4b48      	ldr	r3, [pc, #288]	@ (8003964 <_dtoa_r+0x594>)
 8003844:	2200      	movs	r2, #0
 8003846:	ec51 0b17 	vmov	r0, r1, d7
 800384a:	f7fc fedd 	bl	8000608 <__aeabi_dmul>
 800384e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003852:	f7fd f95f 	bl	8000b14 <__aeabi_dcmpge>
 8003856:	2800      	cmp	r0, #0
 8003858:	f000 8266 	beq.w	8003d28 <_dtoa_r+0x958>
 800385c:	2400      	movs	r4, #0
 800385e:	4625      	mov	r5, r4
 8003860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003862:	4656      	mov	r6, sl
 8003864:	ea6f 0803 	mvn.w	r8, r3
 8003868:	2700      	movs	r7, #0
 800386a:	4621      	mov	r1, r4
 800386c:	4648      	mov	r0, r9
 800386e:	f000 fcbf 	bl	80041f0 <_Bfree>
 8003872:	2d00      	cmp	r5, #0
 8003874:	f000 80bd 	beq.w	80039f2 <_dtoa_r+0x622>
 8003878:	b12f      	cbz	r7, 8003886 <_dtoa_r+0x4b6>
 800387a:	42af      	cmp	r7, r5
 800387c:	d003      	beq.n	8003886 <_dtoa_r+0x4b6>
 800387e:	4639      	mov	r1, r7
 8003880:	4648      	mov	r0, r9
 8003882:	f000 fcb5 	bl	80041f0 <_Bfree>
 8003886:	4629      	mov	r1, r5
 8003888:	4648      	mov	r0, r9
 800388a:	f000 fcb1 	bl	80041f0 <_Bfree>
 800388e:	e0b0      	b.n	80039f2 <_dtoa_r+0x622>
 8003890:	07e2      	lsls	r2, r4, #31
 8003892:	d505      	bpl.n	80038a0 <_dtoa_r+0x4d0>
 8003894:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003898:	f7fc feb6 	bl	8000608 <__aeabi_dmul>
 800389c:	3601      	adds	r6, #1
 800389e:	2301      	movs	r3, #1
 80038a0:	1064      	asrs	r4, r4, #1
 80038a2:	3508      	adds	r5, #8
 80038a4:	e762      	b.n	800376c <_dtoa_r+0x39c>
 80038a6:	2602      	movs	r6, #2
 80038a8:	e765      	b.n	8003776 <_dtoa_r+0x3a6>
 80038aa:	9c03      	ldr	r4, [sp, #12]
 80038ac:	46b8      	mov	r8, r7
 80038ae:	e784      	b.n	80037ba <_dtoa_r+0x3ea>
 80038b0:	4b27      	ldr	r3, [pc, #156]	@ (8003950 <_dtoa_r+0x580>)
 80038b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80038b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80038b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80038bc:	4454      	add	r4, sl
 80038be:	2900      	cmp	r1, #0
 80038c0:	d054      	beq.n	800396c <_dtoa_r+0x59c>
 80038c2:	4929      	ldr	r1, [pc, #164]	@ (8003968 <_dtoa_r+0x598>)
 80038c4:	2000      	movs	r0, #0
 80038c6:	f7fc ffc9 	bl	800085c <__aeabi_ddiv>
 80038ca:	4633      	mov	r3, r6
 80038cc:	462a      	mov	r2, r5
 80038ce:	f7fc fce3 	bl	8000298 <__aeabi_dsub>
 80038d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80038d6:	4656      	mov	r6, sl
 80038d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80038dc:	f7fd f944 	bl	8000b68 <__aeabi_d2iz>
 80038e0:	4605      	mov	r5, r0
 80038e2:	f7fc fe27 	bl	8000534 <__aeabi_i2d>
 80038e6:	4602      	mov	r2, r0
 80038e8:	460b      	mov	r3, r1
 80038ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80038ee:	f7fc fcd3 	bl	8000298 <__aeabi_dsub>
 80038f2:	3530      	adds	r5, #48	@ 0x30
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038fc:	f806 5b01 	strb.w	r5, [r6], #1
 8003900:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003904:	f7fd f8f2 	bl	8000aec <__aeabi_dcmplt>
 8003908:	2800      	cmp	r0, #0
 800390a:	d172      	bne.n	80039f2 <_dtoa_r+0x622>
 800390c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003910:	4911      	ldr	r1, [pc, #68]	@ (8003958 <_dtoa_r+0x588>)
 8003912:	2000      	movs	r0, #0
 8003914:	f7fc fcc0 	bl	8000298 <__aeabi_dsub>
 8003918:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800391c:	f7fd f8e6 	bl	8000aec <__aeabi_dcmplt>
 8003920:	2800      	cmp	r0, #0
 8003922:	f040 80b4 	bne.w	8003a8e <_dtoa_r+0x6be>
 8003926:	42a6      	cmp	r6, r4
 8003928:	f43f af70 	beq.w	800380c <_dtoa_r+0x43c>
 800392c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003930:	4b0a      	ldr	r3, [pc, #40]	@ (800395c <_dtoa_r+0x58c>)
 8003932:	2200      	movs	r2, #0
 8003934:	f7fc fe68 	bl	8000608 <__aeabi_dmul>
 8003938:	4b08      	ldr	r3, [pc, #32]	@ (800395c <_dtoa_r+0x58c>)
 800393a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800393e:	2200      	movs	r2, #0
 8003940:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003944:	f7fc fe60 	bl	8000608 <__aeabi_dmul>
 8003948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800394c:	e7c4      	b.n	80038d8 <_dtoa_r+0x508>
 800394e:	bf00      	nop
 8003950:	08018a68 	.word	0x08018a68
 8003954:	08018a40 	.word	0x08018a40
 8003958:	3ff00000 	.word	0x3ff00000
 800395c:	40240000 	.word	0x40240000
 8003960:	401c0000 	.word	0x401c0000
 8003964:	40140000 	.word	0x40140000
 8003968:	3fe00000 	.word	0x3fe00000
 800396c:	4631      	mov	r1, r6
 800396e:	4628      	mov	r0, r5
 8003970:	f7fc fe4a 	bl	8000608 <__aeabi_dmul>
 8003974:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003978:	9413      	str	r4, [sp, #76]	@ 0x4c
 800397a:	4656      	mov	r6, sl
 800397c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003980:	f7fd f8f2 	bl	8000b68 <__aeabi_d2iz>
 8003984:	4605      	mov	r5, r0
 8003986:	f7fc fdd5 	bl	8000534 <__aeabi_i2d>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003992:	f7fc fc81 	bl	8000298 <__aeabi_dsub>
 8003996:	3530      	adds	r5, #48	@ 0x30
 8003998:	f806 5b01 	strb.w	r5, [r6], #1
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	42a6      	cmp	r6, r4
 80039a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80039a6:	f04f 0200 	mov.w	r2, #0
 80039aa:	d124      	bne.n	80039f6 <_dtoa_r+0x626>
 80039ac:	4baf      	ldr	r3, [pc, #700]	@ (8003c6c <_dtoa_r+0x89c>)
 80039ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80039b2:	f7fc fc73 	bl	800029c <__adddf3>
 80039b6:	4602      	mov	r2, r0
 80039b8:	460b      	mov	r3, r1
 80039ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039be:	f7fd f8b3 	bl	8000b28 <__aeabi_dcmpgt>
 80039c2:	2800      	cmp	r0, #0
 80039c4:	d163      	bne.n	8003a8e <_dtoa_r+0x6be>
 80039c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80039ca:	49a8      	ldr	r1, [pc, #672]	@ (8003c6c <_dtoa_r+0x89c>)
 80039cc:	2000      	movs	r0, #0
 80039ce:	f7fc fc63 	bl	8000298 <__aeabi_dsub>
 80039d2:	4602      	mov	r2, r0
 80039d4:	460b      	mov	r3, r1
 80039d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039da:	f7fd f887 	bl	8000aec <__aeabi_dcmplt>
 80039de:	2800      	cmp	r0, #0
 80039e0:	f43f af14 	beq.w	800380c <_dtoa_r+0x43c>
 80039e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80039e6:	1e73      	subs	r3, r6, #1
 80039e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80039ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80039ee:	2b30      	cmp	r3, #48	@ 0x30
 80039f0:	d0f8      	beq.n	80039e4 <_dtoa_r+0x614>
 80039f2:	4647      	mov	r7, r8
 80039f4:	e03b      	b.n	8003a6e <_dtoa_r+0x69e>
 80039f6:	4b9e      	ldr	r3, [pc, #632]	@ (8003c70 <_dtoa_r+0x8a0>)
 80039f8:	f7fc fe06 	bl	8000608 <__aeabi_dmul>
 80039fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a00:	e7bc      	b.n	800397c <_dtoa_r+0x5ac>
 8003a02:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003a06:	4656      	mov	r6, sl
 8003a08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a0c:	4620      	mov	r0, r4
 8003a0e:	4629      	mov	r1, r5
 8003a10:	f7fc ff24 	bl	800085c <__aeabi_ddiv>
 8003a14:	f7fd f8a8 	bl	8000b68 <__aeabi_d2iz>
 8003a18:	4680      	mov	r8, r0
 8003a1a:	f7fc fd8b 	bl	8000534 <__aeabi_i2d>
 8003a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a22:	f7fc fdf1 	bl	8000608 <__aeabi_dmul>
 8003a26:	4602      	mov	r2, r0
 8003a28:	460b      	mov	r3, r1
 8003a2a:	4620      	mov	r0, r4
 8003a2c:	4629      	mov	r1, r5
 8003a2e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003a32:	f7fc fc31 	bl	8000298 <__aeabi_dsub>
 8003a36:	f806 4b01 	strb.w	r4, [r6], #1
 8003a3a:	9d03      	ldr	r5, [sp, #12]
 8003a3c:	eba6 040a 	sub.w	r4, r6, sl
 8003a40:	42a5      	cmp	r5, r4
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	d133      	bne.n	8003ab0 <_dtoa_r+0x6e0>
 8003a48:	f7fc fc28 	bl	800029c <__adddf3>
 8003a4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a50:	4604      	mov	r4, r0
 8003a52:	460d      	mov	r5, r1
 8003a54:	f7fd f868 	bl	8000b28 <__aeabi_dcmpgt>
 8003a58:	b9c0      	cbnz	r0, 8003a8c <_dtoa_r+0x6bc>
 8003a5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a5e:	4620      	mov	r0, r4
 8003a60:	4629      	mov	r1, r5
 8003a62:	f7fd f839 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a66:	b110      	cbz	r0, 8003a6e <_dtoa_r+0x69e>
 8003a68:	f018 0f01 	tst.w	r8, #1
 8003a6c:	d10e      	bne.n	8003a8c <_dtoa_r+0x6bc>
 8003a6e:	9902      	ldr	r1, [sp, #8]
 8003a70:	4648      	mov	r0, r9
 8003a72:	f000 fbbd 	bl	80041f0 <_Bfree>
 8003a76:	2300      	movs	r3, #0
 8003a78:	7033      	strb	r3, [r6, #0]
 8003a7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003a7c:	3701      	adds	r7, #1
 8003a7e:	601f      	str	r7, [r3, #0]
 8003a80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 824b 	beq.w	8003f1e <_dtoa_r+0xb4e>
 8003a88:	601e      	str	r6, [r3, #0]
 8003a8a:	e248      	b.n	8003f1e <_dtoa_r+0xb4e>
 8003a8c:	46b8      	mov	r8, r7
 8003a8e:	4633      	mov	r3, r6
 8003a90:	461e      	mov	r6, r3
 8003a92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003a96:	2a39      	cmp	r2, #57	@ 0x39
 8003a98:	d106      	bne.n	8003aa8 <_dtoa_r+0x6d8>
 8003a9a:	459a      	cmp	sl, r3
 8003a9c:	d1f8      	bne.n	8003a90 <_dtoa_r+0x6c0>
 8003a9e:	2230      	movs	r2, #48	@ 0x30
 8003aa0:	f108 0801 	add.w	r8, r8, #1
 8003aa4:	f88a 2000 	strb.w	r2, [sl]
 8003aa8:	781a      	ldrb	r2, [r3, #0]
 8003aaa:	3201      	adds	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
 8003aae:	e7a0      	b.n	80039f2 <_dtoa_r+0x622>
 8003ab0:	4b6f      	ldr	r3, [pc, #444]	@ (8003c70 <_dtoa_r+0x8a0>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f7fc fda8 	bl	8000608 <__aeabi_dmul>
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2300      	movs	r3, #0
 8003abc:	4604      	mov	r4, r0
 8003abe:	460d      	mov	r5, r1
 8003ac0:	f7fd f80a 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ac4:	2800      	cmp	r0, #0
 8003ac6:	d09f      	beq.n	8003a08 <_dtoa_r+0x638>
 8003ac8:	e7d1      	b.n	8003a6e <_dtoa_r+0x69e>
 8003aca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003acc:	2a00      	cmp	r2, #0
 8003ace:	f000 80ea 	beq.w	8003ca6 <_dtoa_r+0x8d6>
 8003ad2:	9a07      	ldr	r2, [sp, #28]
 8003ad4:	2a01      	cmp	r2, #1
 8003ad6:	f300 80cd 	bgt.w	8003c74 <_dtoa_r+0x8a4>
 8003ada:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003adc:	2a00      	cmp	r2, #0
 8003ade:	f000 80c1 	beq.w	8003c64 <_dtoa_r+0x894>
 8003ae2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003ae6:	9c08      	ldr	r4, [sp, #32]
 8003ae8:	9e00      	ldr	r6, [sp, #0]
 8003aea:	9a00      	ldr	r2, [sp, #0]
 8003aec:	441a      	add	r2, r3
 8003aee:	9200      	str	r2, [sp, #0]
 8003af0:	9a06      	ldr	r2, [sp, #24]
 8003af2:	2101      	movs	r1, #1
 8003af4:	441a      	add	r2, r3
 8003af6:	4648      	mov	r0, r9
 8003af8:	9206      	str	r2, [sp, #24]
 8003afa:	f000 fc2d 	bl	8004358 <__i2b>
 8003afe:	4605      	mov	r5, r0
 8003b00:	b166      	cbz	r6, 8003b1c <_dtoa_r+0x74c>
 8003b02:	9b06      	ldr	r3, [sp, #24]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	dd09      	ble.n	8003b1c <_dtoa_r+0x74c>
 8003b08:	42b3      	cmp	r3, r6
 8003b0a:	9a00      	ldr	r2, [sp, #0]
 8003b0c:	bfa8      	it	ge
 8003b0e:	4633      	movge	r3, r6
 8003b10:	1ad2      	subs	r2, r2, r3
 8003b12:	9200      	str	r2, [sp, #0]
 8003b14:	9a06      	ldr	r2, [sp, #24]
 8003b16:	1af6      	subs	r6, r6, r3
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	9306      	str	r3, [sp, #24]
 8003b1c:	9b08      	ldr	r3, [sp, #32]
 8003b1e:	b30b      	cbz	r3, 8003b64 <_dtoa_r+0x794>
 8003b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f000 80c6 	beq.w	8003cb4 <_dtoa_r+0x8e4>
 8003b28:	2c00      	cmp	r4, #0
 8003b2a:	f000 80c0 	beq.w	8003cae <_dtoa_r+0x8de>
 8003b2e:	4629      	mov	r1, r5
 8003b30:	4622      	mov	r2, r4
 8003b32:	4648      	mov	r0, r9
 8003b34:	f000 fcc8 	bl	80044c8 <__pow5mult>
 8003b38:	9a02      	ldr	r2, [sp, #8]
 8003b3a:	4601      	mov	r1, r0
 8003b3c:	4605      	mov	r5, r0
 8003b3e:	4648      	mov	r0, r9
 8003b40:	f000 fc20 	bl	8004384 <__multiply>
 8003b44:	9902      	ldr	r1, [sp, #8]
 8003b46:	4680      	mov	r8, r0
 8003b48:	4648      	mov	r0, r9
 8003b4a:	f000 fb51 	bl	80041f0 <_Bfree>
 8003b4e:	9b08      	ldr	r3, [sp, #32]
 8003b50:	1b1b      	subs	r3, r3, r4
 8003b52:	9308      	str	r3, [sp, #32]
 8003b54:	f000 80b1 	beq.w	8003cba <_dtoa_r+0x8ea>
 8003b58:	9a08      	ldr	r2, [sp, #32]
 8003b5a:	4641      	mov	r1, r8
 8003b5c:	4648      	mov	r0, r9
 8003b5e:	f000 fcb3 	bl	80044c8 <__pow5mult>
 8003b62:	9002      	str	r0, [sp, #8]
 8003b64:	2101      	movs	r1, #1
 8003b66:	4648      	mov	r0, r9
 8003b68:	f000 fbf6 	bl	8004358 <__i2b>
 8003b6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b6e:	4604      	mov	r4, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 81d8 	beq.w	8003f26 <_dtoa_r+0xb56>
 8003b76:	461a      	mov	r2, r3
 8003b78:	4601      	mov	r1, r0
 8003b7a:	4648      	mov	r0, r9
 8003b7c:	f000 fca4 	bl	80044c8 <__pow5mult>
 8003b80:	9b07      	ldr	r3, [sp, #28]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	4604      	mov	r4, r0
 8003b86:	f300 809f 	bgt.w	8003cc8 <_dtoa_r+0x8f8>
 8003b8a:	9b04      	ldr	r3, [sp, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f040 8097 	bne.w	8003cc0 <_dtoa_r+0x8f0>
 8003b92:	9b05      	ldr	r3, [sp, #20]
 8003b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f040 8093 	bne.w	8003cc4 <_dtoa_r+0x8f4>
 8003b9e:	9b05      	ldr	r3, [sp, #20]
 8003ba0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ba4:	0d1b      	lsrs	r3, r3, #20
 8003ba6:	051b      	lsls	r3, r3, #20
 8003ba8:	b133      	cbz	r3, 8003bb8 <_dtoa_r+0x7e8>
 8003baa:	9b00      	ldr	r3, [sp, #0]
 8003bac:	3301      	adds	r3, #1
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	9b06      	ldr	r3, [sp, #24]
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	9306      	str	r3, [sp, #24]
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	9308      	str	r3, [sp, #32]
 8003bba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 81b8 	beq.w	8003f32 <_dtoa_r+0xb62>
 8003bc2:	6923      	ldr	r3, [r4, #16]
 8003bc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bc8:	6918      	ldr	r0, [r3, #16]
 8003bca:	f000 fb79 	bl	80042c0 <__hi0bits>
 8003bce:	f1c0 0020 	rsb	r0, r0, #32
 8003bd2:	9b06      	ldr	r3, [sp, #24]
 8003bd4:	4418      	add	r0, r3
 8003bd6:	f010 001f 	ands.w	r0, r0, #31
 8003bda:	f000 8082 	beq.w	8003ce2 <_dtoa_r+0x912>
 8003bde:	f1c0 0320 	rsb	r3, r0, #32
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	dd73      	ble.n	8003cce <_dtoa_r+0x8fe>
 8003be6:	9b00      	ldr	r3, [sp, #0]
 8003be8:	f1c0 001c 	rsb	r0, r0, #28
 8003bec:	4403      	add	r3, r0
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	9b06      	ldr	r3, [sp, #24]
 8003bf2:	4403      	add	r3, r0
 8003bf4:	4406      	add	r6, r0
 8003bf6:	9306      	str	r3, [sp, #24]
 8003bf8:	9b00      	ldr	r3, [sp, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	dd05      	ble.n	8003c0a <_dtoa_r+0x83a>
 8003bfe:	9902      	ldr	r1, [sp, #8]
 8003c00:	461a      	mov	r2, r3
 8003c02:	4648      	mov	r0, r9
 8003c04:	f000 fcba 	bl	800457c <__lshift>
 8003c08:	9002      	str	r0, [sp, #8]
 8003c0a:	9b06      	ldr	r3, [sp, #24]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	dd05      	ble.n	8003c1c <_dtoa_r+0x84c>
 8003c10:	4621      	mov	r1, r4
 8003c12:	461a      	mov	r2, r3
 8003c14:	4648      	mov	r0, r9
 8003c16:	f000 fcb1 	bl	800457c <__lshift>
 8003c1a:	4604      	mov	r4, r0
 8003c1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d061      	beq.n	8003ce6 <_dtoa_r+0x916>
 8003c22:	9802      	ldr	r0, [sp, #8]
 8003c24:	4621      	mov	r1, r4
 8003c26:	f000 fd15 	bl	8004654 <__mcmp>
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	da5b      	bge.n	8003ce6 <_dtoa_r+0x916>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	9902      	ldr	r1, [sp, #8]
 8003c32:	220a      	movs	r2, #10
 8003c34:	4648      	mov	r0, r9
 8003c36:	f000 fafd 	bl	8004234 <__multadd>
 8003c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c3c:	9002      	str	r0, [sp, #8]
 8003c3e:	f107 38ff 	add.w	r8, r7, #4294967295
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 8177 	beq.w	8003f36 <_dtoa_r+0xb66>
 8003c48:	4629      	mov	r1, r5
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	220a      	movs	r2, #10
 8003c4e:	4648      	mov	r0, r9
 8003c50:	f000 faf0 	bl	8004234 <__multadd>
 8003c54:	f1bb 0f00 	cmp.w	fp, #0
 8003c58:	4605      	mov	r5, r0
 8003c5a:	dc6f      	bgt.n	8003d3c <_dtoa_r+0x96c>
 8003c5c:	9b07      	ldr	r3, [sp, #28]
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	dc49      	bgt.n	8003cf6 <_dtoa_r+0x926>
 8003c62:	e06b      	b.n	8003d3c <_dtoa_r+0x96c>
 8003c64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003c66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003c6a:	e73c      	b.n	8003ae6 <_dtoa_r+0x716>
 8003c6c:	3fe00000 	.word	0x3fe00000
 8003c70:	40240000 	.word	0x40240000
 8003c74:	9b03      	ldr	r3, [sp, #12]
 8003c76:	1e5c      	subs	r4, r3, #1
 8003c78:	9b08      	ldr	r3, [sp, #32]
 8003c7a:	42a3      	cmp	r3, r4
 8003c7c:	db09      	blt.n	8003c92 <_dtoa_r+0x8c2>
 8003c7e:	1b1c      	subs	r4, r3, r4
 8003c80:	9b03      	ldr	r3, [sp, #12]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f6bf af30 	bge.w	8003ae8 <_dtoa_r+0x718>
 8003c88:	9b00      	ldr	r3, [sp, #0]
 8003c8a:	9a03      	ldr	r2, [sp, #12]
 8003c8c:	1a9e      	subs	r6, r3, r2
 8003c8e:	2300      	movs	r3, #0
 8003c90:	e72b      	b.n	8003aea <_dtoa_r+0x71a>
 8003c92:	9b08      	ldr	r3, [sp, #32]
 8003c94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003c96:	9408      	str	r4, [sp, #32]
 8003c98:	1ae3      	subs	r3, r4, r3
 8003c9a:	441a      	add	r2, r3
 8003c9c:	9e00      	ldr	r6, [sp, #0]
 8003c9e:	9b03      	ldr	r3, [sp, #12]
 8003ca0:	920d      	str	r2, [sp, #52]	@ 0x34
 8003ca2:	2400      	movs	r4, #0
 8003ca4:	e721      	b.n	8003aea <_dtoa_r+0x71a>
 8003ca6:	9c08      	ldr	r4, [sp, #32]
 8003ca8:	9e00      	ldr	r6, [sp, #0]
 8003caa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003cac:	e728      	b.n	8003b00 <_dtoa_r+0x730>
 8003cae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003cb2:	e751      	b.n	8003b58 <_dtoa_r+0x788>
 8003cb4:	9a08      	ldr	r2, [sp, #32]
 8003cb6:	9902      	ldr	r1, [sp, #8]
 8003cb8:	e750      	b.n	8003b5c <_dtoa_r+0x78c>
 8003cba:	f8cd 8008 	str.w	r8, [sp, #8]
 8003cbe:	e751      	b.n	8003b64 <_dtoa_r+0x794>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	e779      	b.n	8003bb8 <_dtoa_r+0x7e8>
 8003cc4:	9b04      	ldr	r3, [sp, #16]
 8003cc6:	e777      	b.n	8003bb8 <_dtoa_r+0x7e8>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	9308      	str	r3, [sp, #32]
 8003ccc:	e779      	b.n	8003bc2 <_dtoa_r+0x7f2>
 8003cce:	d093      	beq.n	8003bf8 <_dtoa_r+0x828>
 8003cd0:	9a00      	ldr	r2, [sp, #0]
 8003cd2:	331c      	adds	r3, #28
 8003cd4:	441a      	add	r2, r3
 8003cd6:	9200      	str	r2, [sp, #0]
 8003cd8:	9a06      	ldr	r2, [sp, #24]
 8003cda:	441a      	add	r2, r3
 8003cdc:	441e      	add	r6, r3
 8003cde:	9206      	str	r2, [sp, #24]
 8003ce0:	e78a      	b.n	8003bf8 <_dtoa_r+0x828>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	e7f4      	b.n	8003cd0 <_dtoa_r+0x900>
 8003ce6:	9b03      	ldr	r3, [sp, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	46b8      	mov	r8, r7
 8003cec:	dc20      	bgt.n	8003d30 <_dtoa_r+0x960>
 8003cee:	469b      	mov	fp, r3
 8003cf0:	9b07      	ldr	r3, [sp, #28]
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	dd1e      	ble.n	8003d34 <_dtoa_r+0x964>
 8003cf6:	f1bb 0f00 	cmp.w	fp, #0
 8003cfa:	f47f adb1 	bne.w	8003860 <_dtoa_r+0x490>
 8003cfe:	4621      	mov	r1, r4
 8003d00:	465b      	mov	r3, fp
 8003d02:	2205      	movs	r2, #5
 8003d04:	4648      	mov	r0, r9
 8003d06:	f000 fa95 	bl	8004234 <__multadd>
 8003d0a:	4601      	mov	r1, r0
 8003d0c:	4604      	mov	r4, r0
 8003d0e:	9802      	ldr	r0, [sp, #8]
 8003d10:	f000 fca0 	bl	8004654 <__mcmp>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	f77f ada3 	ble.w	8003860 <_dtoa_r+0x490>
 8003d1a:	4656      	mov	r6, sl
 8003d1c:	2331      	movs	r3, #49	@ 0x31
 8003d1e:	f806 3b01 	strb.w	r3, [r6], #1
 8003d22:	f108 0801 	add.w	r8, r8, #1
 8003d26:	e59f      	b.n	8003868 <_dtoa_r+0x498>
 8003d28:	9c03      	ldr	r4, [sp, #12]
 8003d2a:	46b8      	mov	r8, r7
 8003d2c:	4625      	mov	r5, r4
 8003d2e:	e7f4      	b.n	8003d1a <_dtoa_r+0x94a>
 8003d30:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 8101 	beq.w	8003f3e <_dtoa_r+0xb6e>
 8003d3c:	2e00      	cmp	r6, #0
 8003d3e:	dd05      	ble.n	8003d4c <_dtoa_r+0x97c>
 8003d40:	4629      	mov	r1, r5
 8003d42:	4632      	mov	r2, r6
 8003d44:	4648      	mov	r0, r9
 8003d46:	f000 fc19 	bl	800457c <__lshift>
 8003d4a:	4605      	mov	r5, r0
 8003d4c:	9b08      	ldr	r3, [sp, #32]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d05c      	beq.n	8003e0c <_dtoa_r+0xa3c>
 8003d52:	6869      	ldr	r1, [r5, #4]
 8003d54:	4648      	mov	r0, r9
 8003d56:	f000 fa0b 	bl	8004170 <_Balloc>
 8003d5a:	4606      	mov	r6, r0
 8003d5c:	b928      	cbnz	r0, 8003d6a <_dtoa_r+0x99a>
 8003d5e:	4b82      	ldr	r3, [pc, #520]	@ (8003f68 <_dtoa_r+0xb98>)
 8003d60:	4602      	mov	r2, r0
 8003d62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003d66:	f7ff bb4a 	b.w	80033fe <_dtoa_r+0x2e>
 8003d6a:	692a      	ldr	r2, [r5, #16]
 8003d6c:	3202      	adds	r2, #2
 8003d6e:	0092      	lsls	r2, r2, #2
 8003d70:	f105 010c 	add.w	r1, r5, #12
 8003d74:	300c      	adds	r0, #12
 8003d76:	f000 ffa3 	bl	8004cc0 <memcpy>
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	4631      	mov	r1, r6
 8003d7e:	4648      	mov	r0, r9
 8003d80:	f000 fbfc 	bl	800457c <__lshift>
 8003d84:	f10a 0301 	add.w	r3, sl, #1
 8003d88:	9300      	str	r3, [sp, #0]
 8003d8a:	eb0a 030b 	add.w	r3, sl, fp
 8003d8e:	9308      	str	r3, [sp, #32]
 8003d90:	9b04      	ldr	r3, [sp, #16]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	462f      	mov	r7, r5
 8003d98:	9306      	str	r3, [sp, #24]
 8003d9a:	4605      	mov	r5, r0
 8003d9c:	9b00      	ldr	r3, [sp, #0]
 8003d9e:	9802      	ldr	r0, [sp, #8]
 8003da0:	4621      	mov	r1, r4
 8003da2:	f103 3bff 	add.w	fp, r3, #4294967295
 8003da6:	f7ff fa88 	bl	80032ba <quorem>
 8003daa:	4603      	mov	r3, r0
 8003dac:	3330      	adds	r3, #48	@ 0x30
 8003dae:	9003      	str	r0, [sp, #12]
 8003db0:	4639      	mov	r1, r7
 8003db2:	9802      	ldr	r0, [sp, #8]
 8003db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003db6:	f000 fc4d 	bl	8004654 <__mcmp>
 8003dba:	462a      	mov	r2, r5
 8003dbc:	9004      	str	r0, [sp, #16]
 8003dbe:	4621      	mov	r1, r4
 8003dc0:	4648      	mov	r0, r9
 8003dc2:	f000 fc63 	bl	800468c <__mdiff>
 8003dc6:	68c2      	ldr	r2, [r0, #12]
 8003dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dca:	4606      	mov	r6, r0
 8003dcc:	bb02      	cbnz	r2, 8003e10 <_dtoa_r+0xa40>
 8003dce:	4601      	mov	r1, r0
 8003dd0:	9802      	ldr	r0, [sp, #8]
 8003dd2:	f000 fc3f 	bl	8004654 <__mcmp>
 8003dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4631      	mov	r1, r6
 8003ddc:	4648      	mov	r0, r9
 8003dde:	920c      	str	r2, [sp, #48]	@ 0x30
 8003de0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003de2:	f000 fa05 	bl	80041f0 <_Bfree>
 8003de6:	9b07      	ldr	r3, [sp, #28]
 8003de8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003dea:	9e00      	ldr	r6, [sp, #0]
 8003dec:	ea42 0103 	orr.w	r1, r2, r3
 8003df0:	9b06      	ldr	r3, [sp, #24]
 8003df2:	4319      	orrs	r1, r3
 8003df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003df6:	d10d      	bne.n	8003e14 <_dtoa_r+0xa44>
 8003df8:	2b39      	cmp	r3, #57	@ 0x39
 8003dfa:	d027      	beq.n	8003e4c <_dtoa_r+0xa7c>
 8003dfc:	9a04      	ldr	r2, [sp, #16]
 8003dfe:	2a00      	cmp	r2, #0
 8003e00:	dd01      	ble.n	8003e06 <_dtoa_r+0xa36>
 8003e02:	9b03      	ldr	r3, [sp, #12]
 8003e04:	3331      	adds	r3, #49	@ 0x31
 8003e06:	f88b 3000 	strb.w	r3, [fp]
 8003e0a:	e52e      	b.n	800386a <_dtoa_r+0x49a>
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	e7b9      	b.n	8003d84 <_dtoa_r+0x9b4>
 8003e10:	2201      	movs	r2, #1
 8003e12:	e7e2      	b.n	8003dda <_dtoa_r+0xa0a>
 8003e14:	9904      	ldr	r1, [sp, #16]
 8003e16:	2900      	cmp	r1, #0
 8003e18:	db04      	blt.n	8003e24 <_dtoa_r+0xa54>
 8003e1a:	9807      	ldr	r0, [sp, #28]
 8003e1c:	4301      	orrs	r1, r0
 8003e1e:	9806      	ldr	r0, [sp, #24]
 8003e20:	4301      	orrs	r1, r0
 8003e22:	d120      	bne.n	8003e66 <_dtoa_r+0xa96>
 8003e24:	2a00      	cmp	r2, #0
 8003e26:	ddee      	ble.n	8003e06 <_dtoa_r+0xa36>
 8003e28:	9902      	ldr	r1, [sp, #8]
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	4648      	mov	r0, r9
 8003e30:	f000 fba4 	bl	800457c <__lshift>
 8003e34:	4621      	mov	r1, r4
 8003e36:	9002      	str	r0, [sp, #8]
 8003e38:	f000 fc0c 	bl	8004654 <__mcmp>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	9b00      	ldr	r3, [sp, #0]
 8003e40:	dc02      	bgt.n	8003e48 <_dtoa_r+0xa78>
 8003e42:	d1e0      	bne.n	8003e06 <_dtoa_r+0xa36>
 8003e44:	07da      	lsls	r2, r3, #31
 8003e46:	d5de      	bpl.n	8003e06 <_dtoa_r+0xa36>
 8003e48:	2b39      	cmp	r3, #57	@ 0x39
 8003e4a:	d1da      	bne.n	8003e02 <_dtoa_r+0xa32>
 8003e4c:	2339      	movs	r3, #57	@ 0x39
 8003e4e:	f88b 3000 	strb.w	r3, [fp]
 8003e52:	4633      	mov	r3, r6
 8003e54:	461e      	mov	r6, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003e5c:	2a39      	cmp	r2, #57	@ 0x39
 8003e5e:	d04e      	beq.n	8003efe <_dtoa_r+0xb2e>
 8003e60:	3201      	adds	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	e501      	b.n	800386a <_dtoa_r+0x49a>
 8003e66:	2a00      	cmp	r2, #0
 8003e68:	dd03      	ble.n	8003e72 <_dtoa_r+0xaa2>
 8003e6a:	2b39      	cmp	r3, #57	@ 0x39
 8003e6c:	d0ee      	beq.n	8003e4c <_dtoa_r+0xa7c>
 8003e6e:	3301      	adds	r3, #1
 8003e70:	e7c9      	b.n	8003e06 <_dtoa_r+0xa36>
 8003e72:	9a00      	ldr	r2, [sp, #0]
 8003e74:	9908      	ldr	r1, [sp, #32]
 8003e76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003e7a:	428a      	cmp	r2, r1
 8003e7c:	d028      	beq.n	8003ed0 <_dtoa_r+0xb00>
 8003e7e:	9902      	ldr	r1, [sp, #8]
 8003e80:	2300      	movs	r3, #0
 8003e82:	220a      	movs	r2, #10
 8003e84:	4648      	mov	r0, r9
 8003e86:	f000 f9d5 	bl	8004234 <__multadd>
 8003e8a:	42af      	cmp	r7, r5
 8003e8c:	9002      	str	r0, [sp, #8]
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	f04f 020a 	mov.w	r2, #10
 8003e96:	4639      	mov	r1, r7
 8003e98:	4648      	mov	r0, r9
 8003e9a:	d107      	bne.n	8003eac <_dtoa_r+0xadc>
 8003e9c:	f000 f9ca 	bl	8004234 <__multadd>
 8003ea0:	4607      	mov	r7, r0
 8003ea2:	4605      	mov	r5, r0
 8003ea4:	9b00      	ldr	r3, [sp, #0]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	9300      	str	r3, [sp, #0]
 8003eaa:	e777      	b.n	8003d9c <_dtoa_r+0x9cc>
 8003eac:	f000 f9c2 	bl	8004234 <__multadd>
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	4607      	mov	r7, r0
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	220a      	movs	r2, #10
 8003eb8:	4648      	mov	r0, r9
 8003eba:	f000 f9bb 	bl	8004234 <__multadd>
 8003ebe:	4605      	mov	r5, r0
 8003ec0:	e7f0      	b.n	8003ea4 <_dtoa_r+0xad4>
 8003ec2:	f1bb 0f00 	cmp.w	fp, #0
 8003ec6:	bfcc      	ite	gt
 8003ec8:	465e      	movgt	r6, fp
 8003eca:	2601      	movle	r6, #1
 8003ecc:	4456      	add	r6, sl
 8003ece:	2700      	movs	r7, #0
 8003ed0:	9902      	ldr	r1, [sp, #8]
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	4648      	mov	r0, r9
 8003ed8:	f000 fb50 	bl	800457c <__lshift>
 8003edc:	4621      	mov	r1, r4
 8003ede:	9002      	str	r0, [sp, #8]
 8003ee0:	f000 fbb8 	bl	8004654 <__mcmp>
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	dcb4      	bgt.n	8003e52 <_dtoa_r+0xa82>
 8003ee8:	d102      	bne.n	8003ef0 <_dtoa_r+0xb20>
 8003eea:	9b00      	ldr	r3, [sp, #0]
 8003eec:	07db      	lsls	r3, r3, #31
 8003eee:	d4b0      	bmi.n	8003e52 <_dtoa_r+0xa82>
 8003ef0:	4633      	mov	r3, r6
 8003ef2:	461e      	mov	r6, r3
 8003ef4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003ef8:	2a30      	cmp	r2, #48	@ 0x30
 8003efa:	d0fa      	beq.n	8003ef2 <_dtoa_r+0xb22>
 8003efc:	e4b5      	b.n	800386a <_dtoa_r+0x49a>
 8003efe:	459a      	cmp	sl, r3
 8003f00:	d1a8      	bne.n	8003e54 <_dtoa_r+0xa84>
 8003f02:	2331      	movs	r3, #49	@ 0x31
 8003f04:	f108 0801 	add.w	r8, r8, #1
 8003f08:	f88a 3000 	strb.w	r3, [sl]
 8003f0c:	e4ad      	b.n	800386a <_dtoa_r+0x49a>
 8003f0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003f10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003f6c <_dtoa_r+0xb9c>
 8003f14:	b11b      	cbz	r3, 8003f1e <_dtoa_r+0xb4e>
 8003f16:	f10a 0308 	add.w	r3, sl, #8
 8003f1a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	4650      	mov	r0, sl
 8003f20:	b017      	add	sp, #92	@ 0x5c
 8003f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f26:	9b07      	ldr	r3, [sp, #28]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	f77f ae2e 	ble.w	8003b8a <_dtoa_r+0x7ba>
 8003f2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f30:	9308      	str	r3, [sp, #32]
 8003f32:	2001      	movs	r0, #1
 8003f34:	e64d      	b.n	8003bd2 <_dtoa_r+0x802>
 8003f36:	f1bb 0f00 	cmp.w	fp, #0
 8003f3a:	f77f aed9 	ble.w	8003cf0 <_dtoa_r+0x920>
 8003f3e:	4656      	mov	r6, sl
 8003f40:	9802      	ldr	r0, [sp, #8]
 8003f42:	4621      	mov	r1, r4
 8003f44:	f7ff f9b9 	bl	80032ba <quorem>
 8003f48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003f4c:	f806 3b01 	strb.w	r3, [r6], #1
 8003f50:	eba6 020a 	sub.w	r2, r6, sl
 8003f54:	4593      	cmp	fp, r2
 8003f56:	ddb4      	ble.n	8003ec2 <_dtoa_r+0xaf2>
 8003f58:	9902      	ldr	r1, [sp, #8]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	220a      	movs	r2, #10
 8003f5e:	4648      	mov	r0, r9
 8003f60:	f000 f968 	bl	8004234 <__multadd>
 8003f64:	9002      	str	r0, [sp, #8]
 8003f66:	e7eb      	b.n	8003f40 <_dtoa_r+0xb70>
 8003f68:	08018970 	.word	0x08018970
 8003f6c:	080188f4 	.word	0x080188f4

08003f70 <_free_r>:
 8003f70:	b538      	push	{r3, r4, r5, lr}
 8003f72:	4605      	mov	r5, r0
 8003f74:	2900      	cmp	r1, #0
 8003f76:	d041      	beq.n	8003ffc <_free_r+0x8c>
 8003f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f7c:	1f0c      	subs	r4, r1, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	bfb8      	it	lt
 8003f82:	18e4      	addlt	r4, r4, r3
 8003f84:	f000 f8e8 	bl	8004158 <__malloc_lock>
 8003f88:	4a1d      	ldr	r2, [pc, #116]	@ (8004000 <_free_r+0x90>)
 8003f8a:	6813      	ldr	r3, [r2, #0]
 8003f8c:	b933      	cbnz	r3, 8003f9c <_free_r+0x2c>
 8003f8e:	6063      	str	r3, [r4, #4]
 8003f90:	6014      	str	r4, [r2, #0]
 8003f92:	4628      	mov	r0, r5
 8003f94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f98:	f000 b8e4 	b.w	8004164 <__malloc_unlock>
 8003f9c:	42a3      	cmp	r3, r4
 8003f9e:	d908      	bls.n	8003fb2 <_free_r+0x42>
 8003fa0:	6820      	ldr	r0, [r4, #0]
 8003fa2:	1821      	adds	r1, r4, r0
 8003fa4:	428b      	cmp	r3, r1
 8003fa6:	bf01      	itttt	eq
 8003fa8:	6819      	ldreq	r1, [r3, #0]
 8003faa:	685b      	ldreq	r3, [r3, #4]
 8003fac:	1809      	addeq	r1, r1, r0
 8003fae:	6021      	streq	r1, [r4, #0]
 8003fb0:	e7ed      	b.n	8003f8e <_free_r+0x1e>
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	b10b      	cbz	r3, 8003fbc <_free_r+0x4c>
 8003fb8:	42a3      	cmp	r3, r4
 8003fba:	d9fa      	bls.n	8003fb2 <_free_r+0x42>
 8003fbc:	6811      	ldr	r1, [r2, #0]
 8003fbe:	1850      	adds	r0, r2, r1
 8003fc0:	42a0      	cmp	r0, r4
 8003fc2:	d10b      	bne.n	8003fdc <_free_r+0x6c>
 8003fc4:	6820      	ldr	r0, [r4, #0]
 8003fc6:	4401      	add	r1, r0
 8003fc8:	1850      	adds	r0, r2, r1
 8003fca:	4283      	cmp	r3, r0
 8003fcc:	6011      	str	r1, [r2, #0]
 8003fce:	d1e0      	bne.n	8003f92 <_free_r+0x22>
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	6053      	str	r3, [r2, #4]
 8003fd6:	4408      	add	r0, r1
 8003fd8:	6010      	str	r0, [r2, #0]
 8003fda:	e7da      	b.n	8003f92 <_free_r+0x22>
 8003fdc:	d902      	bls.n	8003fe4 <_free_r+0x74>
 8003fde:	230c      	movs	r3, #12
 8003fe0:	602b      	str	r3, [r5, #0]
 8003fe2:	e7d6      	b.n	8003f92 <_free_r+0x22>
 8003fe4:	6820      	ldr	r0, [r4, #0]
 8003fe6:	1821      	adds	r1, r4, r0
 8003fe8:	428b      	cmp	r3, r1
 8003fea:	bf04      	itt	eq
 8003fec:	6819      	ldreq	r1, [r3, #0]
 8003fee:	685b      	ldreq	r3, [r3, #4]
 8003ff0:	6063      	str	r3, [r4, #4]
 8003ff2:	bf04      	itt	eq
 8003ff4:	1809      	addeq	r1, r1, r0
 8003ff6:	6021      	streq	r1, [r4, #0]
 8003ff8:	6054      	str	r4, [r2, #4]
 8003ffa:	e7ca      	b.n	8003f92 <_free_r+0x22>
 8003ffc:	bd38      	pop	{r3, r4, r5, pc}
 8003ffe:	bf00      	nop
 8004000:	20000b68 	.word	0x20000b68

08004004 <malloc>:
 8004004:	4b02      	ldr	r3, [pc, #8]	@ (8004010 <malloc+0xc>)
 8004006:	4601      	mov	r1, r0
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	f000 b825 	b.w	8004058 <_malloc_r>
 800400e:	bf00      	nop
 8004010:	20000018 	.word	0x20000018

08004014 <sbrk_aligned>:
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	4e0f      	ldr	r6, [pc, #60]	@ (8004054 <sbrk_aligned+0x40>)
 8004018:	460c      	mov	r4, r1
 800401a:	6831      	ldr	r1, [r6, #0]
 800401c:	4605      	mov	r5, r0
 800401e:	b911      	cbnz	r1, 8004026 <sbrk_aligned+0x12>
 8004020:	f000 fe3e 	bl	8004ca0 <_sbrk_r>
 8004024:	6030      	str	r0, [r6, #0]
 8004026:	4621      	mov	r1, r4
 8004028:	4628      	mov	r0, r5
 800402a:	f000 fe39 	bl	8004ca0 <_sbrk_r>
 800402e:	1c43      	adds	r3, r0, #1
 8004030:	d103      	bne.n	800403a <sbrk_aligned+0x26>
 8004032:	f04f 34ff 	mov.w	r4, #4294967295
 8004036:	4620      	mov	r0, r4
 8004038:	bd70      	pop	{r4, r5, r6, pc}
 800403a:	1cc4      	adds	r4, r0, #3
 800403c:	f024 0403 	bic.w	r4, r4, #3
 8004040:	42a0      	cmp	r0, r4
 8004042:	d0f8      	beq.n	8004036 <sbrk_aligned+0x22>
 8004044:	1a21      	subs	r1, r4, r0
 8004046:	4628      	mov	r0, r5
 8004048:	f000 fe2a 	bl	8004ca0 <_sbrk_r>
 800404c:	3001      	adds	r0, #1
 800404e:	d1f2      	bne.n	8004036 <sbrk_aligned+0x22>
 8004050:	e7ef      	b.n	8004032 <sbrk_aligned+0x1e>
 8004052:	bf00      	nop
 8004054:	20000b64 	.word	0x20000b64

08004058 <_malloc_r>:
 8004058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800405c:	1ccd      	adds	r5, r1, #3
 800405e:	f025 0503 	bic.w	r5, r5, #3
 8004062:	3508      	adds	r5, #8
 8004064:	2d0c      	cmp	r5, #12
 8004066:	bf38      	it	cc
 8004068:	250c      	movcc	r5, #12
 800406a:	2d00      	cmp	r5, #0
 800406c:	4606      	mov	r6, r0
 800406e:	db01      	blt.n	8004074 <_malloc_r+0x1c>
 8004070:	42a9      	cmp	r1, r5
 8004072:	d904      	bls.n	800407e <_malloc_r+0x26>
 8004074:	230c      	movs	r3, #12
 8004076:	6033      	str	r3, [r6, #0]
 8004078:	2000      	movs	r0, #0
 800407a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800407e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004154 <_malloc_r+0xfc>
 8004082:	f000 f869 	bl	8004158 <__malloc_lock>
 8004086:	f8d8 3000 	ldr.w	r3, [r8]
 800408a:	461c      	mov	r4, r3
 800408c:	bb44      	cbnz	r4, 80040e0 <_malloc_r+0x88>
 800408e:	4629      	mov	r1, r5
 8004090:	4630      	mov	r0, r6
 8004092:	f7ff ffbf 	bl	8004014 <sbrk_aligned>
 8004096:	1c43      	adds	r3, r0, #1
 8004098:	4604      	mov	r4, r0
 800409a:	d158      	bne.n	800414e <_malloc_r+0xf6>
 800409c:	f8d8 4000 	ldr.w	r4, [r8]
 80040a0:	4627      	mov	r7, r4
 80040a2:	2f00      	cmp	r7, #0
 80040a4:	d143      	bne.n	800412e <_malloc_r+0xd6>
 80040a6:	2c00      	cmp	r4, #0
 80040a8:	d04b      	beq.n	8004142 <_malloc_r+0xea>
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	4639      	mov	r1, r7
 80040ae:	4630      	mov	r0, r6
 80040b0:	eb04 0903 	add.w	r9, r4, r3
 80040b4:	f000 fdf4 	bl	8004ca0 <_sbrk_r>
 80040b8:	4581      	cmp	r9, r0
 80040ba:	d142      	bne.n	8004142 <_malloc_r+0xea>
 80040bc:	6821      	ldr	r1, [r4, #0]
 80040be:	1a6d      	subs	r5, r5, r1
 80040c0:	4629      	mov	r1, r5
 80040c2:	4630      	mov	r0, r6
 80040c4:	f7ff ffa6 	bl	8004014 <sbrk_aligned>
 80040c8:	3001      	adds	r0, #1
 80040ca:	d03a      	beq.n	8004142 <_malloc_r+0xea>
 80040cc:	6823      	ldr	r3, [r4, #0]
 80040ce:	442b      	add	r3, r5
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	f8d8 3000 	ldr.w	r3, [r8]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	bb62      	cbnz	r2, 8004134 <_malloc_r+0xdc>
 80040da:	f8c8 7000 	str.w	r7, [r8]
 80040de:	e00f      	b.n	8004100 <_malloc_r+0xa8>
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	1b52      	subs	r2, r2, r5
 80040e4:	d420      	bmi.n	8004128 <_malloc_r+0xd0>
 80040e6:	2a0b      	cmp	r2, #11
 80040e8:	d917      	bls.n	800411a <_malloc_r+0xc2>
 80040ea:	1961      	adds	r1, r4, r5
 80040ec:	42a3      	cmp	r3, r4
 80040ee:	6025      	str	r5, [r4, #0]
 80040f0:	bf18      	it	ne
 80040f2:	6059      	strne	r1, [r3, #4]
 80040f4:	6863      	ldr	r3, [r4, #4]
 80040f6:	bf08      	it	eq
 80040f8:	f8c8 1000 	streq.w	r1, [r8]
 80040fc:	5162      	str	r2, [r4, r5]
 80040fe:	604b      	str	r3, [r1, #4]
 8004100:	4630      	mov	r0, r6
 8004102:	f000 f82f 	bl	8004164 <__malloc_unlock>
 8004106:	f104 000b 	add.w	r0, r4, #11
 800410a:	1d23      	adds	r3, r4, #4
 800410c:	f020 0007 	bic.w	r0, r0, #7
 8004110:	1ac2      	subs	r2, r0, r3
 8004112:	bf1c      	itt	ne
 8004114:	1a1b      	subne	r3, r3, r0
 8004116:	50a3      	strne	r3, [r4, r2]
 8004118:	e7af      	b.n	800407a <_malloc_r+0x22>
 800411a:	6862      	ldr	r2, [r4, #4]
 800411c:	42a3      	cmp	r3, r4
 800411e:	bf0c      	ite	eq
 8004120:	f8c8 2000 	streq.w	r2, [r8]
 8004124:	605a      	strne	r2, [r3, #4]
 8004126:	e7eb      	b.n	8004100 <_malloc_r+0xa8>
 8004128:	4623      	mov	r3, r4
 800412a:	6864      	ldr	r4, [r4, #4]
 800412c:	e7ae      	b.n	800408c <_malloc_r+0x34>
 800412e:	463c      	mov	r4, r7
 8004130:	687f      	ldr	r7, [r7, #4]
 8004132:	e7b6      	b.n	80040a2 <_malloc_r+0x4a>
 8004134:	461a      	mov	r2, r3
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	42a3      	cmp	r3, r4
 800413a:	d1fb      	bne.n	8004134 <_malloc_r+0xdc>
 800413c:	2300      	movs	r3, #0
 800413e:	6053      	str	r3, [r2, #4]
 8004140:	e7de      	b.n	8004100 <_malloc_r+0xa8>
 8004142:	230c      	movs	r3, #12
 8004144:	6033      	str	r3, [r6, #0]
 8004146:	4630      	mov	r0, r6
 8004148:	f000 f80c 	bl	8004164 <__malloc_unlock>
 800414c:	e794      	b.n	8004078 <_malloc_r+0x20>
 800414e:	6005      	str	r5, [r0, #0]
 8004150:	e7d6      	b.n	8004100 <_malloc_r+0xa8>
 8004152:	bf00      	nop
 8004154:	20000b68 	.word	0x20000b68

08004158 <__malloc_lock>:
 8004158:	4801      	ldr	r0, [pc, #4]	@ (8004160 <__malloc_lock+0x8>)
 800415a:	f7ff b8ac 	b.w	80032b6 <__retarget_lock_acquire_recursive>
 800415e:	bf00      	nop
 8004160:	20000b60 	.word	0x20000b60

08004164 <__malloc_unlock>:
 8004164:	4801      	ldr	r0, [pc, #4]	@ (800416c <__malloc_unlock+0x8>)
 8004166:	f7ff b8a7 	b.w	80032b8 <__retarget_lock_release_recursive>
 800416a:	bf00      	nop
 800416c:	20000b60 	.word	0x20000b60

08004170 <_Balloc>:
 8004170:	b570      	push	{r4, r5, r6, lr}
 8004172:	69c6      	ldr	r6, [r0, #28]
 8004174:	4604      	mov	r4, r0
 8004176:	460d      	mov	r5, r1
 8004178:	b976      	cbnz	r6, 8004198 <_Balloc+0x28>
 800417a:	2010      	movs	r0, #16
 800417c:	f7ff ff42 	bl	8004004 <malloc>
 8004180:	4602      	mov	r2, r0
 8004182:	61e0      	str	r0, [r4, #28]
 8004184:	b920      	cbnz	r0, 8004190 <_Balloc+0x20>
 8004186:	4b18      	ldr	r3, [pc, #96]	@ (80041e8 <_Balloc+0x78>)
 8004188:	4818      	ldr	r0, [pc, #96]	@ (80041ec <_Balloc+0x7c>)
 800418a:	216b      	movs	r1, #107	@ 0x6b
 800418c:	f000 fda6 	bl	8004cdc <__assert_func>
 8004190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004194:	6006      	str	r6, [r0, #0]
 8004196:	60c6      	str	r6, [r0, #12]
 8004198:	69e6      	ldr	r6, [r4, #28]
 800419a:	68f3      	ldr	r3, [r6, #12]
 800419c:	b183      	cbz	r3, 80041c0 <_Balloc+0x50>
 800419e:	69e3      	ldr	r3, [r4, #28]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80041a6:	b9b8      	cbnz	r0, 80041d8 <_Balloc+0x68>
 80041a8:	2101      	movs	r1, #1
 80041aa:	fa01 f605 	lsl.w	r6, r1, r5
 80041ae:	1d72      	adds	r2, r6, #5
 80041b0:	0092      	lsls	r2, r2, #2
 80041b2:	4620      	mov	r0, r4
 80041b4:	f000 fdb0 	bl	8004d18 <_calloc_r>
 80041b8:	b160      	cbz	r0, 80041d4 <_Balloc+0x64>
 80041ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80041be:	e00e      	b.n	80041de <_Balloc+0x6e>
 80041c0:	2221      	movs	r2, #33	@ 0x21
 80041c2:	2104      	movs	r1, #4
 80041c4:	4620      	mov	r0, r4
 80041c6:	f000 fda7 	bl	8004d18 <_calloc_r>
 80041ca:	69e3      	ldr	r3, [r4, #28]
 80041cc:	60f0      	str	r0, [r6, #12]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1e4      	bne.n	800419e <_Balloc+0x2e>
 80041d4:	2000      	movs	r0, #0
 80041d6:	bd70      	pop	{r4, r5, r6, pc}
 80041d8:	6802      	ldr	r2, [r0, #0]
 80041da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80041de:	2300      	movs	r3, #0
 80041e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80041e4:	e7f7      	b.n	80041d6 <_Balloc+0x66>
 80041e6:	bf00      	nop
 80041e8:	08018901 	.word	0x08018901
 80041ec:	08018981 	.word	0x08018981

080041f0 <_Bfree>:
 80041f0:	b570      	push	{r4, r5, r6, lr}
 80041f2:	69c6      	ldr	r6, [r0, #28]
 80041f4:	4605      	mov	r5, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	b976      	cbnz	r6, 8004218 <_Bfree+0x28>
 80041fa:	2010      	movs	r0, #16
 80041fc:	f7ff ff02 	bl	8004004 <malloc>
 8004200:	4602      	mov	r2, r0
 8004202:	61e8      	str	r0, [r5, #28]
 8004204:	b920      	cbnz	r0, 8004210 <_Bfree+0x20>
 8004206:	4b09      	ldr	r3, [pc, #36]	@ (800422c <_Bfree+0x3c>)
 8004208:	4809      	ldr	r0, [pc, #36]	@ (8004230 <_Bfree+0x40>)
 800420a:	218f      	movs	r1, #143	@ 0x8f
 800420c:	f000 fd66 	bl	8004cdc <__assert_func>
 8004210:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004214:	6006      	str	r6, [r0, #0]
 8004216:	60c6      	str	r6, [r0, #12]
 8004218:	b13c      	cbz	r4, 800422a <_Bfree+0x3a>
 800421a:	69eb      	ldr	r3, [r5, #28]
 800421c:	6862      	ldr	r2, [r4, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004224:	6021      	str	r1, [r4, #0]
 8004226:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800422a:	bd70      	pop	{r4, r5, r6, pc}
 800422c:	08018901 	.word	0x08018901
 8004230:	08018981 	.word	0x08018981

08004234 <__multadd>:
 8004234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004238:	690d      	ldr	r5, [r1, #16]
 800423a:	4607      	mov	r7, r0
 800423c:	460c      	mov	r4, r1
 800423e:	461e      	mov	r6, r3
 8004240:	f101 0c14 	add.w	ip, r1, #20
 8004244:	2000      	movs	r0, #0
 8004246:	f8dc 3000 	ldr.w	r3, [ip]
 800424a:	b299      	uxth	r1, r3
 800424c:	fb02 6101 	mla	r1, r2, r1, r6
 8004250:	0c1e      	lsrs	r6, r3, #16
 8004252:	0c0b      	lsrs	r3, r1, #16
 8004254:	fb02 3306 	mla	r3, r2, r6, r3
 8004258:	b289      	uxth	r1, r1
 800425a:	3001      	adds	r0, #1
 800425c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004260:	4285      	cmp	r5, r0
 8004262:	f84c 1b04 	str.w	r1, [ip], #4
 8004266:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800426a:	dcec      	bgt.n	8004246 <__multadd+0x12>
 800426c:	b30e      	cbz	r6, 80042b2 <__multadd+0x7e>
 800426e:	68a3      	ldr	r3, [r4, #8]
 8004270:	42ab      	cmp	r3, r5
 8004272:	dc19      	bgt.n	80042a8 <__multadd+0x74>
 8004274:	6861      	ldr	r1, [r4, #4]
 8004276:	4638      	mov	r0, r7
 8004278:	3101      	adds	r1, #1
 800427a:	f7ff ff79 	bl	8004170 <_Balloc>
 800427e:	4680      	mov	r8, r0
 8004280:	b928      	cbnz	r0, 800428e <__multadd+0x5a>
 8004282:	4602      	mov	r2, r0
 8004284:	4b0c      	ldr	r3, [pc, #48]	@ (80042b8 <__multadd+0x84>)
 8004286:	480d      	ldr	r0, [pc, #52]	@ (80042bc <__multadd+0x88>)
 8004288:	21ba      	movs	r1, #186	@ 0xba
 800428a:	f000 fd27 	bl	8004cdc <__assert_func>
 800428e:	6922      	ldr	r2, [r4, #16]
 8004290:	3202      	adds	r2, #2
 8004292:	f104 010c 	add.w	r1, r4, #12
 8004296:	0092      	lsls	r2, r2, #2
 8004298:	300c      	adds	r0, #12
 800429a:	f000 fd11 	bl	8004cc0 <memcpy>
 800429e:	4621      	mov	r1, r4
 80042a0:	4638      	mov	r0, r7
 80042a2:	f7ff ffa5 	bl	80041f0 <_Bfree>
 80042a6:	4644      	mov	r4, r8
 80042a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80042ac:	3501      	adds	r5, #1
 80042ae:	615e      	str	r6, [r3, #20]
 80042b0:	6125      	str	r5, [r4, #16]
 80042b2:	4620      	mov	r0, r4
 80042b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042b8:	08018970 	.word	0x08018970
 80042bc:	08018981 	.word	0x08018981

080042c0 <__hi0bits>:
 80042c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80042c4:	4603      	mov	r3, r0
 80042c6:	bf36      	itet	cc
 80042c8:	0403      	lslcc	r3, r0, #16
 80042ca:	2000      	movcs	r0, #0
 80042cc:	2010      	movcc	r0, #16
 80042ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042d2:	bf3c      	itt	cc
 80042d4:	021b      	lslcc	r3, r3, #8
 80042d6:	3008      	addcc	r0, #8
 80042d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042dc:	bf3c      	itt	cc
 80042de:	011b      	lslcc	r3, r3, #4
 80042e0:	3004      	addcc	r0, #4
 80042e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042e6:	bf3c      	itt	cc
 80042e8:	009b      	lslcc	r3, r3, #2
 80042ea:	3002      	addcc	r0, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	db05      	blt.n	80042fc <__hi0bits+0x3c>
 80042f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80042f4:	f100 0001 	add.w	r0, r0, #1
 80042f8:	bf08      	it	eq
 80042fa:	2020      	moveq	r0, #32
 80042fc:	4770      	bx	lr

080042fe <__lo0bits>:
 80042fe:	6803      	ldr	r3, [r0, #0]
 8004300:	4602      	mov	r2, r0
 8004302:	f013 0007 	ands.w	r0, r3, #7
 8004306:	d00b      	beq.n	8004320 <__lo0bits+0x22>
 8004308:	07d9      	lsls	r1, r3, #31
 800430a:	d421      	bmi.n	8004350 <__lo0bits+0x52>
 800430c:	0798      	lsls	r0, r3, #30
 800430e:	bf49      	itett	mi
 8004310:	085b      	lsrmi	r3, r3, #1
 8004312:	089b      	lsrpl	r3, r3, #2
 8004314:	2001      	movmi	r0, #1
 8004316:	6013      	strmi	r3, [r2, #0]
 8004318:	bf5c      	itt	pl
 800431a:	6013      	strpl	r3, [r2, #0]
 800431c:	2002      	movpl	r0, #2
 800431e:	4770      	bx	lr
 8004320:	b299      	uxth	r1, r3
 8004322:	b909      	cbnz	r1, 8004328 <__lo0bits+0x2a>
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	2010      	movs	r0, #16
 8004328:	b2d9      	uxtb	r1, r3
 800432a:	b909      	cbnz	r1, 8004330 <__lo0bits+0x32>
 800432c:	3008      	adds	r0, #8
 800432e:	0a1b      	lsrs	r3, r3, #8
 8004330:	0719      	lsls	r1, r3, #28
 8004332:	bf04      	itt	eq
 8004334:	091b      	lsreq	r3, r3, #4
 8004336:	3004      	addeq	r0, #4
 8004338:	0799      	lsls	r1, r3, #30
 800433a:	bf04      	itt	eq
 800433c:	089b      	lsreq	r3, r3, #2
 800433e:	3002      	addeq	r0, #2
 8004340:	07d9      	lsls	r1, r3, #31
 8004342:	d403      	bmi.n	800434c <__lo0bits+0x4e>
 8004344:	085b      	lsrs	r3, r3, #1
 8004346:	f100 0001 	add.w	r0, r0, #1
 800434a:	d003      	beq.n	8004354 <__lo0bits+0x56>
 800434c:	6013      	str	r3, [r2, #0]
 800434e:	4770      	bx	lr
 8004350:	2000      	movs	r0, #0
 8004352:	4770      	bx	lr
 8004354:	2020      	movs	r0, #32
 8004356:	4770      	bx	lr

08004358 <__i2b>:
 8004358:	b510      	push	{r4, lr}
 800435a:	460c      	mov	r4, r1
 800435c:	2101      	movs	r1, #1
 800435e:	f7ff ff07 	bl	8004170 <_Balloc>
 8004362:	4602      	mov	r2, r0
 8004364:	b928      	cbnz	r0, 8004372 <__i2b+0x1a>
 8004366:	4b05      	ldr	r3, [pc, #20]	@ (800437c <__i2b+0x24>)
 8004368:	4805      	ldr	r0, [pc, #20]	@ (8004380 <__i2b+0x28>)
 800436a:	f240 1145 	movw	r1, #325	@ 0x145
 800436e:	f000 fcb5 	bl	8004cdc <__assert_func>
 8004372:	2301      	movs	r3, #1
 8004374:	6144      	str	r4, [r0, #20]
 8004376:	6103      	str	r3, [r0, #16]
 8004378:	bd10      	pop	{r4, pc}
 800437a:	bf00      	nop
 800437c:	08018970 	.word	0x08018970
 8004380:	08018981 	.word	0x08018981

08004384 <__multiply>:
 8004384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004388:	4617      	mov	r7, r2
 800438a:	690a      	ldr	r2, [r1, #16]
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	429a      	cmp	r2, r3
 8004390:	bfa8      	it	ge
 8004392:	463b      	movge	r3, r7
 8004394:	4689      	mov	r9, r1
 8004396:	bfa4      	itt	ge
 8004398:	460f      	movge	r7, r1
 800439a:	4699      	movge	r9, r3
 800439c:	693d      	ldr	r5, [r7, #16]
 800439e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	eb05 060a 	add.w	r6, r5, sl
 80043aa:	42b3      	cmp	r3, r6
 80043ac:	b085      	sub	sp, #20
 80043ae:	bfb8      	it	lt
 80043b0:	3101      	addlt	r1, #1
 80043b2:	f7ff fedd 	bl	8004170 <_Balloc>
 80043b6:	b930      	cbnz	r0, 80043c6 <__multiply+0x42>
 80043b8:	4602      	mov	r2, r0
 80043ba:	4b41      	ldr	r3, [pc, #260]	@ (80044c0 <__multiply+0x13c>)
 80043bc:	4841      	ldr	r0, [pc, #260]	@ (80044c4 <__multiply+0x140>)
 80043be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80043c2:	f000 fc8b 	bl	8004cdc <__assert_func>
 80043c6:	f100 0414 	add.w	r4, r0, #20
 80043ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80043ce:	4623      	mov	r3, r4
 80043d0:	2200      	movs	r2, #0
 80043d2:	4573      	cmp	r3, lr
 80043d4:	d320      	bcc.n	8004418 <__multiply+0x94>
 80043d6:	f107 0814 	add.w	r8, r7, #20
 80043da:	f109 0114 	add.w	r1, r9, #20
 80043de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80043e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80043e6:	9302      	str	r3, [sp, #8]
 80043e8:	1beb      	subs	r3, r5, r7
 80043ea:	3b15      	subs	r3, #21
 80043ec:	f023 0303 	bic.w	r3, r3, #3
 80043f0:	3304      	adds	r3, #4
 80043f2:	3715      	adds	r7, #21
 80043f4:	42bd      	cmp	r5, r7
 80043f6:	bf38      	it	cc
 80043f8:	2304      	movcc	r3, #4
 80043fa:	9301      	str	r3, [sp, #4]
 80043fc:	9b02      	ldr	r3, [sp, #8]
 80043fe:	9103      	str	r1, [sp, #12]
 8004400:	428b      	cmp	r3, r1
 8004402:	d80c      	bhi.n	800441e <__multiply+0x9a>
 8004404:	2e00      	cmp	r6, #0
 8004406:	dd03      	ble.n	8004410 <__multiply+0x8c>
 8004408:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800440c:	2b00      	cmp	r3, #0
 800440e:	d055      	beq.n	80044bc <__multiply+0x138>
 8004410:	6106      	str	r6, [r0, #16]
 8004412:	b005      	add	sp, #20
 8004414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004418:	f843 2b04 	str.w	r2, [r3], #4
 800441c:	e7d9      	b.n	80043d2 <__multiply+0x4e>
 800441e:	f8b1 a000 	ldrh.w	sl, [r1]
 8004422:	f1ba 0f00 	cmp.w	sl, #0
 8004426:	d01f      	beq.n	8004468 <__multiply+0xe4>
 8004428:	46c4      	mov	ip, r8
 800442a:	46a1      	mov	r9, r4
 800442c:	2700      	movs	r7, #0
 800442e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004432:	f8d9 3000 	ldr.w	r3, [r9]
 8004436:	fa1f fb82 	uxth.w	fp, r2
 800443a:	b29b      	uxth	r3, r3
 800443c:	fb0a 330b 	mla	r3, sl, fp, r3
 8004440:	443b      	add	r3, r7
 8004442:	f8d9 7000 	ldr.w	r7, [r9]
 8004446:	0c12      	lsrs	r2, r2, #16
 8004448:	0c3f      	lsrs	r7, r7, #16
 800444a:	fb0a 7202 	mla	r2, sl, r2, r7
 800444e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004452:	b29b      	uxth	r3, r3
 8004454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004458:	4565      	cmp	r5, ip
 800445a:	f849 3b04 	str.w	r3, [r9], #4
 800445e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004462:	d8e4      	bhi.n	800442e <__multiply+0xaa>
 8004464:	9b01      	ldr	r3, [sp, #4]
 8004466:	50e7      	str	r7, [r4, r3]
 8004468:	9b03      	ldr	r3, [sp, #12]
 800446a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800446e:	3104      	adds	r1, #4
 8004470:	f1b9 0f00 	cmp.w	r9, #0
 8004474:	d020      	beq.n	80044b8 <__multiply+0x134>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	4647      	mov	r7, r8
 800447a:	46a4      	mov	ip, r4
 800447c:	f04f 0a00 	mov.w	sl, #0
 8004480:	f8b7 b000 	ldrh.w	fp, [r7]
 8004484:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004488:	fb09 220b 	mla	r2, r9, fp, r2
 800448c:	4452      	add	r2, sl
 800448e:	b29b      	uxth	r3, r3
 8004490:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004494:	f84c 3b04 	str.w	r3, [ip], #4
 8004498:	f857 3b04 	ldr.w	r3, [r7], #4
 800449c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044a0:	f8bc 3000 	ldrh.w	r3, [ip]
 80044a4:	fb09 330a 	mla	r3, r9, sl, r3
 80044a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80044ac:	42bd      	cmp	r5, r7
 80044ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044b2:	d8e5      	bhi.n	8004480 <__multiply+0xfc>
 80044b4:	9a01      	ldr	r2, [sp, #4]
 80044b6:	50a3      	str	r3, [r4, r2]
 80044b8:	3404      	adds	r4, #4
 80044ba:	e79f      	b.n	80043fc <__multiply+0x78>
 80044bc:	3e01      	subs	r6, #1
 80044be:	e7a1      	b.n	8004404 <__multiply+0x80>
 80044c0:	08018970 	.word	0x08018970
 80044c4:	08018981 	.word	0x08018981

080044c8 <__pow5mult>:
 80044c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044cc:	4615      	mov	r5, r2
 80044ce:	f012 0203 	ands.w	r2, r2, #3
 80044d2:	4607      	mov	r7, r0
 80044d4:	460e      	mov	r6, r1
 80044d6:	d007      	beq.n	80044e8 <__pow5mult+0x20>
 80044d8:	4c25      	ldr	r4, [pc, #148]	@ (8004570 <__pow5mult+0xa8>)
 80044da:	3a01      	subs	r2, #1
 80044dc:	2300      	movs	r3, #0
 80044de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80044e2:	f7ff fea7 	bl	8004234 <__multadd>
 80044e6:	4606      	mov	r6, r0
 80044e8:	10ad      	asrs	r5, r5, #2
 80044ea:	d03d      	beq.n	8004568 <__pow5mult+0xa0>
 80044ec:	69fc      	ldr	r4, [r7, #28]
 80044ee:	b97c      	cbnz	r4, 8004510 <__pow5mult+0x48>
 80044f0:	2010      	movs	r0, #16
 80044f2:	f7ff fd87 	bl	8004004 <malloc>
 80044f6:	4602      	mov	r2, r0
 80044f8:	61f8      	str	r0, [r7, #28]
 80044fa:	b928      	cbnz	r0, 8004508 <__pow5mult+0x40>
 80044fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004574 <__pow5mult+0xac>)
 80044fe:	481e      	ldr	r0, [pc, #120]	@ (8004578 <__pow5mult+0xb0>)
 8004500:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004504:	f000 fbea 	bl	8004cdc <__assert_func>
 8004508:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800450c:	6004      	str	r4, [r0, #0]
 800450e:	60c4      	str	r4, [r0, #12]
 8004510:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004514:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004518:	b94c      	cbnz	r4, 800452e <__pow5mult+0x66>
 800451a:	f240 2171 	movw	r1, #625	@ 0x271
 800451e:	4638      	mov	r0, r7
 8004520:	f7ff ff1a 	bl	8004358 <__i2b>
 8004524:	2300      	movs	r3, #0
 8004526:	f8c8 0008 	str.w	r0, [r8, #8]
 800452a:	4604      	mov	r4, r0
 800452c:	6003      	str	r3, [r0, #0]
 800452e:	f04f 0900 	mov.w	r9, #0
 8004532:	07eb      	lsls	r3, r5, #31
 8004534:	d50a      	bpl.n	800454c <__pow5mult+0x84>
 8004536:	4631      	mov	r1, r6
 8004538:	4622      	mov	r2, r4
 800453a:	4638      	mov	r0, r7
 800453c:	f7ff ff22 	bl	8004384 <__multiply>
 8004540:	4631      	mov	r1, r6
 8004542:	4680      	mov	r8, r0
 8004544:	4638      	mov	r0, r7
 8004546:	f7ff fe53 	bl	80041f0 <_Bfree>
 800454a:	4646      	mov	r6, r8
 800454c:	106d      	asrs	r5, r5, #1
 800454e:	d00b      	beq.n	8004568 <__pow5mult+0xa0>
 8004550:	6820      	ldr	r0, [r4, #0]
 8004552:	b938      	cbnz	r0, 8004564 <__pow5mult+0x9c>
 8004554:	4622      	mov	r2, r4
 8004556:	4621      	mov	r1, r4
 8004558:	4638      	mov	r0, r7
 800455a:	f7ff ff13 	bl	8004384 <__multiply>
 800455e:	6020      	str	r0, [r4, #0]
 8004560:	f8c0 9000 	str.w	r9, [r0]
 8004564:	4604      	mov	r4, r0
 8004566:	e7e4      	b.n	8004532 <__pow5mult+0x6a>
 8004568:	4630      	mov	r0, r6
 800456a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800456e:	bf00      	nop
 8004570:	08018a34 	.word	0x08018a34
 8004574:	08018901 	.word	0x08018901
 8004578:	08018981 	.word	0x08018981

0800457c <__lshift>:
 800457c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	6849      	ldr	r1, [r1, #4]
 8004584:	6923      	ldr	r3, [r4, #16]
 8004586:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800458a:	68a3      	ldr	r3, [r4, #8]
 800458c:	4607      	mov	r7, r0
 800458e:	4691      	mov	r9, r2
 8004590:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004594:	f108 0601 	add.w	r6, r8, #1
 8004598:	42b3      	cmp	r3, r6
 800459a:	db0b      	blt.n	80045b4 <__lshift+0x38>
 800459c:	4638      	mov	r0, r7
 800459e:	f7ff fde7 	bl	8004170 <_Balloc>
 80045a2:	4605      	mov	r5, r0
 80045a4:	b948      	cbnz	r0, 80045ba <__lshift+0x3e>
 80045a6:	4602      	mov	r2, r0
 80045a8:	4b28      	ldr	r3, [pc, #160]	@ (800464c <__lshift+0xd0>)
 80045aa:	4829      	ldr	r0, [pc, #164]	@ (8004650 <__lshift+0xd4>)
 80045ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80045b0:	f000 fb94 	bl	8004cdc <__assert_func>
 80045b4:	3101      	adds	r1, #1
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	e7ee      	b.n	8004598 <__lshift+0x1c>
 80045ba:	2300      	movs	r3, #0
 80045bc:	f100 0114 	add.w	r1, r0, #20
 80045c0:	f100 0210 	add.w	r2, r0, #16
 80045c4:	4618      	mov	r0, r3
 80045c6:	4553      	cmp	r3, sl
 80045c8:	db33      	blt.n	8004632 <__lshift+0xb6>
 80045ca:	6920      	ldr	r0, [r4, #16]
 80045cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80045d0:	f104 0314 	add.w	r3, r4, #20
 80045d4:	f019 091f 	ands.w	r9, r9, #31
 80045d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80045dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80045e0:	d02b      	beq.n	800463a <__lshift+0xbe>
 80045e2:	f1c9 0e20 	rsb	lr, r9, #32
 80045e6:	468a      	mov	sl, r1
 80045e8:	2200      	movs	r2, #0
 80045ea:	6818      	ldr	r0, [r3, #0]
 80045ec:	fa00 f009 	lsl.w	r0, r0, r9
 80045f0:	4310      	orrs	r0, r2
 80045f2:	f84a 0b04 	str.w	r0, [sl], #4
 80045f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045fa:	459c      	cmp	ip, r3
 80045fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004600:	d8f3      	bhi.n	80045ea <__lshift+0x6e>
 8004602:	ebac 0304 	sub.w	r3, ip, r4
 8004606:	3b15      	subs	r3, #21
 8004608:	f023 0303 	bic.w	r3, r3, #3
 800460c:	3304      	adds	r3, #4
 800460e:	f104 0015 	add.w	r0, r4, #21
 8004612:	4560      	cmp	r0, ip
 8004614:	bf88      	it	hi
 8004616:	2304      	movhi	r3, #4
 8004618:	50ca      	str	r2, [r1, r3]
 800461a:	b10a      	cbz	r2, 8004620 <__lshift+0xa4>
 800461c:	f108 0602 	add.w	r6, r8, #2
 8004620:	3e01      	subs	r6, #1
 8004622:	4638      	mov	r0, r7
 8004624:	612e      	str	r6, [r5, #16]
 8004626:	4621      	mov	r1, r4
 8004628:	f7ff fde2 	bl	80041f0 <_Bfree>
 800462c:	4628      	mov	r0, r5
 800462e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004632:	f842 0f04 	str.w	r0, [r2, #4]!
 8004636:	3301      	adds	r3, #1
 8004638:	e7c5      	b.n	80045c6 <__lshift+0x4a>
 800463a:	3904      	subs	r1, #4
 800463c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004640:	f841 2f04 	str.w	r2, [r1, #4]!
 8004644:	459c      	cmp	ip, r3
 8004646:	d8f9      	bhi.n	800463c <__lshift+0xc0>
 8004648:	e7ea      	b.n	8004620 <__lshift+0xa4>
 800464a:	bf00      	nop
 800464c:	08018970 	.word	0x08018970
 8004650:	08018981 	.word	0x08018981

08004654 <__mcmp>:
 8004654:	690a      	ldr	r2, [r1, #16]
 8004656:	4603      	mov	r3, r0
 8004658:	6900      	ldr	r0, [r0, #16]
 800465a:	1a80      	subs	r0, r0, r2
 800465c:	b530      	push	{r4, r5, lr}
 800465e:	d10e      	bne.n	800467e <__mcmp+0x2a>
 8004660:	3314      	adds	r3, #20
 8004662:	3114      	adds	r1, #20
 8004664:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004668:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800466c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004670:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004674:	4295      	cmp	r5, r2
 8004676:	d003      	beq.n	8004680 <__mcmp+0x2c>
 8004678:	d205      	bcs.n	8004686 <__mcmp+0x32>
 800467a:	f04f 30ff 	mov.w	r0, #4294967295
 800467e:	bd30      	pop	{r4, r5, pc}
 8004680:	42a3      	cmp	r3, r4
 8004682:	d3f3      	bcc.n	800466c <__mcmp+0x18>
 8004684:	e7fb      	b.n	800467e <__mcmp+0x2a>
 8004686:	2001      	movs	r0, #1
 8004688:	e7f9      	b.n	800467e <__mcmp+0x2a>
	...

0800468c <__mdiff>:
 800468c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004690:	4689      	mov	r9, r1
 8004692:	4606      	mov	r6, r0
 8004694:	4611      	mov	r1, r2
 8004696:	4648      	mov	r0, r9
 8004698:	4614      	mov	r4, r2
 800469a:	f7ff ffdb 	bl	8004654 <__mcmp>
 800469e:	1e05      	subs	r5, r0, #0
 80046a0:	d112      	bne.n	80046c8 <__mdiff+0x3c>
 80046a2:	4629      	mov	r1, r5
 80046a4:	4630      	mov	r0, r6
 80046a6:	f7ff fd63 	bl	8004170 <_Balloc>
 80046aa:	4602      	mov	r2, r0
 80046ac:	b928      	cbnz	r0, 80046ba <__mdiff+0x2e>
 80046ae:	4b3f      	ldr	r3, [pc, #252]	@ (80047ac <__mdiff+0x120>)
 80046b0:	f240 2137 	movw	r1, #567	@ 0x237
 80046b4:	483e      	ldr	r0, [pc, #248]	@ (80047b0 <__mdiff+0x124>)
 80046b6:	f000 fb11 	bl	8004cdc <__assert_func>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80046c0:	4610      	mov	r0, r2
 80046c2:	b003      	add	sp, #12
 80046c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046c8:	bfbc      	itt	lt
 80046ca:	464b      	movlt	r3, r9
 80046cc:	46a1      	movlt	r9, r4
 80046ce:	4630      	mov	r0, r6
 80046d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80046d4:	bfba      	itte	lt
 80046d6:	461c      	movlt	r4, r3
 80046d8:	2501      	movlt	r5, #1
 80046da:	2500      	movge	r5, #0
 80046dc:	f7ff fd48 	bl	8004170 <_Balloc>
 80046e0:	4602      	mov	r2, r0
 80046e2:	b918      	cbnz	r0, 80046ec <__mdiff+0x60>
 80046e4:	4b31      	ldr	r3, [pc, #196]	@ (80047ac <__mdiff+0x120>)
 80046e6:	f240 2145 	movw	r1, #581	@ 0x245
 80046ea:	e7e3      	b.n	80046b4 <__mdiff+0x28>
 80046ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80046f0:	6926      	ldr	r6, [r4, #16]
 80046f2:	60c5      	str	r5, [r0, #12]
 80046f4:	f109 0310 	add.w	r3, r9, #16
 80046f8:	f109 0514 	add.w	r5, r9, #20
 80046fc:	f104 0e14 	add.w	lr, r4, #20
 8004700:	f100 0b14 	add.w	fp, r0, #20
 8004704:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004708:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	46d9      	mov	r9, fp
 8004710:	f04f 0c00 	mov.w	ip, #0
 8004714:	9b01      	ldr	r3, [sp, #4]
 8004716:	f85e 0b04 	ldr.w	r0, [lr], #4
 800471a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800471e:	9301      	str	r3, [sp, #4]
 8004720:	fa1f f38a 	uxth.w	r3, sl
 8004724:	4619      	mov	r1, r3
 8004726:	b283      	uxth	r3, r0
 8004728:	1acb      	subs	r3, r1, r3
 800472a:	0c00      	lsrs	r0, r0, #16
 800472c:	4463      	add	r3, ip
 800472e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004732:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004736:	b29b      	uxth	r3, r3
 8004738:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800473c:	4576      	cmp	r6, lr
 800473e:	f849 3b04 	str.w	r3, [r9], #4
 8004742:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004746:	d8e5      	bhi.n	8004714 <__mdiff+0x88>
 8004748:	1b33      	subs	r3, r6, r4
 800474a:	3b15      	subs	r3, #21
 800474c:	f023 0303 	bic.w	r3, r3, #3
 8004750:	3415      	adds	r4, #21
 8004752:	3304      	adds	r3, #4
 8004754:	42a6      	cmp	r6, r4
 8004756:	bf38      	it	cc
 8004758:	2304      	movcc	r3, #4
 800475a:	441d      	add	r5, r3
 800475c:	445b      	add	r3, fp
 800475e:	461e      	mov	r6, r3
 8004760:	462c      	mov	r4, r5
 8004762:	4544      	cmp	r4, r8
 8004764:	d30e      	bcc.n	8004784 <__mdiff+0xf8>
 8004766:	f108 0103 	add.w	r1, r8, #3
 800476a:	1b49      	subs	r1, r1, r5
 800476c:	f021 0103 	bic.w	r1, r1, #3
 8004770:	3d03      	subs	r5, #3
 8004772:	45a8      	cmp	r8, r5
 8004774:	bf38      	it	cc
 8004776:	2100      	movcc	r1, #0
 8004778:	440b      	add	r3, r1
 800477a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800477e:	b191      	cbz	r1, 80047a6 <__mdiff+0x11a>
 8004780:	6117      	str	r7, [r2, #16]
 8004782:	e79d      	b.n	80046c0 <__mdiff+0x34>
 8004784:	f854 1b04 	ldr.w	r1, [r4], #4
 8004788:	46e6      	mov	lr, ip
 800478a:	0c08      	lsrs	r0, r1, #16
 800478c:	fa1c fc81 	uxtah	ip, ip, r1
 8004790:	4471      	add	r1, lr
 8004792:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004796:	b289      	uxth	r1, r1
 8004798:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800479c:	f846 1b04 	str.w	r1, [r6], #4
 80047a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80047a4:	e7dd      	b.n	8004762 <__mdiff+0xd6>
 80047a6:	3f01      	subs	r7, #1
 80047a8:	e7e7      	b.n	800477a <__mdiff+0xee>
 80047aa:	bf00      	nop
 80047ac:	08018970 	.word	0x08018970
 80047b0:	08018981 	.word	0x08018981

080047b4 <__d2b>:
 80047b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80047b8:	460f      	mov	r7, r1
 80047ba:	2101      	movs	r1, #1
 80047bc:	ec59 8b10 	vmov	r8, r9, d0
 80047c0:	4616      	mov	r6, r2
 80047c2:	f7ff fcd5 	bl	8004170 <_Balloc>
 80047c6:	4604      	mov	r4, r0
 80047c8:	b930      	cbnz	r0, 80047d8 <__d2b+0x24>
 80047ca:	4602      	mov	r2, r0
 80047cc:	4b23      	ldr	r3, [pc, #140]	@ (800485c <__d2b+0xa8>)
 80047ce:	4824      	ldr	r0, [pc, #144]	@ (8004860 <__d2b+0xac>)
 80047d0:	f240 310f 	movw	r1, #783	@ 0x30f
 80047d4:	f000 fa82 	bl	8004cdc <__assert_func>
 80047d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80047dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80047e0:	b10d      	cbz	r5, 80047e6 <__d2b+0x32>
 80047e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e6:	9301      	str	r3, [sp, #4]
 80047e8:	f1b8 0300 	subs.w	r3, r8, #0
 80047ec:	d023      	beq.n	8004836 <__d2b+0x82>
 80047ee:	4668      	mov	r0, sp
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	f7ff fd84 	bl	80042fe <__lo0bits>
 80047f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80047fa:	b1d0      	cbz	r0, 8004832 <__d2b+0x7e>
 80047fc:	f1c0 0320 	rsb	r3, r0, #32
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	430b      	orrs	r3, r1
 8004806:	40c2      	lsrs	r2, r0
 8004808:	6163      	str	r3, [r4, #20]
 800480a:	9201      	str	r2, [sp, #4]
 800480c:	9b01      	ldr	r3, [sp, #4]
 800480e:	61a3      	str	r3, [r4, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	bf0c      	ite	eq
 8004814:	2201      	moveq	r2, #1
 8004816:	2202      	movne	r2, #2
 8004818:	6122      	str	r2, [r4, #16]
 800481a:	b1a5      	cbz	r5, 8004846 <__d2b+0x92>
 800481c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004820:	4405      	add	r5, r0
 8004822:	603d      	str	r5, [r7, #0]
 8004824:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004828:	6030      	str	r0, [r6, #0]
 800482a:	4620      	mov	r0, r4
 800482c:	b003      	add	sp, #12
 800482e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004832:	6161      	str	r1, [r4, #20]
 8004834:	e7ea      	b.n	800480c <__d2b+0x58>
 8004836:	a801      	add	r0, sp, #4
 8004838:	f7ff fd61 	bl	80042fe <__lo0bits>
 800483c:	9b01      	ldr	r3, [sp, #4]
 800483e:	6163      	str	r3, [r4, #20]
 8004840:	3020      	adds	r0, #32
 8004842:	2201      	movs	r2, #1
 8004844:	e7e8      	b.n	8004818 <__d2b+0x64>
 8004846:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800484a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800484e:	6038      	str	r0, [r7, #0]
 8004850:	6918      	ldr	r0, [r3, #16]
 8004852:	f7ff fd35 	bl	80042c0 <__hi0bits>
 8004856:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800485a:	e7e5      	b.n	8004828 <__d2b+0x74>
 800485c:	08018970 	.word	0x08018970
 8004860:	08018981 	.word	0x08018981

08004864 <__ssputs_r>:
 8004864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004868:	688e      	ldr	r6, [r1, #8]
 800486a:	461f      	mov	r7, r3
 800486c:	42be      	cmp	r6, r7
 800486e:	680b      	ldr	r3, [r1, #0]
 8004870:	4682      	mov	sl, r0
 8004872:	460c      	mov	r4, r1
 8004874:	4690      	mov	r8, r2
 8004876:	d82d      	bhi.n	80048d4 <__ssputs_r+0x70>
 8004878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800487c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004880:	d026      	beq.n	80048d0 <__ssputs_r+0x6c>
 8004882:	6965      	ldr	r5, [r4, #20]
 8004884:	6909      	ldr	r1, [r1, #16]
 8004886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800488a:	eba3 0901 	sub.w	r9, r3, r1
 800488e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004892:	1c7b      	adds	r3, r7, #1
 8004894:	444b      	add	r3, r9
 8004896:	106d      	asrs	r5, r5, #1
 8004898:	429d      	cmp	r5, r3
 800489a:	bf38      	it	cc
 800489c:	461d      	movcc	r5, r3
 800489e:	0553      	lsls	r3, r2, #21
 80048a0:	d527      	bpl.n	80048f2 <__ssputs_r+0x8e>
 80048a2:	4629      	mov	r1, r5
 80048a4:	f7ff fbd8 	bl	8004058 <_malloc_r>
 80048a8:	4606      	mov	r6, r0
 80048aa:	b360      	cbz	r0, 8004906 <__ssputs_r+0xa2>
 80048ac:	6921      	ldr	r1, [r4, #16]
 80048ae:	464a      	mov	r2, r9
 80048b0:	f000 fa06 	bl	8004cc0 <memcpy>
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80048ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048be:	81a3      	strh	r3, [r4, #12]
 80048c0:	6126      	str	r6, [r4, #16]
 80048c2:	6165      	str	r5, [r4, #20]
 80048c4:	444e      	add	r6, r9
 80048c6:	eba5 0509 	sub.w	r5, r5, r9
 80048ca:	6026      	str	r6, [r4, #0]
 80048cc:	60a5      	str	r5, [r4, #8]
 80048ce:	463e      	mov	r6, r7
 80048d0:	42be      	cmp	r6, r7
 80048d2:	d900      	bls.n	80048d6 <__ssputs_r+0x72>
 80048d4:	463e      	mov	r6, r7
 80048d6:	6820      	ldr	r0, [r4, #0]
 80048d8:	4632      	mov	r2, r6
 80048da:	4641      	mov	r1, r8
 80048dc:	f000 f9c6 	bl	8004c6c <memmove>
 80048e0:	68a3      	ldr	r3, [r4, #8]
 80048e2:	1b9b      	subs	r3, r3, r6
 80048e4:	60a3      	str	r3, [r4, #8]
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	4433      	add	r3, r6
 80048ea:	6023      	str	r3, [r4, #0]
 80048ec:	2000      	movs	r0, #0
 80048ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f2:	462a      	mov	r2, r5
 80048f4:	f000 fa36 	bl	8004d64 <_realloc_r>
 80048f8:	4606      	mov	r6, r0
 80048fa:	2800      	cmp	r0, #0
 80048fc:	d1e0      	bne.n	80048c0 <__ssputs_r+0x5c>
 80048fe:	6921      	ldr	r1, [r4, #16]
 8004900:	4650      	mov	r0, sl
 8004902:	f7ff fb35 	bl	8003f70 <_free_r>
 8004906:	230c      	movs	r3, #12
 8004908:	f8ca 3000 	str.w	r3, [sl]
 800490c:	89a3      	ldrh	r3, [r4, #12]
 800490e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004912:	81a3      	strh	r3, [r4, #12]
 8004914:	f04f 30ff 	mov.w	r0, #4294967295
 8004918:	e7e9      	b.n	80048ee <__ssputs_r+0x8a>
	...

0800491c <_svfiprintf_r>:
 800491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004920:	4698      	mov	r8, r3
 8004922:	898b      	ldrh	r3, [r1, #12]
 8004924:	061b      	lsls	r3, r3, #24
 8004926:	b09d      	sub	sp, #116	@ 0x74
 8004928:	4607      	mov	r7, r0
 800492a:	460d      	mov	r5, r1
 800492c:	4614      	mov	r4, r2
 800492e:	d510      	bpl.n	8004952 <_svfiprintf_r+0x36>
 8004930:	690b      	ldr	r3, [r1, #16]
 8004932:	b973      	cbnz	r3, 8004952 <_svfiprintf_r+0x36>
 8004934:	2140      	movs	r1, #64	@ 0x40
 8004936:	f7ff fb8f 	bl	8004058 <_malloc_r>
 800493a:	6028      	str	r0, [r5, #0]
 800493c:	6128      	str	r0, [r5, #16]
 800493e:	b930      	cbnz	r0, 800494e <_svfiprintf_r+0x32>
 8004940:	230c      	movs	r3, #12
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	f04f 30ff 	mov.w	r0, #4294967295
 8004948:	b01d      	add	sp, #116	@ 0x74
 800494a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494e:	2340      	movs	r3, #64	@ 0x40
 8004950:	616b      	str	r3, [r5, #20]
 8004952:	2300      	movs	r3, #0
 8004954:	9309      	str	r3, [sp, #36]	@ 0x24
 8004956:	2320      	movs	r3, #32
 8004958:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800495c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004960:	2330      	movs	r3, #48	@ 0x30
 8004962:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b00 <_svfiprintf_r+0x1e4>
 8004966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800496a:	f04f 0901 	mov.w	r9, #1
 800496e:	4623      	mov	r3, r4
 8004970:	469a      	mov	sl, r3
 8004972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004976:	b10a      	cbz	r2, 800497c <_svfiprintf_r+0x60>
 8004978:	2a25      	cmp	r2, #37	@ 0x25
 800497a:	d1f9      	bne.n	8004970 <_svfiprintf_r+0x54>
 800497c:	ebba 0b04 	subs.w	fp, sl, r4
 8004980:	d00b      	beq.n	800499a <_svfiprintf_r+0x7e>
 8004982:	465b      	mov	r3, fp
 8004984:	4622      	mov	r2, r4
 8004986:	4629      	mov	r1, r5
 8004988:	4638      	mov	r0, r7
 800498a:	f7ff ff6b 	bl	8004864 <__ssputs_r>
 800498e:	3001      	adds	r0, #1
 8004990:	f000 80a7 	beq.w	8004ae2 <_svfiprintf_r+0x1c6>
 8004994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004996:	445a      	add	r2, fp
 8004998:	9209      	str	r2, [sp, #36]	@ 0x24
 800499a:	f89a 3000 	ldrb.w	r3, [sl]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 809f 	beq.w	8004ae2 <_svfiprintf_r+0x1c6>
 80049a4:	2300      	movs	r3, #0
 80049a6:	f04f 32ff 	mov.w	r2, #4294967295
 80049aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049ae:	f10a 0a01 	add.w	sl, sl, #1
 80049b2:	9304      	str	r3, [sp, #16]
 80049b4:	9307      	str	r3, [sp, #28]
 80049b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80049bc:	4654      	mov	r4, sl
 80049be:	2205      	movs	r2, #5
 80049c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049c4:	484e      	ldr	r0, [pc, #312]	@ (8004b00 <_svfiprintf_r+0x1e4>)
 80049c6:	f7fb fc0b 	bl	80001e0 <memchr>
 80049ca:	9a04      	ldr	r2, [sp, #16]
 80049cc:	b9d8      	cbnz	r0, 8004a06 <_svfiprintf_r+0xea>
 80049ce:	06d0      	lsls	r0, r2, #27
 80049d0:	bf44      	itt	mi
 80049d2:	2320      	movmi	r3, #32
 80049d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049d8:	0711      	lsls	r1, r2, #28
 80049da:	bf44      	itt	mi
 80049dc:	232b      	movmi	r3, #43	@ 0x2b
 80049de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049e2:	f89a 3000 	ldrb.w	r3, [sl]
 80049e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80049e8:	d015      	beq.n	8004a16 <_svfiprintf_r+0xfa>
 80049ea:	9a07      	ldr	r2, [sp, #28]
 80049ec:	4654      	mov	r4, sl
 80049ee:	2000      	movs	r0, #0
 80049f0:	f04f 0c0a 	mov.w	ip, #10
 80049f4:	4621      	mov	r1, r4
 80049f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049fa:	3b30      	subs	r3, #48	@ 0x30
 80049fc:	2b09      	cmp	r3, #9
 80049fe:	d94b      	bls.n	8004a98 <_svfiprintf_r+0x17c>
 8004a00:	b1b0      	cbz	r0, 8004a30 <_svfiprintf_r+0x114>
 8004a02:	9207      	str	r2, [sp, #28]
 8004a04:	e014      	b.n	8004a30 <_svfiprintf_r+0x114>
 8004a06:	eba0 0308 	sub.w	r3, r0, r8
 8004a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	9304      	str	r3, [sp, #16]
 8004a12:	46a2      	mov	sl, r4
 8004a14:	e7d2      	b.n	80049bc <_svfiprintf_r+0xa0>
 8004a16:	9b03      	ldr	r3, [sp, #12]
 8004a18:	1d19      	adds	r1, r3, #4
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	9103      	str	r1, [sp, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bfbb      	ittet	lt
 8004a22:	425b      	neglt	r3, r3
 8004a24:	f042 0202 	orrlt.w	r2, r2, #2
 8004a28:	9307      	strge	r3, [sp, #28]
 8004a2a:	9307      	strlt	r3, [sp, #28]
 8004a2c:	bfb8      	it	lt
 8004a2e:	9204      	strlt	r2, [sp, #16]
 8004a30:	7823      	ldrb	r3, [r4, #0]
 8004a32:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a34:	d10a      	bne.n	8004a4c <_svfiprintf_r+0x130>
 8004a36:	7863      	ldrb	r3, [r4, #1]
 8004a38:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a3a:	d132      	bne.n	8004aa2 <_svfiprintf_r+0x186>
 8004a3c:	9b03      	ldr	r3, [sp, #12]
 8004a3e:	1d1a      	adds	r2, r3, #4
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	9203      	str	r2, [sp, #12]
 8004a44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a48:	3402      	adds	r4, #2
 8004a4a:	9305      	str	r3, [sp, #20]
 8004a4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b10 <_svfiprintf_r+0x1f4>
 8004a50:	7821      	ldrb	r1, [r4, #0]
 8004a52:	2203      	movs	r2, #3
 8004a54:	4650      	mov	r0, sl
 8004a56:	f7fb fbc3 	bl	80001e0 <memchr>
 8004a5a:	b138      	cbz	r0, 8004a6c <_svfiprintf_r+0x150>
 8004a5c:	9b04      	ldr	r3, [sp, #16]
 8004a5e:	eba0 000a 	sub.w	r0, r0, sl
 8004a62:	2240      	movs	r2, #64	@ 0x40
 8004a64:	4082      	lsls	r2, r0
 8004a66:	4313      	orrs	r3, r2
 8004a68:	3401      	adds	r4, #1
 8004a6a:	9304      	str	r3, [sp, #16]
 8004a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a70:	4824      	ldr	r0, [pc, #144]	@ (8004b04 <_svfiprintf_r+0x1e8>)
 8004a72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a76:	2206      	movs	r2, #6
 8004a78:	f7fb fbb2 	bl	80001e0 <memchr>
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	d036      	beq.n	8004aee <_svfiprintf_r+0x1d2>
 8004a80:	4b21      	ldr	r3, [pc, #132]	@ (8004b08 <_svfiprintf_r+0x1ec>)
 8004a82:	bb1b      	cbnz	r3, 8004acc <_svfiprintf_r+0x1b0>
 8004a84:	9b03      	ldr	r3, [sp, #12]
 8004a86:	3307      	adds	r3, #7
 8004a88:	f023 0307 	bic.w	r3, r3, #7
 8004a8c:	3308      	adds	r3, #8
 8004a8e:	9303      	str	r3, [sp, #12]
 8004a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a92:	4433      	add	r3, r6
 8004a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a96:	e76a      	b.n	800496e <_svfiprintf_r+0x52>
 8004a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a9c:	460c      	mov	r4, r1
 8004a9e:	2001      	movs	r0, #1
 8004aa0:	e7a8      	b.n	80049f4 <_svfiprintf_r+0xd8>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	3401      	adds	r4, #1
 8004aa6:	9305      	str	r3, [sp, #20]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	f04f 0c0a 	mov.w	ip, #10
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ab4:	3a30      	subs	r2, #48	@ 0x30
 8004ab6:	2a09      	cmp	r2, #9
 8004ab8:	d903      	bls.n	8004ac2 <_svfiprintf_r+0x1a6>
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d0c6      	beq.n	8004a4c <_svfiprintf_r+0x130>
 8004abe:	9105      	str	r1, [sp, #20]
 8004ac0:	e7c4      	b.n	8004a4c <_svfiprintf_r+0x130>
 8004ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e7f0      	b.n	8004aae <_svfiprintf_r+0x192>
 8004acc:	ab03      	add	r3, sp, #12
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	462a      	mov	r2, r5
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8004b0c <_svfiprintf_r+0x1f0>)
 8004ad4:	a904      	add	r1, sp, #16
 8004ad6:	4638      	mov	r0, r7
 8004ad8:	f7fd fe92 	bl	8002800 <_printf_float>
 8004adc:	1c42      	adds	r2, r0, #1
 8004ade:	4606      	mov	r6, r0
 8004ae0:	d1d6      	bne.n	8004a90 <_svfiprintf_r+0x174>
 8004ae2:	89ab      	ldrh	r3, [r5, #12]
 8004ae4:	065b      	lsls	r3, r3, #25
 8004ae6:	f53f af2d 	bmi.w	8004944 <_svfiprintf_r+0x28>
 8004aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004aec:	e72c      	b.n	8004948 <_svfiprintf_r+0x2c>
 8004aee:	ab03      	add	r3, sp, #12
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	462a      	mov	r2, r5
 8004af4:	4b05      	ldr	r3, [pc, #20]	@ (8004b0c <_svfiprintf_r+0x1f0>)
 8004af6:	a904      	add	r1, sp, #16
 8004af8:	4638      	mov	r0, r7
 8004afa:	f7fe f919 	bl	8002d30 <_printf_i>
 8004afe:	e7ed      	b.n	8004adc <_svfiprintf_r+0x1c0>
 8004b00:	080189da 	.word	0x080189da
 8004b04:	080189e4 	.word	0x080189e4
 8004b08:	08002801 	.word	0x08002801
 8004b0c:	08004865 	.word	0x08004865
 8004b10:	080189e0 	.word	0x080189e0

08004b14 <__sflush_r>:
 8004b14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1c:	0716      	lsls	r6, r2, #28
 8004b1e:	4605      	mov	r5, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	d454      	bmi.n	8004bce <__sflush_r+0xba>
 8004b24:	684b      	ldr	r3, [r1, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	dc02      	bgt.n	8004b30 <__sflush_r+0x1c>
 8004b2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	dd48      	ble.n	8004bc2 <__sflush_r+0xae>
 8004b30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b32:	2e00      	cmp	r6, #0
 8004b34:	d045      	beq.n	8004bc2 <__sflush_r+0xae>
 8004b36:	2300      	movs	r3, #0
 8004b38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b3c:	682f      	ldr	r7, [r5, #0]
 8004b3e:	6a21      	ldr	r1, [r4, #32]
 8004b40:	602b      	str	r3, [r5, #0]
 8004b42:	d030      	beq.n	8004ba6 <__sflush_r+0x92>
 8004b44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b46:	89a3      	ldrh	r3, [r4, #12]
 8004b48:	0759      	lsls	r1, r3, #29
 8004b4a:	d505      	bpl.n	8004b58 <__sflush_r+0x44>
 8004b4c:	6863      	ldr	r3, [r4, #4]
 8004b4e:	1ad2      	subs	r2, r2, r3
 8004b50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b52:	b10b      	cbz	r3, 8004b58 <__sflush_r+0x44>
 8004b54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b56:	1ad2      	subs	r2, r2, r3
 8004b58:	2300      	movs	r3, #0
 8004b5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b5c:	6a21      	ldr	r1, [r4, #32]
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b0      	blx	r6
 8004b62:	1c43      	adds	r3, r0, #1
 8004b64:	89a3      	ldrh	r3, [r4, #12]
 8004b66:	d106      	bne.n	8004b76 <__sflush_r+0x62>
 8004b68:	6829      	ldr	r1, [r5, #0]
 8004b6a:	291d      	cmp	r1, #29
 8004b6c:	d82b      	bhi.n	8004bc6 <__sflush_r+0xb2>
 8004b6e:	4a2a      	ldr	r2, [pc, #168]	@ (8004c18 <__sflush_r+0x104>)
 8004b70:	40ca      	lsrs	r2, r1
 8004b72:	07d6      	lsls	r6, r2, #31
 8004b74:	d527      	bpl.n	8004bc6 <__sflush_r+0xb2>
 8004b76:	2200      	movs	r2, #0
 8004b78:	6062      	str	r2, [r4, #4]
 8004b7a:	04d9      	lsls	r1, r3, #19
 8004b7c:	6922      	ldr	r2, [r4, #16]
 8004b7e:	6022      	str	r2, [r4, #0]
 8004b80:	d504      	bpl.n	8004b8c <__sflush_r+0x78>
 8004b82:	1c42      	adds	r2, r0, #1
 8004b84:	d101      	bne.n	8004b8a <__sflush_r+0x76>
 8004b86:	682b      	ldr	r3, [r5, #0]
 8004b88:	b903      	cbnz	r3, 8004b8c <__sflush_r+0x78>
 8004b8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b8e:	602f      	str	r7, [r5, #0]
 8004b90:	b1b9      	cbz	r1, 8004bc2 <__sflush_r+0xae>
 8004b92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b96:	4299      	cmp	r1, r3
 8004b98:	d002      	beq.n	8004ba0 <__sflush_r+0x8c>
 8004b9a:	4628      	mov	r0, r5
 8004b9c:	f7ff f9e8 	bl	8003f70 <_free_r>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ba4:	e00d      	b.n	8004bc2 <__sflush_r+0xae>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	4628      	mov	r0, r5
 8004baa:	47b0      	blx	r6
 8004bac:	4602      	mov	r2, r0
 8004bae:	1c50      	adds	r0, r2, #1
 8004bb0:	d1c9      	bne.n	8004b46 <__sflush_r+0x32>
 8004bb2:	682b      	ldr	r3, [r5, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0c6      	beq.n	8004b46 <__sflush_r+0x32>
 8004bb8:	2b1d      	cmp	r3, #29
 8004bba:	d001      	beq.n	8004bc0 <__sflush_r+0xac>
 8004bbc:	2b16      	cmp	r3, #22
 8004bbe:	d11e      	bne.n	8004bfe <__sflush_r+0xea>
 8004bc0:	602f      	str	r7, [r5, #0]
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	e022      	b.n	8004c0c <__sflush_r+0xf8>
 8004bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bca:	b21b      	sxth	r3, r3
 8004bcc:	e01b      	b.n	8004c06 <__sflush_r+0xf2>
 8004bce:	690f      	ldr	r7, [r1, #16]
 8004bd0:	2f00      	cmp	r7, #0
 8004bd2:	d0f6      	beq.n	8004bc2 <__sflush_r+0xae>
 8004bd4:	0793      	lsls	r3, r2, #30
 8004bd6:	680e      	ldr	r6, [r1, #0]
 8004bd8:	bf08      	it	eq
 8004bda:	694b      	ldreq	r3, [r1, #20]
 8004bdc:	600f      	str	r7, [r1, #0]
 8004bde:	bf18      	it	ne
 8004be0:	2300      	movne	r3, #0
 8004be2:	eba6 0807 	sub.w	r8, r6, r7
 8004be6:	608b      	str	r3, [r1, #8]
 8004be8:	f1b8 0f00 	cmp.w	r8, #0
 8004bec:	dde9      	ble.n	8004bc2 <__sflush_r+0xae>
 8004bee:	6a21      	ldr	r1, [r4, #32]
 8004bf0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004bf2:	4643      	mov	r3, r8
 8004bf4:	463a      	mov	r2, r7
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	47b0      	blx	r6
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	dc08      	bgt.n	8004c10 <__sflush_r+0xfc>
 8004bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c06:	81a3      	strh	r3, [r4, #12]
 8004c08:	f04f 30ff 	mov.w	r0, #4294967295
 8004c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c10:	4407      	add	r7, r0
 8004c12:	eba8 0800 	sub.w	r8, r8, r0
 8004c16:	e7e7      	b.n	8004be8 <__sflush_r+0xd4>
 8004c18:	20400001 	.word	0x20400001

08004c1c <_fflush_r>:
 8004c1c:	b538      	push	{r3, r4, r5, lr}
 8004c1e:	690b      	ldr	r3, [r1, #16]
 8004c20:	4605      	mov	r5, r0
 8004c22:	460c      	mov	r4, r1
 8004c24:	b913      	cbnz	r3, 8004c2c <_fflush_r+0x10>
 8004c26:	2500      	movs	r5, #0
 8004c28:	4628      	mov	r0, r5
 8004c2a:	bd38      	pop	{r3, r4, r5, pc}
 8004c2c:	b118      	cbz	r0, 8004c36 <_fflush_r+0x1a>
 8004c2e:	6a03      	ldr	r3, [r0, #32]
 8004c30:	b90b      	cbnz	r3, 8004c36 <_fflush_r+0x1a>
 8004c32:	f7fe fa27 	bl	8003084 <__sinit>
 8004c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0f3      	beq.n	8004c26 <_fflush_r+0xa>
 8004c3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c40:	07d0      	lsls	r0, r2, #31
 8004c42:	d404      	bmi.n	8004c4e <_fflush_r+0x32>
 8004c44:	0599      	lsls	r1, r3, #22
 8004c46:	d402      	bmi.n	8004c4e <_fflush_r+0x32>
 8004c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c4a:	f7fe fb34 	bl	80032b6 <__retarget_lock_acquire_recursive>
 8004c4e:	4628      	mov	r0, r5
 8004c50:	4621      	mov	r1, r4
 8004c52:	f7ff ff5f 	bl	8004b14 <__sflush_r>
 8004c56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c58:	07da      	lsls	r2, r3, #31
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	d4e4      	bmi.n	8004c28 <_fflush_r+0xc>
 8004c5e:	89a3      	ldrh	r3, [r4, #12]
 8004c60:	059b      	lsls	r3, r3, #22
 8004c62:	d4e1      	bmi.n	8004c28 <_fflush_r+0xc>
 8004c64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c66:	f7fe fb27 	bl	80032b8 <__retarget_lock_release_recursive>
 8004c6a:	e7dd      	b.n	8004c28 <_fflush_r+0xc>

08004c6c <memmove>:
 8004c6c:	4288      	cmp	r0, r1
 8004c6e:	b510      	push	{r4, lr}
 8004c70:	eb01 0402 	add.w	r4, r1, r2
 8004c74:	d902      	bls.n	8004c7c <memmove+0x10>
 8004c76:	4284      	cmp	r4, r0
 8004c78:	4623      	mov	r3, r4
 8004c7a:	d807      	bhi.n	8004c8c <memmove+0x20>
 8004c7c:	1e43      	subs	r3, r0, #1
 8004c7e:	42a1      	cmp	r1, r4
 8004c80:	d008      	beq.n	8004c94 <memmove+0x28>
 8004c82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c8a:	e7f8      	b.n	8004c7e <memmove+0x12>
 8004c8c:	4402      	add	r2, r0
 8004c8e:	4601      	mov	r1, r0
 8004c90:	428a      	cmp	r2, r1
 8004c92:	d100      	bne.n	8004c96 <memmove+0x2a>
 8004c94:	bd10      	pop	{r4, pc}
 8004c96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c9e:	e7f7      	b.n	8004c90 <memmove+0x24>

08004ca0 <_sbrk_r>:
 8004ca0:	b538      	push	{r3, r4, r5, lr}
 8004ca2:	4d06      	ldr	r5, [pc, #24]	@ (8004cbc <_sbrk_r+0x1c>)
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	4604      	mov	r4, r0
 8004ca8:	4608      	mov	r0, r1
 8004caa:	602b      	str	r3, [r5, #0]
 8004cac:	f7fc fc4c 	bl	8001548 <_sbrk>
 8004cb0:	1c43      	adds	r3, r0, #1
 8004cb2:	d102      	bne.n	8004cba <_sbrk_r+0x1a>
 8004cb4:	682b      	ldr	r3, [r5, #0]
 8004cb6:	b103      	cbz	r3, 8004cba <_sbrk_r+0x1a>
 8004cb8:	6023      	str	r3, [r4, #0]
 8004cba:	bd38      	pop	{r3, r4, r5, pc}
 8004cbc:	20000b5c 	.word	0x20000b5c

08004cc0 <memcpy>:
 8004cc0:	440a      	add	r2, r1
 8004cc2:	4291      	cmp	r1, r2
 8004cc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cc8:	d100      	bne.n	8004ccc <memcpy+0xc>
 8004cca:	4770      	bx	lr
 8004ccc:	b510      	push	{r4, lr}
 8004cce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004cd6:	4291      	cmp	r1, r2
 8004cd8:	d1f9      	bne.n	8004cce <memcpy+0xe>
 8004cda:	bd10      	pop	{r4, pc}

08004cdc <__assert_func>:
 8004cdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004cde:	4614      	mov	r4, r2
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	4b09      	ldr	r3, [pc, #36]	@ (8004d08 <__assert_func+0x2c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4605      	mov	r5, r0
 8004ce8:	68d8      	ldr	r0, [r3, #12]
 8004cea:	b14c      	cbz	r4, 8004d00 <__assert_func+0x24>
 8004cec:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <__assert_func+0x30>)
 8004cee:	9100      	str	r1, [sp, #0]
 8004cf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004cf4:	4906      	ldr	r1, [pc, #24]	@ (8004d10 <__assert_func+0x34>)
 8004cf6:	462b      	mov	r3, r5
 8004cf8:	f000 f870 	bl	8004ddc <fiprintf>
 8004cfc:	f000 f880 	bl	8004e00 <abort>
 8004d00:	4b04      	ldr	r3, [pc, #16]	@ (8004d14 <__assert_func+0x38>)
 8004d02:	461c      	mov	r4, r3
 8004d04:	e7f3      	b.n	8004cee <__assert_func+0x12>
 8004d06:	bf00      	nop
 8004d08:	20000018 	.word	0x20000018
 8004d0c:	080189f5 	.word	0x080189f5
 8004d10:	08018a02 	.word	0x08018a02
 8004d14:	08018a30 	.word	0x08018a30

08004d18 <_calloc_r>:
 8004d18:	b570      	push	{r4, r5, r6, lr}
 8004d1a:	fba1 5402 	umull	r5, r4, r1, r2
 8004d1e:	b934      	cbnz	r4, 8004d2e <_calloc_r+0x16>
 8004d20:	4629      	mov	r1, r5
 8004d22:	f7ff f999 	bl	8004058 <_malloc_r>
 8004d26:	4606      	mov	r6, r0
 8004d28:	b928      	cbnz	r0, 8004d36 <_calloc_r+0x1e>
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	bd70      	pop	{r4, r5, r6, pc}
 8004d2e:	220c      	movs	r2, #12
 8004d30:	6002      	str	r2, [r0, #0]
 8004d32:	2600      	movs	r6, #0
 8004d34:	e7f9      	b.n	8004d2a <_calloc_r+0x12>
 8004d36:	462a      	mov	r2, r5
 8004d38:	4621      	mov	r1, r4
 8004d3a:	f7fe fa3e 	bl	80031ba <memset>
 8004d3e:	e7f4      	b.n	8004d2a <_calloc_r+0x12>

08004d40 <__ascii_mbtowc>:
 8004d40:	b082      	sub	sp, #8
 8004d42:	b901      	cbnz	r1, 8004d46 <__ascii_mbtowc+0x6>
 8004d44:	a901      	add	r1, sp, #4
 8004d46:	b142      	cbz	r2, 8004d5a <__ascii_mbtowc+0x1a>
 8004d48:	b14b      	cbz	r3, 8004d5e <__ascii_mbtowc+0x1e>
 8004d4a:	7813      	ldrb	r3, [r2, #0]
 8004d4c:	600b      	str	r3, [r1, #0]
 8004d4e:	7812      	ldrb	r2, [r2, #0]
 8004d50:	1e10      	subs	r0, r2, #0
 8004d52:	bf18      	it	ne
 8004d54:	2001      	movne	r0, #1
 8004d56:	b002      	add	sp, #8
 8004d58:	4770      	bx	lr
 8004d5a:	4610      	mov	r0, r2
 8004d5c:	e7fb      	b.n	8004d56 <__ascii_mbtowc+0x16>
 8004d5e:	f06f 0001 	mvn.w	r0, #1
 8004d62:	e7f8      	b.n	8004d56 <__ascii_mbtowc+0x16>

08004d64 <_realloc_r>:
 8004d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d68:	4607      	mov	r7, r0
 8004d6a:	4614      	mov	r4, r2
 8004d6c:	460d      	mov	r5, r1
 8004d6e:	b921      	cbnz	r1, 8004d7a <_realloc_r+0x16>
 8004d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d74:	4611      	mov	r1, r2
 8004d76:	f7ff b96f 	b.w	8004058 <_malloc_r>
 8004d7a:	b92a      	cbnz	r2, 8004d88 <_realloc_r+0x24>
 8004d7c:	f7ff f8f8 	bl	8003f70 <_free_r>
 8004d80:	4625      	mov	r5, r4
 8004d82:	4628      	mov	r0, r5
 8004d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d88:	f000 f841 	bl	8004e0e <_malloc_usable_size_r>
 8004d8c:	4284      	cmp	r4, r0
 8004d8e:	4606      	mov	r6, r0
 8004d90:	d802      	bhi.n	8004d98 <_realloc_r+0x34>
 8004d92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d96:	d8f4      	bhi.n	8004d82 <_realloc_r+0x1e>
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	f7ff f95c 	bl	8004058 <_malloc_r>
 8004da0:	4680      	mov	r8, r0
 8004da2:	b908      	cbnz	r0, 8004da8 <_realloc_r+0x44>
 8004da4:	4645      	mov	r5, r8
 8004da6:	e7ec      	b.n	8004d82 <_realloc_r+0x1e>
 8004da8:	42b4      	cmp	r4, r6
 8004daa:	4622      	mov	r2, r4
 8004dac:	4629      	mov	r1, r5
 8004dae:	bf28      	it	cs
 8004db0:	4632      	movcs	r2, r6
 8004db2:	f7ff ff85 	bl	8004cc0 <memcpy>
 8004db6:	4629      	mov	r1, r5
 8004db8:	4638      	mov	r0, r7
 8004dba:	f7ff f8d9 	bl	8003f70 <_free_r>
 8004dbe:	e7f1      	b.n	8004da4 <_realloc_r+0x40>

08004dc0 <__ascii_wctomb>:
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	4608      	mov	r0, r1
 8004dc4:	b141      	cbz	r1, 8004dd8 <__ascii_wctomb+0x18>
 8004dc6:	2aff      	cmp	r2, #255	@ 0xff
 8004dc8:	d904      	bls.n	8004dd4 <__ascii_wctomb+0x14>
 8004dca:	228a      	movs	r2, #138	@ 0x8a
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd2:	4770      	bx	lr
 8004dd4:	700a      	strb	r2, [r1, #0]
 8004dd6:	2001      	movs	r0, #1
 8004dd8:	4770      	bx	lr
	...

08004ddc <fiprintf>:
 8004ddc:	b40e      	push	{r1, r2, r3}
 8004dde:	b503      	push	{r0, r1, lr}
 8004de0:	4601      	mov	r1, r0
 8004de2:	ab03      	add	r3, sp, #12
 8004de4:	4805      	ldr	r0, [pc, #20]	@ (8004dfc <fiprintf+0x20>)
 8004de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dea:	6800      	ldr	r0, [r0, #0]
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	f000 f83f 	bl	8004e70 <_vfiprintf_r>
 8004df2:	b002      	add	sp, #8
 8004df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004df8:	b003      	add	sp, #12
 8004dfa:	4770      	bx	lr
 8004dfc:	20000018 	.word	0x20000018

08004e00 <abort>:
 8004e00:	b508      	push	{r3, lr}
 8004e02:	2006      	movs	r0, #6
 8004e04:	f000 fa08 	bl	8005218 <raise>
 8004e08:	2001      	movs	r0, #1
 8004e0a:	f7fc fb24 	bl	8001456 <_exit>

08004e0e <_malloc_usable_size_r>:
 8004e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e12:	1f18      	subs	r0, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	bfbc      	itt	lt
 8004e18:	580b      	ldrlt	r3, [r1, r0]
 8004e1a:	18c0      	addlt	r0, r0, r3
 8004e1c:	4770      	bx	lr

08004e1e <__sfputc_r>:
 8004e1e:	6893      	ldr	r3, [r2, #8]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	b410      	push	{r4}
 8004e26:	6093      	str	r3, [r2, #8]
 8004e28:	da08      	bge.n	8004e3c <__sfputc_r+0x1e>
 8004e2a:	6994      	ldr	r4, [r2, #24]
 8004e2c:	42a3      	cmp	r3, r4
 8004e2e:	db01      	blt.n	8004e34 <__sfputc_r+0x16>
 8004e30:	290a      	cmp	r1, #10
 8004e32:	d103      	bne.n	8004e3c <__sfputc_r+0x1e>
 8004e34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e38:	f000 b932 	b.w	80050a0 <__swbuf_r>
 8004e3c:	6813      	ldr	r3, [r2, #0]
 8004e3e:	1c58      	adds	r0, r3, #1
 8004e40:	6010      	str	r0, [r2, #0]
 8004e42:	7019      	strb	r1, [r3, #0]
 8004e44:	4608      	mov	r0, r1
 8004e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <__sfputs_r>:
 8004e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4e:	4606      	mov	r6, r0
 8004e50:	460f      	mov	r7, r1
 8004e52:	4614      	mov	r4, r2
 8004e54:	18d5      	adds	r5, r2, r3
 8004e56:	42ac      	cmp	r4, r5
 8004e58:	d101      	bne.n	8004e5e <__sfputs_r+0x12>
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	e007      	b.n	8004e6e <__sfputs_r+0x22>
 8004e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e62:	463a      	mov	r2, r7
 8004e64:	4630      	mov	r0, r6
 8004e66:	f7ff ffda 	bl	8004e1e <__sfputc_r>
 8004e6a:	1c43      	adds	r3, r0, #1
 8004e6c:	d1f3      	bne.n	8004e56 <__sfputs_r+0xa>
 8004e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004e70 <_vfiprintf_r>:
 8004e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e74:	460d      	mov	r5, r1
 8004e76:	b09d      	sub	sp, #116	@ 0x74
 8004e78:	4614      	mov	r4, r2
 8004e7a:	4698      	mov	r8, r3
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	b118      	cbz	r0, 8004e88 <_vfiprintf_r+0x18>
 8004e80:	6a03      	ldr	r3, [r0, #32]
 8004e82:	b90b      	cbnz	r3, 8004e88 <_vfiprintf_r+0x18>
 8004e84:	f7fe f8fe 	bl	8003084 <__sinit>
 8004e88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e8a:	07d9      	lsls	r1, r3, #31
 8004e8c:	d405      	bmi.n	8004e9a <_vfiprintf_r+0x2a>
 8004e8e:	89ab      	ldrh	r3, [r5, #12]
 8004e90:	059a      	lsls	r2, r3, #22
 8004e92:	d402      	bmi.n	8004e9a <_vfiprintf_r+0x2a>
 8004e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e96:	f7fe fa0e 	bl	80032b6 <__retarget_lock_acquire_recursive>
 8004e9a:	89ab      	ldrh	r3, [r5, #12]
 8004e9c:	071b      	lsls	r3, r3, #28
 8004e9e:	d501      	bpl.n	8004ea4 <_vfiprintf_r+0x34>
 8004ea0:	692b      	ldr	r3, [r5, #16]
 8004ea2:	b99b      	cbnz	r3, 8004ecc <_vfiprintf_r+0x5c>
 8004ea4:	4629      	mov	r1, r5
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	f000 f938 	bl	800511c <__swsetup_r>
 8004eac:	b170      	cbz	r0, 8004ecc <_vfiprintf_r+0x5c>
 8004eae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004eb0:	07dc      	lsls	r4, r3, #31
 8004eb2:	d504      	bpl.n	8004ebe <_vfiprintf_r+0x4e>
 8004eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb8:	b01d      	add	sp, #116	@ 0x74
 8004eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ebe:	89ab      	ldrh	r3, [r5, #12]
 8004ec0:	0598      	lsls	r0, r3, #22
 8004ec2:	d4f7      	bmi.n	8004eb4 <_vfiprintf_r+0x44>
 8004ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ec6:	f7fe f9f7 	bl	80032b8 <__retarget_lock_release_recursive>
 8004eca:	e7f3      	b.n	8004eb4 <_vfiprintf_r+0x44>
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ed0:	2320      	movs	r3, #32
 8004ed2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ed6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004eda:	2330      	movs	r3, #48	@ 0x30
 8004edc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800508c <_vfiprintf_r+0x21c>
 8004ee0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ee4:	f04f 0901 	mov.w	r9, #1
 8004ee8:	4623      	mov	r3, r4
 8004eea:	469a      	mov	sl, r3
 8004eec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ef0:	b10a      	cbz	r2, 8004ef6 <_vfiprintf_r+0x86>
 8004ef2:	2a25      	cmp	r2, #37	@ 0x25
 8004ef4:	d1f9      	bne.n	8004eea <_vfiprintf_r+0x7a>
 8004ef6:	ebba 0b04 	subs.w	fp, sl, r4
 8004efa:	d00b      	beq.n	8004f14 <_vfiprintf_r+0xa4>
 8004efc:	465b      	mov	r3, fp
 8004efe:	4622      	mov	r2, r4
 8004f00:	4629      	mov	r1, r5
 8004f02:	4630      	mov	r0, r6
 8004f04:	f7ff ffa2 	bl	8004e4c <__sfputs_r>
 8004f08:	3001      	adds	r0, #1
 8004f0a:	f000 80a7 	beq.w	800505c <_vfiprintf_r+0x1ec>
 8004f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f10:	445a      	add	r2, fp
 8004f12:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f14:	f89a 3000 	ldrb.w	r3, [sl]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 809f 	beq.w	800505c <_vfiprintf_r+0x1ec>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	f04f 32ff 	mov.w	r2, #4294967295
 8004f24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f28:	f10a 0a01 	add.w	sl, sl, #1
 8004f2c:	9304      	str	r3, [sp, #16]
 8004f2e:	9307      	str	r3, [sp, #28]
 8004f30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f34:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f36:	4654      	mov	r4, sl
 8004f38:	2205      	movs	r2, #5
 8004f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f3e:	4853      	ldr	r0, [pc, #332]	@ (800508c <_vfiprintf_r+0x21c>)
 8004f40:	f7fb f94e 	bl	80001e0 <memchr>
 8004f44:	9a04      	ldr	r2, [sp, #16]
 8004f46:	b9d8      	cbnz	r0, 8004f80 <_vfiprintf_r+0x110>
 8004f48:	06d1      	lsls	r1, r2, #27
 8004f4a:	bf44      	itt	mi
 8004f4c:	2320      	movmi	r3, #32
 8004f4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f52:	0713      	lsls	r3, r2, #28
 8004f54:	bf44      	itt	mi
 8004f56:	232b      	movmi	r3, #43	@ 0x2b
 8004f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8004f60:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f62:	d015      	beq.n	8004f90 <_vfiprintf_r+0x120>
 8004f64:	9a07      	ldr	r2, [sp, #28]
 8004f66:	4654      	mov	r4, sl
 8004f68:	2000      	movs	r0, #0
 8004f6a:	f04f 0c0a 	mov.w	ip, #10
 8004f6e:	4621      	mov	r1, r4
 8004f70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f74:	3b30      	subs	r3, #48	@ 0x30
 8004f76:	2b09      	cmp	r3, #9
 8004f78:	d94b      	bls.n	8005012 <_vfiprintf_r+0x1a2>
 8004f7a:	b1b0      	cbz	r0, 8004faa <_vfiprintf_r+0x13a>
 8004f7c:	9207      	str	r2, [sp, #28]
 8004f7e:	e014      	b.n	8004faa <_vfiprintf_r+0x13a>
 8004f80:	eba0 0308 	sub.w	r3, r0, r8
 8004f84:	fa09 f303 	lsl.w	r3, r9, r3
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	9304      	str	r3, [sp, #16]
 8004f8c:	46a2      	mov	sl, r4
 8004f8e:	e7d2      	b.n	8004f36 <_vfiprintf_r+0xc6>
 8004f90:	9b03      	ldr	r3, [sp, #12]
 8004f92:	1d19      	adds	r1, r3, #4
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	9103      	str	r1, [sp, #12]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	bfbb      	ittet	lt
 8004f9c:	425b      	neglt	r3, r3
 8004f9e:	f042 0202 	orrlt.w	r2, r2, #2
 8004fa2:	9307      	strge	r3, [sp, #28]
 8004fa4:	9307      	strlt	r3, [sp, #28]
 8004fa6:	bfb8      	it	lt
 8004fa8:	9204      	strlt	r2, [sp, #16]
 8004faa:	7823      	ldrb	r3, [r4, #0]
 8004fac:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fae:	d10a      	bne.n	8004fc6 <_vfiprintf_r+0x156>
 8004fb0:	7863      	ldrb	r3, [r4, #1]
 8004fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fb4:	d132      	bne.n	800501c <_vfiprintf_r+0x1ac>
 8004fb6:	9b03      	ldr	r3, [sp, #12]
 8004fb8:	1d1a      	adds	r2, r3, #4
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	9203      	str	r2, [sp, #12]
 8004fbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fc2:	3402      	adds	r4, #2
 8004fc4:	9305      	str	r3, [sp, #20]
 8004fc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800509c <_vfiprintf_r+0x22c>
 8004fca:	7821      	ldrb	r1, [r4, #0]
 8004fcc:	2203      	movs	r2, #3
 8004fce:	4650      	mov	r0, sl
 8004fd0:	f7fb f906 	bl	80001e0 <memchr>
 8004fd4:	b138      	cbz	r0, 8004fe6 <_vfiprintf_r+0x176>
 8004fd6:	9b04      	ldr	r3, [sp, #16]
 8004fd8:	eba0 000a 	sub.w	r0, r0, sl
 8004fdc:	2240      	movs	r2, #64	@ 0x40
 8004fde:	4082      	lsls	r2, r0
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	3401      	adds	r4, #1
 8004fe4:	9304      	str	r3, [sp, #16]
 8004fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fea:	4829      	ldr	r0, [pc, #164]	@ (8005090 <_vfiprintf_r+0x220>)
 8004fec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ff0:	2206      	movs	r2, #6
 8004ff2:	f7fb f8f5 	bl	80001e0 <memchr>
 8004ff6:	2800      	cmp	r0, #0
 8004ff8:	d03f      	beq.n	800507a <_vfiprintf_r+0x20a>
 8004ffa:	4b26      	ldr	r3, [pc, #152]	@ (8005094 <_vfiprintf_r+0x224>)
 8004ffc:	bb1b      	cbnz	r3, 8005046 <_vfiprintf_r+0x1d6>
 8004ffe:	9b03      	ldr	r3, [sp, #12]
 8005000:	3307      	adds	r3, #7
 8005002:	f023 0307 	bic.w	r3, r3, #7
 8005006:	3308      	adds	r3, #8
 8005008:	9303      	str	r3, [sp, #12]
 800500a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800500c:	443b      	add	r3, r7
 800500e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005010:	e76a      	b.n	8004ee8 <_vfiprintf_r+0x78>
 8005012:	fb0c 3202 	mla	r2, ip, r2, r3
 8005016:	460c      	mov	r4, r1
 8005018:	2001      	movs	r0, #1
 800501a:	e7a8      	b.n	8004f6e <_vfiprintf_r+0xfe>
 800501c:	2300      	movs	r3, #0
 800501e:	3401      	adds	r4, #1
 8005020:	9305      	str	r3, [sp, #20]
 8005022:	4619      	mov	r1, r3
 8005024:	f04f 0c0a 	mov.w	ip, #10
 8005028:	4620      	mov	r0, r4
 800502a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800502e:	3a30      	subs	r2, #48	@ 0x30
 8005030:	2a09      	cmp	r2, #9
 8005032:	d903      	bls.n	800503c <_vfiprintf_r+0x1cc>
 8005034:	2b00      	cmp	r3, #0
 8005036:	d0c6      	beq.n	8004fc6 <_vfiprintf_r+0x156>
 8005038:	9105      	str	r1, [sp, #20]
 800503a:	e7c4      	b.n	8004fc6 <_vfiprintf_r+0x156>
 800503c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005040:	4604      	mov	r4, r0
 8005042:	2301      	movs	r3, #1
 8005044:	e7f0      	b.n	8005028 <_vfiprintf_r+0x1b8>
 8005046:	ab03      	add	r3, sp, #12
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	462a      	mov	r2, r5
 800504c:	4b12      	ldr	r3, [pc, #72]	@ (8005098 <_vfiprintf_r+0x228>)
 800504e:	a904      	add	r1, sp, #16
 8005050:	4630      	mov	r0, r6
 8005052:	f7fd fbd5 	bl	8002800 <_printf_float>
 8005056:	4607      	mov	r7, r0
 8005058:	1c78      	adds	r0, r7, #1
 800505a:	d1d6      	bne.n	800500a <_vfiprintf_r+0x19a>
 800505c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800505e:	07d9      	lsls	r1, r3, #31
 8005060:	d405      	bmi.n	800506e <_vfiprintf_r+0x1fe>
 8005062:	89ab      	ldrh	r3, [r5, #12]
 8005064:	059a      	lsls	r2, r3, #22
 8005066:	d402      	bmi.n	800506e <_vfiprintf_r+0x1fe>
 8005068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800506a:	f7fe f925 	bl	80032b8 <__retarget_lock_release_recursive>
 800506e:	89ab      	ldrh	r3, [r5, #12]
 8005070:	065b      	lsls	r3, r3, #25
 8005072:	f53f af1f 	bmi.w	8004eb4 <_vfiprintf_r+0x44>
 8005076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005078:	e71e      	b.n	8004eb8 <_vfiprintf_r+0x48>
 800507a:	ab03      	add	r3, sp, #12
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	462a      	mov	r2, r5
 8005080:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <_vfiprintf_r+0x228>)
 8005082:	a904      	add	r1, sp, #16
 8005084:	4630      	mov	r0, r6
 8005086:	f7fd fe53 	bl	8002d30 <_printf_i>
 800508a:	e7e4      	b.n	8005056 <_vfiprintf_r+0x1e6>
 800508c:	080189da 	.word	0x080189da
 8005090:	080189e4 	.word	0x080189e4
 8005094:	08002801 	.word	0x08002801
 8005098:	08004e4d 	.word	0x08004e4d
 800509c:	080189e0 	.word	0x080189e0

080050a0 <__swbuf_r>:
 80050a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050a2:	460e      	mov	r6, r1
 80050a4:	4614      	mov	r4, r2
 80050a6:	4605      	mov	r5, r0
 80050a8:	b118      	cbz	r0, 80050b2 <__swbuf_r+0x12>
 80050aa:	6a03      	ldr	r3, [r0, #32]
 80050ac:	b90b      	cbnz	r3, 80050b2 <__swbuf_r+0x12>
 80050ae:	f7fd ffe9 	bl	8003084 <__sinit>
 80050b2:	69a3      	ldr	r3, [r4, #24]
 80050b4:	60a3      	str	r3, [r4, #8]
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	071a      	lsls	r2, r3, #28
 80050ba:	d501      	bpl.n	80050c0 <__swbuf_r+0x20>
 80050bc:	6923      	ldr	r3, [r4, #16]
 80050be:	b943      	cbnz	r3, 80050d2 <__swbuf_r+0x32>
 80050c0:	4621      	mov	r1, r4
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 f82a 	bl	800511c <__swsetup_r>
 80050c8:	b118      	cbz	r0, 80050d2 <__swbuf_r+0x32>
 80050ca:	f04f 37ff 	mov.w	r7, #4294967295
 80050ce:	4638      	mov	r0, r7
 80050d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	6922      	ldr	r2, [r4, #16]
 80050d6:	1a98      	subs	r0, r3, r2
 80050d8:	6963      	ldr	r3, [r4, #20]
 80050da:	b2f6      	uxtb	r6, r6
 80050dc:	4283      	cmp	r3, r0
 80050de:	4637      	mov	r7, r6
 80050e0:	dc05      	bgt.n	80050ee <__swbuf_r+0x4e>
 80050e2:	4621      	mov	r1, r4
 80050e4:	4628      	mov	r0, r5
 80050e6:	f7ff fd99 	bl	8004c1c <_fflush_r>
 80050ea:	2800      	cmp	r0, #0
 80050ec:	d1ed      	bne.n	80050ca <__swbuf_r+0x2a>
 80050ee:	68a3      	ldr	r3, [r4, #8]
 80050f0:	3b01      	subs	r3, #1
 80050f2:	60a3      	str	r3, [r4, #8]
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	1c5a      	adds	r2, r3, #1
 80050f8:	6022      	str	r2, [r4, #0]
 80050fa:	701e      	strb	r6, [r3, #0]
 80050fc:	6962      	ldr	r2, [r4, #20]
 80050fe:	1c43      	adds	r3, r0, #1
 8005100:	429a      	cmp	r2, r3
 8005102:	d004      	beq.n	800510e <__swbuf_r+0x6e>
 8005104:	89a3      	ldrh	r3, [r4, #12]
 8005106:	07db      	lsls	r3, r3, #31
 8005108:	d5e1      	bpl.n	80050ce <__swbuf_r+0x2e>
 800510a:	2e0a      	cmp	r6, #10
 800510c:	d1df      	bne.n	80050ce <__swbuf_r+0x2e>
 800510e:	4621      	mov	r1, r4
 8005110:	4628      	mov	r0, r5
 8005112:	f7ff fd83 	bl	8004c1c <_fflush_r>
 8005116:	2800      	cmp	r0, #0
 8005118:	d0d9      	beq.n	80050ce <__swbuf_r+0x2e>
 800511a:	e7d6      	b.n	80050ca <__swbuf_r+0x2a>

0800511c <__swsetup_r>:
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	4b29      	ldr	r3, [pc, #164]	@ (80051c4 <__swsetup_r+0xa8>)
 8005120:	4605      	mov	r5, r0
 8005122:	6818      	ldr	r0, [r3, #0]
 8005124:	460c      	mov	r4, r1
 8005126:	b118      	cbz	r0, 8005130 <__swsetup_r+0x14>
 8005128:	6a03      	ldr	r3, [r0, #32]
 800512a:	b90b      	cbnz	r3, 8005130 <__swsetup_r+0x14>
 800512c:	f7fd ffaa 	bl	8003084 <__sinit>
 8005130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005134:	0719      	lsls	r1, r3, #28
 8005136:	d422      	bmi.n	800517e <__swsetup_r+0x62>
 8005138:	06da      	lsls	r2, r3, #27
 800513a:	d407      	bmi.n	800514c <__swsetup_r+0x30>
 800513c:	2209      	movs	r2, #9
 800513e:	602a      	str	r2, [r5, #0]
 8005140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	f04f 30ff 	mov.w	r0, #4294967295
 800514a:	e033      	b.n	80051b4 <__swsetup_r+0x98>
 800514c:	0758      	lsls	r0, r3, #29
 800514e:	d512      	bpl.n	8005176 <__swsetup_r+0x5a>
 8005150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005152:	b141      	cbz	r1, 8005166 <__swsetup_r+0x4a>
 8005154:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005158:	4299      	cmp	r1, r3
 800515a:	d002      	beq.n	8005162 <__swsetup_r+0x46>
 800515c:	4628      	mov	r0, r5
 800515e:	f7fe ff07 	bl	8003f70 <_free_r>
 8005162:	2300      	movs	r3, #0
 8005164:	6363      	str	r3, [r4, #52]	@ 0x34
 8005166:	89a3      	ldrh	r3, [r4, #12]
 8005168:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800516c:	81a3      	strh	r3, [r4, #12]
 800516e:	2300      	movs	r3, #0
 8005170:	6063      	str	r3, [r4, #4]
 8005172:	6923      	ldr	r3, [r4, #16]
 8005174:	6023      	str	r3, [r4, #0]
 8005176:	89a3      	ldrh	r3, [r4, #12]
 8005178:	f043 0308 	orr.w	r3, r3, #8
 800517c:	81a3      	strh	r3, [r4, #12]
 800517e:	6923      	ldr	r3, [r4, #16]
 8005180:	b94b      	cbnz	r3, 8005196 <__swsetup_r+0x7a>
 8005182:	89a3      	ldrh	r3, [r4, #12]
 8005184:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800518c:	d003      	beq.n	8005196 <__swsetup_r+0x7a>
 800518e:	4621      	mov	r1, r4
 8005190:	4628      	mov	r0, r5
 8005192:	f000 f883 	bl	800529c <__smakebuf_r>
 8005196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800519a:	f013 0201 	ands.w	r2, r3, #1
 800519e:	d00a      	beq.n	80051b6 <__swsetup_r+0x9a>
 80051a0:	2200      	movs	r2, #0
 80051a2:	60a2      	str	r2, [r4, #8]
 80051a4:	6962      	ldr	r2, [r4, #20]
 80051a6:	4252      	negs	r2, r2
 80051a8:	61a2      	str	r2, [r4, #24]
 80051aa:	6922      	ldr	r2, [r4, #16]
 80051ac:	b942      	cbnz	r2, 80051c0 <__swsetup_r+0xa4>
 80051ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80051b2:	d1c5      	bne.n	8005140 <__swsetup_r+0x24>
 80051b4:	bd38      	pop	{r3, r4, r5, pc}
 80051b6:	0799      	lsls	r1, r3, #30
 80051b8:	bf58      	it	pl
 80051ba:	6962      	ldrpl	r2, [r4, #20]
 80051bc:	60a2      	str	r2, [r4, #8]
 80051be:	e7f4      	b.n	80051aa <__swsetup_r+0x8e>
 80051c0:	2000      	movs	r0, #0
 80051c2:	e7f7      	b.n	80051b4 <__swsetup_r+0x98>
 80051c4:	20000018 	.word	0x20000018

080051c8 <_raise_r>:
 80051c8:	291f      	cmp	r1, #31
 80051ca:	b538      	push	{r3, r4, r5, lr}
 80051cc:	4605      	mov	r5, r0
 80051ce:	460c      	mov	r4, r1
 80051d0:	d904      	bls.n	80051dc <_raise_r+0x14>
 80051d2:	2316      	movs	r3, #22
 80051d4:	6003      	str	r3, [r0, #0]
 80051d6:	f04f 30ff 	mov.w	r0, #4294967295
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80051de:	b112      	cbz	r2, 80051e6 <_raise_r+0x1e>
 80051e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80051e4:	b94b      	cbnz	r3, 80051fa <_raise_r+0x32>
 80051e6:	4628      	mov	r0, r5
 80051e8:	f000 f830 	bl	800524c <_getpid_r>
 80051ec:	4622      	mov	r2, r4
 80051ee:	4601      	mov	r1, r0
 80051f0:	4628      	mov	r0, r5
 80051f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051f6:	f000 b817 	b.w	8005228 <_kill_r>
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d00a      	beq.n	8005214 <_raise_r+0x4c>
 80051fe:	1c59      	adds	r1, r3, #1
 8005200:	d103      	bne.n	800520a <_raise_r+0x42>
 8005202:	2316      	movs	r3, #22
 8005204:	6003      	str	r3, [r0, #0]
 8005206:	2001      	movs	r0, #1
 8005208:	e7e7      	b.n	80051da <_raise_r+0x12>
 800520a:	2100      	movs	r1, #0
 800520c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005210:	4620      	mov	r0, r4
 8005212:	4798      	blx	r3
 8005214:	2000      	movs	r0, #0
 8005216:	e7e0      	b.n	80051da <_raise_r+0x12>

08005218 <raise>:
 8005218:	4b02      	ldr	r3, [pc, #8]	@ (8005224 <raise+0xc>)
 800521a:	4601      	mov	r1, r0
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	f7ff bfd3 	b.w	80051c8 <_raise_r>
 8005222:	bf00      	nop
 8005224:	20000018 	.word	0x20000018

08005228 <_kill_r>:
 8005228:	b538      	push	{r3, r4, r5, lr}
 800522a:	4d07      	ldr	r5, [pc, #28]	@ (8005248 <_kill_r+0x20>)
 800522c:	2300      	movs	r3, #0
 800522e:	4604      	mov	r4, r0
 8005230:	4608      	mov	r0, r1
 8005232:	4611      	mov	r1, r2
 8005234:	602b      	str	r3, [r5, #0]
 8005236:	f7fc f8fe 	bl	8001436 <_kill>
 800523a:	1c43      	adds	r3, r0, #1
 800523c:	d102      	bne.n	8005244 <_kill_r+0x1c>
 800523e:	682b      	ldr	r3, [r5, #0]
 8005240:	b103      	cbz	r3, 8005244 <_kill_r+0x1c>
 8005242:	6023      	str	r3, [r4, #0]
 8005244:	bd38      	pop	{r3, r4, r5, pc}
 8005246:	bf00      	nop
 8005248:	20000b5c 	.word	0x20000b5c

0800524c <_getpid_r>:
 800524c:	f7fc b8eb 	b.w	8001426 <_getpid>

08005250 <__swhatbuf_r>:
 8005250:	b570      	push	{r4, r5, r6, lr}
 8005252:	460c      	mov	r4, r1
 8005254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005258:	2900      	cmp	r1, #0
 800525a:	b096      	sub	sp, #88	@ 0x58
 800525c:	4615      	mov	r5, r2
 800525e:	461e      	mov	r6, r3
 8005260:	da0d      	bge.n	800527e <__swhatbuf_r+0x2e>
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005268:	f04f 0100 	mov.w	r1, #0
 800526c:	bf14      	ite	ne
 800526e:	2340      	movne	r3, #64	@ 0x40
 8005270:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005274:	2000      	movs	r0, #0
 8005276:	6031      	str	r1, [r6, #0]
 8005278:	602b      	str	r3, [r5, #0]
 800527a:	b016      	add	sp, #88	@ 0x58
 800527c:	bd70      	pop	{r4, r5, r6, pc}
 800527e:	466a      	mov	r2, sp
 8005280:	f000 f848 	bl	8005314 <_fstat_r>
 8005284:	2800      	cmp	r0, #0
 8005286:	dbec      	blt.n	8005262 <__swhatbuf_r+0x12>
 8005288:	9901      	ldr	r1, [sp, #4]
 800528a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800528e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005292:	4259      	negs	r1, r3
 8005294:	4159      	adcs	r1, r3
 8005296:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800529a:	e7eb      	b.n	8005274 <__swhatbuf_r+0x24>

0800529c <__smakebuf_r>:
 800529c:	898b      	ldrh	r3, [r1, #12]
 800529e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052a0:	079d      	lsls	r5, r3, #30
 80052a2:	4606      	mov	r6, r0
 80052a4:	460c      	mov	r4, r1
 80052a6:	d507      	bpl.n	80052b8 <__smakebuf_r+0x1c>
 80052a8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80052ac:	6023      	str	r3, [r4, #0]
 80052ae:	6123      	str	r3, [r4, #16]
 80052b0:	2301      	movs	r3, #1
 80052b2:	6163      	str	r3, [r4, #20]
 80052b4:	b003      	add	sp, #12
 80052b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052b8:	ab01      	add	r3, sp, #4
 80052ba:	466a      	mov	r2, sp
 80052bc:	f7ff ffc8 	bl	8005250 <__swhatbuf_r>
 80052c0:	9f00      	ldr	r7, [sp, #0]
 80052c2:	4605      	mov	r5, r0
 80052c4:	4639      	mov	r1, r7
 80052c6:	4630      	mov	r0, r6
 80052c8:	f7fe fec6 	bl	8004058 <_malloc_r>
 80052cc:	b948      	cbnz	r0, 80052e2 <__smakebuf_r+0x46>
 80052ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052d2:	059a      	lsls	r2, r3, #22
 80052d4:	d4ee      	bmi.n	80052b4 <__smakebuf_r+0x18>
 80052d6:	f023 0303 	bic.w	r3, r3, #3
 80052da:	f043 0302 	orr.w	r3, r3, #2
 80052de:	81a3      	strh	r3, [r4, #12]
 80052e0:	e7e2      	b.n	80052a8 <__smakebuf_r+0xc>
 80052e2:	89a3      	ldrh	r3, [r4, #12]
 80052e4:	6020      	str	r0, [r4, #0]
 80052e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052ea:	81a3      	strh	r3, [r4, #12]
 80052ec:	9b01      	ldr	r3, [sp, #4]
 80052ee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80052f2:	b15b      	cbz	r3, 800530c <__smakebuf_r+0x70>
 80052f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052f8:	4630      	mov	r0, r6
 80052fa:	f000 f81d 	bl	8005338 <_isatty_r>
 80052fe:	b128      	cbz	r0, 800530c <__smakebuf_r+0x70>
 8005300:	89a3      	ldrh	r3, [r4, #12]
 8005302:	f023 0303 	bic.w	r3, r3, #3
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	81a3      	strh	r3, [r4, #12]
 800530c:	89a3      	ldrh	r3, [r4, #12]
 800530e:	431d      	orrs	r5, r3
 8005310:	81a5      	strh	r5, [r4, #12]
 8005312:	e7cf      	b.n	80052b4 <__smakebuf_r+0x18>

08005314 <_fstat_r>:
 8005314:	b538      	push	{r3, r4, r5, lr}
 8005316:	4d07      	ldr	r5, [pc, #28]	@ (8005334 <_fstat_r+0x20>)
 8005318:	2300      	movs	r3, #0
 800531a:	4604      	mov	r4, r0
 800531c:	4608      	mov	r0, r1
 800531e:	4611      	mov	r1, r2
 8005320:	602b      	str	r3, [r5, #0]
 8005322:	f7fc f8e8 	bl	80014f6 <_fstat>
 8005326:	1c43      	adds	r3, r0, #1
 8005328:	d102      	bne.n	8005330 <_fstat_r+0x1c>
 800532a:	682b      	ldr	r3, [r5, #0]
 800532c:	b103      	cbz	r3, 8005330 <_fstat_r+0x1c>
 800532e:	6023      	str	r3, [r4, #0]
 8005330:	bd38      	pop	{r3, r4, r5, pc}
 8005332:	bf00      	nop
 8005334:	20000b5c 	.word	0x20000b5c

08005338 <_isatty_r>:
 8005338:	b538      	push	{r3, r4, r5, lr}
 800533a:	4d06      	ldr	r5, [pc, #24]	@ (8005354 <_isatty_r+0x1c>)
 800533c:	2300      	movs	r3, #0
 800533e:	4604      	mov	r4, r0
 8005340:	4608      	mov	r0, r1
 8005342:	602b      	str	r3, [r5, #0]
 8005344:	f7fc f8e7 	bl	8001516 <_isatty>
 8005348:	1c43      	adds	r3, r0, #1
 800534a:	d102      	bne.n	8005352 <_isatty_r+0x1a>
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	b103      	cbz	r3, 8005352 <_isatty_r+0x1a>
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	20000b5c 	.word	0x20000b5c

08005358 <_init>:
 8005358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535a:	bf00      	nop
 800535c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800535e:	bc08      	pop	{r3}
 8005360:	469e      	mov	lr, r3
 8005362:	4770      	bx	lr

08005364 <_fini>:
 8005364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005366:	bf00      	nop
 8005368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536a:	bc08      	pop	{r3}
 800536c:	469e      	mov	lr, r3
 800536e:	4770      	bx	lr
