transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1 {Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1/binary_to_bcd.sv}
vlog -sv -work work +incdir+Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1 {Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1/top_module.sv}
vlog -sv -work work +incdir+Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1 {Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1/seven_segment_decoder.sv}

vlog -sv -work work +incdir+Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1 {Z:/devWS/TallerDD/Laboratorios/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Laboratorio1/Problema1/binary_to_bcd_testbench.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  bin_To_BCD

add wave *
view structure
view signals
run -all
