{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_i2c_switch_dual_0_0",
    "cell_name": "i2c_switch_dual_0",
    "component_reference": "xilinx.com:module_ref:i2c_switch_dual:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../apex_z7_wib_i2c_sm.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0_3",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_i2c_switch_dual_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z015" } ],
        "PACKAGE": [ { "value": "clg485" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../apex_z7_wib_i2c_sm.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0_3" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "tx_en": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "tx_scl_i": [ { "direction": "out" } ],
        "tx_scl_o": [ { "direction": "in" } ],
        "tx_scl_t": [ { "direction": "in" } ],
        "tx_sda_i": [ { "direction": "out" } ],
        "tx_sda_o": [ { "direction": "in" } ],
        "tx_sda_t": [ { "direction": "in" } ],
        "rx0_scl_i": [ { "direction": "out" } ],
        "rx0_scl_o": [ { "direction": "in" } ],
        "rx0_scl_t": [ { "direction": "in" } ],
        "rx0_sda_i": [ { "direction": "out" } ],
        "rx0_sda_o": [ { "direction": "in" } ],
        "rx0_sda_t": [ { "direction": "in" } ],
        "rx1_scl_i": [ { "direction": "out" } ],
        "rx1_scl_o": [ { "direction": "in" } ],
        "rx1_scl_t": [ { "direction": "in" } ],
        "rx1_sda_i": [ { "direction": "out" } ],
        "rx1_sda_o": [ { "direction": "in" } ],
        "rx1_sda_t": [ { "direction": "in" } ],
        "scl0": [ { "direction": "inout" } ],
        "sda0": [ { "direction": "inout" } ],
        "scl1": [ { "direction": "inout" } ],
        "sda1": [ { "direction": "inout" } ],
        "scl_i_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "scl_t_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "sda_i_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "sda_t_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "sv_scl_o": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "sv_scl_t": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "ms_scl_o": [ { "direction": "out" } ],
        "ms_scl_t": [ { "direction": "out" } ],
        "sv_sda_o": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "sv_sda_t": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "ms_sda_o": [ { "direction": "out" } ],
        "ms_sda_t": [ { "direction": "out" } ]
      },
      "interfaces": {
        "TX_MASTER": {
          "vlnv": "xilinx.com:interface:iic:1.0",
          "abstraction_type": "xilinx.com:interface:iic_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "SCL_I": [ { "physical_name": "tx_scl_i" } ],
            "SCL_O": [ { "physical_name": "tx_scl_o" } ],
            "SCL_T": [ { "physical_name": "tx_scl_t" } ],
            "SDA_I": [ { "physical_name": "tx_sda_i" } ],
            "SDA_O": [ { "physical_name": "tx_sda_o" } ],
            "SDA_T": [ { "physical_name": "tx_sda_t" } ]
          }
        },
        "RX0_SLAVE": {
          "vlnv": "xilinx.com:interface:iic:1.0",
          "abstraction_type": "xilinx.com:interface:iic_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "SCL_I": [ { "physical_name": "rx0_scl_i" } ],
            "SCL_O": [ { "physical_name": "rx0_scl_o" } ],
            "SCL_T": [ { "physical_name": "rx0_scl_t" } ],
            "SDA_I": [ { "physical_name": "rx0_sda_i" } ],
            "SDA_O": [ { "physical_name": "rx0_sda_o" } ],
            "SDA_T": [ { "physical_name": "rx0_sda_t" } ]
          }
        },
        "RX1_SLAVE": {
          "vlnv": "xilinx.com:interface:iic:1.0",
          "abstraction_type": "xilinx.com:interface:iic_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "SCL_I": [ { "physical_name": "rx1_scl_i" } ],
            "SCL_O": [ { "physical_name": "rx1_scl_o" } ],
            "SCL_T": [ { "physical_name": "rx1_scl_t" } ],
            "SDA_I": [ { "physical_name": "rx1_sda_i" } ],
            "SDA_O": [ { "physical_name": "rx1_sda_o" } ],
            "SDA_T": [ { "physical_name": "rx1_sda_t" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}