--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml full_adder_4bit.twx full_adder_4bit.ncd -o
full_adder_4bit.twr full_adder_4bit.pcf

Design file:              full_adder_4bit.ncd
Physical constraint file: full_adder_4bit.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |    9.128|
A<0>           |S<0>           |    6.761|
A<0>           |S<1>           |    7.480|
A<0>           |S<2>           |    8.582|
A<0>           |S<3>           |    9.386|
A<1>           |Cout           |    8.436|
A<1>           |S<1>           |    6.619|
A<1>           |S<2>           |    7.890|
A<1>           |S<3>           |    8.694|
A<2>           |Cout           |    7.570|
A<2>           |S<2>           |    7.084|
A<2>           |S<3>           |    7.828|
A<3>           |Cout           |    6.993|
A<3>           |S<3>           |    7.104|
B<0>           |Cout           |    8.280|
B<0>           |S<0>           |    6.345|
B<0>           |S<1>           |    6.475|
B<0>           |S<2>           |    7.734|
B<0>           |S<3>           |    8.538|
B<1>           |Cout           |    8.141|
B<1>           |S<1>           |    6.503|
B<1>           |S<2>           |    7.595|
B<1>           |S<3>           |    8.399|
B<2>           |Cout           |    7.364|
B<2>           |S<2>           |    6.843|
B<2>           |S<3>           |    7.622|
B<3>           |Cout           |    6.717|
B<3>           |S<3>           |    6.906|
---------------+---------------+---------+


Analysis completed Sun Oct 24 10:40:02 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



