.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000011000001
000000000001110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001110001
000000000001010000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000110010
000000000001110000
000000111000000000
000000001000000001
000000000000000001
000011010000000000

.io_tile 6 0
000000000000000010
000100000000000000
000001010000000000
000000001000000001
000010000011011101
000001010001111000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000010000010000010
000011110001110000
000010000000000000
000001010000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000001110000000000
000000001000000001
000000000000110101
000000000011111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000001011000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001010001
000000000001110000
001110000001000000
000000110000000000
000010000000000000
000101010000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
010000000001000000
000100000000000000
000000000000000000
000000000000000001
000011111000000000
000001010000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010010010
000000000001010000
000000000000100000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000010010001
000000110011010000
001001110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
110000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000011000000100000100000000
000000000000000000100010110000010000000000000000000000
010000000000000000000010100000000000000000100100000001
100000000000000000000100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000001000000
000000000000000000000000000111001000000000
111000000000001000000000000101100001000000
000000000000001011000010010111001110000001
110000000000000101100011101000000000000000
110000000000000000000000001011000000000000
000000000000000101100000011000000000000000
000000000000000000000011011101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000000001101000000000100
000000000000000000000011101111000000000000
000000000000000001000010001000000000000000
000000000000000111000110001001000000000000
110000000000001001000000010000000000000000
110000000000000011000011011111000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011001101100000000000000000
000000000000000000000000001111101110000000000000000000
000010100000000101100110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
011000000000000000000000000111001111100010000000000000
000000000000000000000000000011101110000100010000000000
000000000100001111000111100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001000000000001111111101100010000000000000
000000000000000001000000001111001101001000100000000000
000000000010000101000110100000001010000100000100000000
000010000000010000000010110000000000000000000000000000
000000000000000101000110110011001011110011000000000000
000000001110001101100011011011101100000000000000000000
000000000010000011100010100101011010000001010000000001
000000000000000000000110100000000000000001010001000000
000010000000001101100000000000011100001100110000000000
000001000000000101000010110000011111001100110010000000

.logic_tile 7 1
000000000000000000000010100001000000000000001000000000
000010000000000000000110110000100000000000000000001000
011010100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
010000000000000000000111000000001000001100111110000011
110000000001010000000100000000001101110011000010000000
000000000000001000000000000111001000001100111100000010
000000000000000001000000000000100000110011000010100100
000000000000000000000000010101101000001100111110000000
000000000000000000000010000000000000110011000010100100
000000000000000000000110010111101000001100111100100100
000000000000000000000010000000000000110011000010000100
000000000001000000000110000000001001001100111100000100
000000000000100000000000000000001101110011000010100101
010000000001000001100000000000001001001100111100000100
100000001100100000000000000000001101110011000010000100

.logic_tile 8 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000011000001110001100110100000000
000000000000001111000010001101010000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011101110101101010000000000
000000000000000000000010000101111111110110100000000010
000000000000000000000110010101100000010110100100000000
000000000000000000000010000000100000010110100000000000
010000000000000000000000000111000001100000010000000000
010000000000000000000000001111101011000000000000100000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
010000000000000000000000000000100000000001000001000000

.ramb_tile 10 1
000000000110001111000000011000000000000000
000000000001010111100011101011001011000000
111000000000000000000011101011000000001000
000000001000000000000100000011001011000000
010000000000000000000011101000000000000000
010010100000000000000111111101000000000000
000000000000000111100111001000000000000000
000001000000000000000100000111000000000000
000000000110000000000000010000000000000000
000000000001001101000011000001000000000000
000000000001000111100000010101100000000100
000000000000001101000011000001000000000000
000000000010000000000000000000000000000000
000000000000000000000000001011000000000000
110000000000001000000000001000000000000000
010101000000000011000000001001000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000100000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000101001100000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000001000000111001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000111000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000010000001110000100000100000000
100000000000000000000010000000010000000000000000000000

.ramt_tile 3 2
000000010000001000000000000000000001000000
000000000110001011000000000101001000000000
011000010000001000000000000001000001000001
000000000000000111000000000011001011000000
110010100000001001000000000000000000000000
010000000000001111000000000011000000000000
000000000000000111100000011000000000000000
000000000000000000100011100111000000000000
000000100000000111100000001000000000000000
000001000000001111000010011011000000000000
000000000000001111000000011011100000000010
000000000000001001000011010011000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
110000000000000111100000000000000000000000
110000000000001111100000000101000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001101001101100000000000000010
000000000000000000000000001111001001000000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000100000000000000010100011100000000000001000000000
000001000000000000000100000000100000000000000000001000
000000000000000000000000000000011110001100111000000000
000000000000000000000010110000011001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000010101000010100011101000001100111000000000
000000000000100101000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 6 2
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000010100000001011001100111000000000
000000001110000000000110110000011001110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000110110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001011110011000000000001
000000000000000000000010100011101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001010000000000000001101000001100111000000000
000000000000100000000000000000100000110011000000000000

.logic_tile 7 2
000000000000000001100000000000001000001100111110000000
000000000000000000000010100000001100110011000011010100
011010100000001101000010110000001000001100110110000000
000001000000000101000010100000001000110011000000000100
110000000000100101100000010000001100001100110110000010
110000000001010000000010100000011101110011000000000100
000000000000000101100110100000000000001111000110000000
000000000000000101000010100000001101001111000010000100
000000001110001101000110010111011011111111000000000000
000000000000000001100010000011011001000000000000000000
000000000000000000000000001101011010100010000000000000
000000000000000000000000001001011111000100010000000000
000000000000100001100110110011001010101010000000000000
000000000001001101000110001001011110000101010000000000
010000000000000000000000001001111011110011110000000000
100000000000000000000000000101001000000000000000000000

.logic_tile 8 2
000010000000100000000000000001100000000000001000000000
000010000000000000000011110000100000000000000000001000
011000000000001000000110000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000100000000010001111001000000001011100000000
110000000000000000000000000111100000010100000000000000
000010000000000111000000000111001001010000010100000000
000000000000000000100000000000101100010000010000000000
000010000000000000000000001001111100000000000100000000
000000000000000000000000000001100000111100000000000000
000000000000110001100000001111011000011111110000000000
000000000000000000000000001001101111111111110000000100
000000000000000000000110010011100000111001110000000000
000000000000000000000010000000001001111001110001000000
010010000000000001100000000000000001001111000100000000
110001000000000000000000000000001001001111000000000000

.logic_tile 9 2
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000111100111001111111010011100000000000000
000000000000000000000100001101001100000100000000000000
010010100000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000011000000000000000000100000000
000000000000000000100011111001000000000010000000000000
000000000000000111100000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000010000010111100011110000000001000000
000000000000100000000111101111001010000000
011000010000000000000000010001100000000000
000000000000000011000010100001101001000000
010000000000000000000110100000000000000000
010010100001000000000000000111000000000000
000000000000000111000000001000000000000000
000000000010000000100000001111000000000000
000000000000000000000000011000000000000000
000000000000000000000011110111000000000000
000000000000000111000010001101000000000000
000000001000000000000000001011100000000000
000000000010000001000111100000000000000000
000000100000000000100100001011000000000000
010000000000000001000000011000000000000000
010001000000100000100011110011000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000001
000001000000000000000000000000000000000011110000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000000

.logic_tile 2 3
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
100000000000000101000000000000000000000001000000000001
000000000000000000000110100000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000001
000000000000000101000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramb_tile 3 3
010000000000000000000000001000000000000000
001000001010000000000000000011001100000000
111000000000000000000000010101000001000000
000000000000000000000010100101101010000000
110000000000000000000110101000000000000000
111010000110000111000000001101000000000000
000000000000001001000111010000000000000000
001000000000000011000111011111000000000000
000000000000000000000000001000000000000000
001000000000000111000000001011000000000000
000000000000000000000000011001100000000000
001000000000001001000011011101100000000000
000000000000000000000010001000000000000000
001000000000000000000011100101000000000000
110000000000000001000000001000000000000000
111000000000001001100000000111000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000111000000010101101000001100111000000000
000000000000000000000010010000000000110011000000010010
111000000000011001100010100000001000111100001000000000
000000000000101001100000000000000000111100000000000000
110000000000000001100000000001001010111101010000000000
010000000000000000000011100000010000111101010000000000
000000000000001000000000000001000000000000000101000001
000000000000000001000000000000100000000001000010000101
000000000000000000000000010000000000000000100100000001
000000000000000000000010000000001110000000000010000001
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000000000000000000011000001
000000000000000101100000000001100000000000000100000001
000000000000000000000000000000000000000001000001000000
010000000000000111000000001101011110000000100000000000
100000000000000000000000001001001000010000000000000000

.logic_tile 6 3
000000000000000101000110010011101000001100111000000000
000000000000000000000010100000000000110011000000010000
111000000000000000000000000000001001001100110000000000
000000000000000000000000000000001010110011000000000000
010000000000000000000010100000000000000000000100000010
010000000001010000000000001101000000000010000010000000
000000000000001000000010100000000000010110100100000000
000000000000000101000010101001000000101001010010000001
000000001000001000000000000000011010000100000100000100
000000000000000001000000000000010000000000000010000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000000000000001000010000101
000000000000000000000000001000000000000000000100000101
000000000000000000000000001101000000000010000011000101
010000000000000000000000000000000000000000000100000001
100000000000000000000000000001000000000010000011100001

.logic_tile 7 3
000001000000100101100000000111100000111001110000000100
000000100001000000000010110000101111111001110000000100
111000000000000000000011100001100000000000000100000000
000000000000001101000000000000000000000001000000000000
110010000000000000000000010101011100000001010000000000
100001100000000000000011000000100000000001010000000000
000000000000000101000010100011111111100010110000000000
000000000000000101000010100001101001101001110000000000
000001001010100001100000000011000000000000000100000001
000000100001010000000000000000000000000001000000000000
000010000001000001100000010000001000000100000110000000
000000000000100000100010010000010000000000000000000000
000000001110000000000010000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
010000000000000001000000001101111011100000000000000000
100000000000000000000010011101101010000000000000000000

.logic_tile 8 3
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001111000000000010000000
111000000000100000000000000000000000000000100100000001
000000000000010000000000000000001000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000001001100000000100000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000010000000001101000010110000000000000001000001000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000000100000001
000000000000001101000000000000100000000001000000000000

.logic_tile 9 3
100000000110011001100000011001011101000000010000000000
000000000000101111100011111001011010000110100000000000
101000000000010011100000011101101011000110000100000001
101000000010100111100011010111101011001011100000000000
010000001010001101000111111111011001001000000000000000
110000000000000001000110001001101110000110100000000000
000000000000001011100011101001101100000110100110000000
000000000000000111100111100101001010001010100000000000
000000000100100101100000001011011000000001000000000000
000000100000010111000010001001001101010110000000000000
000000100000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000001101011110000110100100000000
000000000001010001100010001111101001000101010000000010
000000000001001101100010001001011100000110000100000000
000000001000001011000000000111001110001011100000000100

.ramb_tile 10 3
010001000111011111100000001000000000000000
001000100000100111100000001001001010000000
111000100000001111000000001101100000000000
000000000010000111100011111101001000000000
110000001000000111000111100000000000000000
011000001101000000100100001101000000000000
000000100000000111100000011000000000000000
001000001000101111100011110101000000000000
000010000000000000000000011000000000000000
001001100001001111000011000001000000000000
000000000000001000000000001011000000000000
001000000000001001000000000001000000000000
000000000000000000000000000000000000000000
001000000000010000000000000001000000000000
110000000001001000000000001000000000000000
011100001000001111000000000111000000000000

.logic_tile 11 3
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100110000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000001110000001010010000110
000000000000000000000000000001010000000010100010000110
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110001000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000000000001100000000000000100000000
001000000000000001000000000000100000000001000000000000
111000000000000000000010100011100000000000000100000000
000000000000000000000000000000000000000001000000000010
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000001000000000000000100000000
001000000000000000100000000000000000000001000000000010
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000001000000000001000000000000000000100000000
101000000000001011000000000111000000000010000000000000

.logic_tile 2 4
010001000100001000000011100001100000000000000100000000
001000000000000101000000000000100000000001000001000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001000000010000000000001000000100100000000
001000000000000101000011110000001010000000000001000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101111100100111010000000000
001000000000001001000000001101101001010010100010000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000010

.ramt_tile 3 4
000000010001000111000000011000000001000000
000000000000100000000011110001001010000000
011000010000001000000000010111100001000000
000000000000000111000011100101101011000000
110010100001010000000000001000000000000000
110010000000001001000000001001000000000000
000000000000000111100000010000000000000000
000001000000000000000011110111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000001000000000000011100000000000
000000000000001001000000000001000000000000
000000000000010001000111100000000000000000
000000000000000001000000000111000000000000
110000000000000101000110001000000000000000
110000000000000000000110001111000000000000

.logic_tile 4 4
010001000000000111100111001101011001101010000000000000
001000000000010000000100000011111001010111100001000000
000000000001010101100010111101111110111110000000000000
000000000000101111000111011101111001101010000000000010
000000000010000101100010100000000000000000000000000000
001000000000000000000111110000000000000000000000000000
000000000000000001100010110101001011001001100000000001
001000000000000000000111101011101001101001110000000000
000010000000000101000111000111001101011001110000000000
001000000000000000100000000111101011001001010000000000
000000000000001101000000000111011011000101010000000000
001000000000100001100000001111111000011110100000000000
000001000000000001100111001001011001101011100000000000
001010101100000000100110000101011000010110000001000000
000000001110000001100010000101111111001001000010000000
001000000000000000100000001111101100010111110000000000

.logic_tile 5 4
010000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000010000000000000000000000000000000000000000000
101000101011010000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000100000000001000010100000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
010010000000100000000111000000000000000000000000000000
101001000001010000000100000000000000000000000000000000

.logic_tile 6 4
010000000000000001100110010001001110000001000000000000
001000000000000000000110010101101001000000000001000000
111000000000000101000110001011011000110011000000000000
000000000000000000000110100001011101000000000000000000
110001001110000111100010000011111000100100000010000000
101000100000000000100010100000111011100100000000000000
000000000000000101000010001111111011100010000000000000
001000000000000101100010111101001111001000100000000000
000000000000000001000010001101011110100010000000000000
001010000100000001000010001101111011000100010000000000
000000000000001000000010010111111101100000000000000000
001000000000001001000010000001111110000000000000000000
000000001000100000000000000011011011100010000000000000
001000000000011111000010111011001100001000100000000000
010000000000001001100111010000000000000000100110000100
101000000000000001100110010000001111000000000000000000

.logic_tile 7 4
010000001110101000000000000000011000000100000100000000
001000000001010001000000000000010000000000000000000000
111000000000000000000110010001100001001100110000000000
000000000000001101000011010000101010110011000000000000
110001000000000000000000001000000000000000000100000000
101010100000000000000000001101000000000010000000000000
000000000000001000000010100001000000000000000100000000
001000000000001011000100000000000000000001000010000000
000000001100000001100000010000000001000000100100000000
001000000000000000000010010000001110000000000000000000
000010000000000001100000000001100000000000000100000000
001001000000000000000000000000000000000001000010000000
000000000000000000000000001011011110110011000000000000
001000000000000000000000001111001101000000000000000000
010000000000000011100110000000000001000000100100000001
101000000000001101100100000000001100000000000000000000

.logic_tile 8 4
010010100000100001100000000101100000000000000100000000
001001000001010000000000000000100000000001000000000001
001000000000001000000110000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
010000000000000000000011110001000000000000000100000000
111000000000000000000110000000000000000001000000000001
000000000001001001100000010000000000000000000000000000
001000000000101111000010000000000000000000000000000000
000011000000000000000000000000011000000100000100000000
001000000000000000000000000000010000000000000000000001
000000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000100000000
001000001100000000000000001101000000000010000000000000

.logic_tile 9 4
010011100000000000000000000000000001000000100000000000
001010100000000000000000000000001110000000000000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000001110000100000100000001
001000000000000000000000000000010000000000000000000000
000000001100000000000000001000001110010111110000000000
001001000000000000000000001001010000101011110000000001
000010100001011000000111110000001110001100000000000001
001011100000100011000111100000001011001100000001000001
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramt_tile 10 4
000000010000001000000000001000000001000000
000000000000000101000000000011001111000000
011000010001001000000000000101100001000000
000000000000001111000000000011001101001000
010010100001010000000111000000000000000000
110001000000100000000000000111000000000000
000000000000000111100000011000000000000000
000001000000000000000011011111000000000000
000000000000000011100000001000000000000000
000000000000000000100011110111000000000000
000000000000001000000111000001000000000010
000000000000000011000000001111000000000000
000000000000000001000000010000000000000000
000000001100000000000011111011000000000000
010000100000000001000111101000000000000000
010000000000000000000010001101000000000000

.logic_tile 11 4
010001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000000
111000000000001000000000000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
110000000100000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
001000000000001111000000000000001010000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000000
101000000000000000000000000000010000000000000000000000

.logic_tile 2 5
010000000000000111100110100000001000000100000100000000
001000000000000000100000000000010000000000000000000000
111000000000000101100110100101000000000000000100000000
000000000000000000000000000000000000000001000001000000
010000000000001101100000000001000000000000000100000000
101000000000000101000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000001
000000000000000000000110000000001010000100000100000000
001001000000010000000100000000000000000000000000000001
000000000000000000000000000000000000000000100100000001
001000000000001101000000000000001101000000000000000000
000000000000000000000000000000011000000100000100000001
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000011000000000000000
001000000000000111000010100011001000000000
111000000000010000000000001001000000000000
000000000000000000000010010111101110000000
110000100000000000000000001000000000000000
111001000110000000000011101011000000000000
000000000000000111100110100000000000000000
001000000000001001100000001101000000000000
000000000000010000000000001000000000000000
001000000000000000000000000101000000000000
000000000000000000000000000101100000000000
001000000000000001010011101111100000000000
000000000000001000000010001000000000000000
001000000000001011000111101001000000000000
110000000000010001000000001000000000000000
111000000000100111000000000101000000000000

.logic_tile 4 5
110000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000010000000110000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000001011110011000110000001
001000000000000000000000000000011101110011001000000011
000000000000000000010011000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000100000000000
001000000000000000000000000000001101000000000000000000
000000000001010000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000000000000001000000000010110100110000001
101000001000000000000000001011000000101001011000000011

.logic_tile 5 5
010000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
111000000000000000000000000111011010000100000000000000
000000000000000000000011100001101010100000000000000000
110000000000001000000000001000000000000000000110000000
101000000000000011000000001001000000000010000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000110000000000011000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
001000000000000000000000001011000000000010000010000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000011100000000000000000000000001000000000
001000000000000000100000000000001011000000000000001000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000100001000010000111001000111100001000000000
001000100001000001000000000000000000111100000000000000
000001000000000000000000000000000000000000001000000000
001000100000000000000000000000001000000000000000000000
000000000000000000000010000101001000001100111000000000
001010000000000000000010000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000001000000000000001101110011000000000000
000000000000010000000000000000001001001100111000000000
001000000000100000000000000000001001110011000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000100100000001
001000000000000000000000000000001010000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
110000000000101001000010110101000000000000000100000000
101000000001000001000010000000000000000001000000000000
000000000000100000000010100000001010000100000110000000
001000000000010000000110100000010000000000000000000001
000000001100000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000001000000000001100110001111111010100000000000000000
001010100000000000000100001101111111000000000000000000
010000000000000000000000000000011100000100000100000000
101000000000000000000010000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000010000000000000000100100000000
001000000000000000000010100000001010000000000010000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010010100000000111100000000000000001000000100100000001
001001000000000000000000000000001011000000000000000000
000000000000000000000110110001000000000000000100000010
001000000000000111000011010000100000000001000000000000
000000000000000000000000001000000000000000000110000000
001000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000101111010010100000010000000
001010100000000000000000000000010000010100000000100000
000010100000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000010000000

.logic_tile 9 5
010000000000000000000000000000011100000100000100000000
001000000000000000000000000000010000000000000000000001
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100010000000000000000000000000000000
000000000000000000000110000111100000000000000100000000
001000000000000000000100000000000000000001000010000000
000000000000000000000000000011000000000000000100000100
001000000000000000000000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramb_tile 10 5
010000000000110000000000000000000000000000
001000000000000000000011111111001101000000
111000000000000111000011100011100001000000
000001000000000000100000001111101001000000
010000000001000000000011101000000000000000
011000100001100000000100000101000000000000
000000000001010111000000001000000000000000
001000001010000000000000000111000000000000
000000000000000000000000010000000000000000
001000000000001111000011011101000000000000
000000100000000000000000011011000000000100
001001000000000000000011100001000000000000
000000000000001011100111010000000000000000
001000001110001111000111110111000000000000
110000000000001001000000000000000000000000
111000000010000011000000000111000000000000

.logic_tile 11 5
010000000000000000000000010000000000000000100100000000
001000000000000000000011010000001101000000000001000000
011000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000100000000000000000010000001100000100000100000000
000001000000000000000010000000000000000000000000000000
111000000000000111000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
110000000010001000000000000000011010000100000100000000
000000000100000001000000000000000000000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000001100110000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000001000000010000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000001000100001000000000010101100000000000000100000000
000000000100000101000010100000100000000001000000000000
111000000000001000000000010001000000000000000100000000
000000000000000001000011100000100000000001000000000000
010011000001001000000110110101001011101010000000000000
100000000000101111000011110111011111101011010010000000
000000000000000000000111110000001010000100000100000010
000000000000000000000010100000010000000000000000000000
000000000011010000000010001111001101010000110000000000
000000000000000000000000001101111001100110110000000000
000000000000000001000000000001000000000000000100000000
000000001000000000000010010000000000000001000000000001
000000000010000001000000001101011101110010110000000000
000000000000000000000010011011101000100010010010000000
000000000001011000000010001000000000000000000100100000
000000000000101001000100000111000000000010000000000000

.ramt_tile 3 6
000000010000000000000000001000000001000000
000000000000000000000000001101001000000000
011010010001011000000111101011000001000000
000000000000000111000100001001001011000001
110010100001010101100000010000000000000000
110000000000000000000011110111000000000000
000000000000000111100010011000000000000000
000000000000000000000011100111000000000000
000000000000001000000000001000000000000000
000000000110001001000000000111000000000000
000000000000000111010000001101000000000000
000000000000000001000000000011000000000001
000000000000000111100010101000000000000000
000000000000000000000000000101000000000000
110000000000000011100000000000000000000000
010100000000001111100000001101000000000000

.logic_tile 4 6
000000100000000000000111100000000000000000000000000000
000001001010000000000000000000000000000000000000000000
111000000000010000000010100000000000000000000100000000
000000000000100000000011101101000000000010000000100000
010000000000000000000010110000000000000000000000000000
100000001010000000000011100000000000000000000000000000
000000000000000000000010100101111001100110110000000000
000000000000000000000000001001111101100000110010000000
000000000000000101000011101001111110010000110000000000
000000000100000000100000000111111011011001110001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000101000000000101101010011100000000000000
000000000000000000100011100011111101011101010000000000

.logic_tile 5 6
000000000100000000000110011001111000000000000010000000
000000000000000000000010011001100000000010100010000000
011000000000100001100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000101000111010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000001001001011011010010000000000
000010000000000111000011110011111010110011000000000000
000000000000000000000000001011101011100001010100000101
000000000000000000000000001011111110010000001001000100
000000000010000101100010110000011000000100000100000000
000000000000000000000111010000010000000000000000000000
000000000010010000000000000000011010000100000100000000
000001000000000000000000000000010000000000000000000000
010000000000000001000110101101011110100000000100000000
100000000000000000000000000011011001110000011000000110

.logic_tile 6 6
000000000000100000000110010000001000001100111000000000
000000000001000000000010000000001111110011000000010000
011000000000001000000010100101001000001100111000000000
000000000000000001000000000000100000110011000000000000
110000000000000011100111000000001000001100111000000000
010000000000000001000110000000001010110011000000000000
000000000000001011100000010000001000111100001000000000
000000000000000011000010010000000000111100000000000000
000001000110000000000000010101111001110011000000000000
000000100000000000000011011001011010000000000000000000
000000000000000000000000000000000000011001100010000000
000000000000001001000000000101001011100110010000000000
000001001110000000000010001000000000000000000100000100
000000100000000000000000000011000000000010000000000001
000000000000000000000000001000011000001000000000000000
000000000000000000000000001101001001000100000000000000

.logic_tile 7 6
000001000000101000000000000000000000000000100100000000
000010100000001011000000000000001110000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000001111001101100111100000000000000000000000000000
110000000000100101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001111000000010110100000000001
000000000000000000000000001011000000000000000010000100
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
010000000000000000000000000001001011110011000000000000
010000001010000000000000000101001011000000000000000000

.logic_tile 8 6
100000000000010000000000001111011100000010100100100000
000000000000000000000000000101111110000111010000000000
001000000010000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000001000111000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000001000000001011111011000110100100100000
000000000000000000000010001101101111001010100000000000
000000001110000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000001000001010011100000011011011111010111100100000000
000010000000100000100010100101001110000010000001000000
000000000000000101100000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000

.logic_tile 9 6
000010001000100111000000010000000001000000100100000000
000001000111010000000011110000001010000000000000000000
001000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000000000010011100000001011101101010100000000000000
010000000000001111100000001101011100011000000000000000
000000000000000111000010000101000000000000000100000000
000000000000000000000100000000000000000001000000000000
000010000000000101100111000000001010000100000100000000
000000000000000000000010010000000000000000000000000000
000001000000001101000000000111011100001000000000000000
000010100000000011000000000011101111001001010000000000
000000000010000000000111000011011111000001000000000000
000000000000000000000010011011101110101001000000000000
000000000000001101100000000000000000000000000100000000
000000000000000011000000000001000000000010000000000000

.ramt_tile 10 6
000000010000000011100000000000000001000000
000000000000000000100000001101001010000000
011000110000001000000111000101000001000000
000001000000100111000000000001001001000000
110000000000000011100111000000000000000000
010000000000000000000100000011000000000000
000000100000010001000111101000000000000000
000000000000000001000000000101000000000000
000000000001010000000000010000000000000000
000000000000100111000011000111000000000000
000000000000000000000010001101100000000000
000000001010000000000010001011100000000000
000000000000000001000000001000000000000000
000000001100000000100000001011000000000000
010000000001000000000000001000000000000000
010001001010000000000010001111000000000000

.logic_tile 11 6
100000001110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000001011001110001001000000000000
101001000010000000000000000011101100000001010000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010101000000011001001111000110100100000000
000000000000100000100011000011011111000101010000000100
000010100000001001000000000000000000000000000000000000
000000000110001111100000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000000000000000000011101001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000010000000000000000001001001100111000000000
000000000000100000000000000000001101110011000000000000
000001000000010000000010100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101000010100101001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000010000111101000001100111000000000
000000000000000000100100000000000000110011000000000000

.logic_tile 2 7
000000000100000001100000000111101111000000100010000000
000000000000000000000010110000111101000000100000100000
011000000000000111100111011011111010010100110000000000
000000000000000000000110100011001101011000110000000000
000000000000001101000111110000000001000000100100000000
000000000000000001100110100000001101000000000000000000
000000000000000111100111101001101010100110000000000000
000000000000000000000100001001111011011000100000000000
000000000000000111000010000101001100000000010000000000
000000000000000000000100001001001010000000000010000000
000000000000000101000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000010010000000001000000100100000000
000000000000000000000010000000001011000000000000000000
010000000000000000000010001111011110110010110000000000
100000000000000000000111100001111000010001100010000000

.ramb_tile 3 7
000000100000000000000000001000000001000000
000000001010000000000000001111001100000000
111000000000000000000000001101100001000000
000000000000000000000011100111001010000000
110000000000000000000000001000000000000000
110000001010000001000000001001000000000000
000010000000001011100000001000000000000000
000000000000000111000000001111000000000000
000000000101011000000010100000000000000000
000000000000001001000111101011000000000000
000000000000000000000000000011000000000000
000000000000000111000010011011000000000000
000000000000000000000010101000000000000000
000000000000000000000000001011000000000000
110000000000000001000010000000000000000000
110000000000001101100111100101000000000000

.logic_tile 4 7
000010100000100000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
011000000000001000000111100000011010000100000100000000
000000000000001011000100000000000000000000000000000000
010000000000000000000111100000011000000100000100000000
110000000100000000000110110000010000000000000000000000
000000001100000111100000000000000000000000100000000000
000000000000001101100000000000001011000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011110000100000101000000
000000100000000000000010000000010000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000011101011101000101000000000000000
010000001010000000000100000101110000000010100000000000

.logic_tile 5 7
000000000000000101100000001001001010111101010000000000
000000000000000000000000000001010000101000000000000000
111000000000001000000111100000000000000000100100000000
000010000000000111000000000000001111000000000010000000
110000000000000000000000010000001100000100000100000000
100000100000010000000010100000010000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000001
000000000000000001100010000000011000000100000110000001
000000000000000000000000000000010000000000000000000000
000000000001010001100000000000000000000000000100000000
000000000000100000000000000011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000111011110100000000000000000
000000000000001101000010110101101000110100000000000000
011000000000011101000010111000000000000000000100000000
000000000000000111100110110001000000000010000000000001
010000000000001101000000001001101110010110100000000000
010000000000000101100000000101110000010101010000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000011000000110110101011110010010100000000000
000000000000100001000010001111001101100000000000000000
000000001100001000010000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110111011011010000011110010000000
000000000000000000000010101111101100000010110000000000
010000000000001000000110001011111000010000000000000000
010000000000000101000000001101011111010110000000000000

.logic_tile 7 7
000011000000100000000000010111100000000000001000000000
000011100001010000000010000000000000000000000000001000
011000000000001000000110000111000001000000001000000000
000000000000000111000000000000101100000000000000000000
010000000000000000000110100011101000001100110100000000
110000000000000000000100000000001001110011001001000000
000000000000000000000000001000001111001100110100000000
000000000000000101000000000011011110110011001000000000
000000000000100000000110100000011110000011110100000000
000000000001000000000000000000000000000011110000000000
000000000000100111000000001111000001001111000000000000
000010100001010000100000001001101010011111100010000000
000000000000000000000110000101100000010110100000000000
000001000000000000000000000000000000010110100010000000
010000001100001000000110100111101001000000000000000000
010000000000000001000000001011111110000010000000000000

.logic_tile 8 7
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001011000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001000000110000000000001000000100110000001
000000000000000001000000000000001010000000000001000100
000000000000000111100011100000000000000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011001001111010001000000
000000000000000000000000001101011100001111100000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 7
000000000000000000000010100000001010000100000100000001
000000000000000000000000000000000000000000000000000001
011000000000000000000000000000011010000100000100000001
000000000000000101000000000000010000000000000000000001
110010000000000101000000000001000000000000000100000001
010001000000000101000000000000100000000001000000000100
000000000001000000000010100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000001001110100001000000000000011010000100000100000000
000000100110010000000011110000000000000000000000000100
000000001100000000000000000000011000000100000100000101
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000100100000000
000000000001000000000000000000001010000000000000000100
000010100000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100

.ramb_tile 10 7
000000000000000000000111110000000000000000
000000000000000111000111011101001001000000
111010100001000011100000010111100000000000
000000000100100000000011110101001011000000
110000000000000011100111011000000000000000
010000000000000001000111111001000000000000
000010000000011111100111101000000000000000
000000000110000011100100000101000000000000
000000000000000000000000011000000000000000
000000000000000000000011001101000000000000
000000000001010000000000001001000000000000
000000000110000000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000000001000000000000000000000000
110000000000000000000000001001000000000000

.logic_tile 11 7
000000000000000000000000001011000001111001110100000100
000000000000000000000000000011001110100000010000000000
011000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001001000000000000000000000000000000000000000
000001000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001100110011000000010000
000000000000000101000010100000001000111100001000000000
000000000000001101000010110000000000111100000000000000
000000000000001101000010101001011100100000000000000001
000000000000000111000010111011111111000000000000000000
000000000001010101000010101101101111000000110000000000
000000000000100101100110100101001111000000000000000000
000000000000001000000000010001101110110011000000000000
000000000000000011000011000011101101000000000010000000
000000000000000111000110011001111011110011110000000000
000000000000001001100010000001111011000000000000000000
000000000000001001100110001101001010100001000000000000
000000000000000001000000000111011010000000000000000000
000100000000001001100000001101011001001000100000000000
000100000000000011000011100111101100100010000000000000

.logic_tile 2 8
000000100000010000000010100001101011111111000000000000
000001000110000000000111100101111110000000000000000000
111000000000000001100010111101101010100010000000000000
000000000000001101000110001101011101000100010000000000
010000100010000111000011101001001111100000000000000000
010001000000010000000010111001101101000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100010111111000000000010000010000011
000000000000000111000110000011100000000000000110000000
000000001010000000000000000000100000000001000001000011
000000000000000000000111010000000000000000000100000001
000000000000000000000111010011000000000010000010000011
000001000000111000000000001101011001100110000000000000
000000000001010001000000000001101111011000100000000000
010000000000000001100110000000000001000000100100000101
100000000000001001000010010000001110000000000010100000

.ramt_tile 3 8
000000010000001111100000001000000001000000
000000000000001111100000001101001000000000
011000010000001111000000000101000000000000
000000000000001111000000000011101000000100
110001000000000000000111000000000000000000
010000000000000000000000000001000000000000
000000000001000011100010000000000000000000
000000000100100000100100000111000000000000
000010100000000001000000011000000000000000
000010000000000001100010100101000000000000
000000000000000000000000001011000000000000
000000000000000001000000000001000000000000
000000000000000000000000001000000000000000
000000000110000001000000000011000000000000
110000000000010001000000001000000000000000
110000000000100001100000000111000000000000

.logic_tile 4 8
000000000000000001100011111000000000000000000100100000
000000001000000000000111110011000000000010000001000010
111000000000001000000010011111101110100010000000000000
000001000000001011000110001101011111000100010000000000
000001000000000000000111110000001100001100000000100010
000000000000000001000111000000011001001100000010000010
000000000000000000000010110000001000000001010010100000
000000000000000000000111101001010000000010100000000100
000000000000001001000111111001001011100000000000000000
000000000000001101000011001111001001000000000000000000
000000000000000011100000000011001100100001010100000000
000000001010000001000000000011011011010001010000000011
000000100000010001000010010011111110110011000000000000
000011100000000000000011101101011110000000000000000000
010000000000000111000110001101111001100010000000000000
100000001110001111100011110111101001001000100000000000

.logic_tile 5 8
000001000000100101000000000000000001000000100100000000
000010100001000000100010100000001000000000000001000000
111000000000001000000000000000000000000000100100000001
000000000000001111000000000000001000000000000000000000
010010001110100000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000101000000
000000000001010000000000000000010000000000000000000000

.logic_tile 6 8
000000000000000101000010100111000000000000000100000000
000000000000000000000100000000000000000001000000000000
011000000000000111100000000000000000000000000100000000
000000000100000111100000000011000000000010000000000000
110000001010000000000010101001011000000100100000000010
110000000000000000000100000001001011011010000000000000
000100000000000001100000000101100000000000000000000000
000100000000000000100000000000000000000001000000000000
000000000000001001000000000000011110000100000100000000
000000001000000011100000000000000000000000000000100000
000000000000001000000000000001100000101111010000000000
000000000000001011000000000001001001111111110000000000
000000000000000000000110001000000000000000000100000000
000000000000001111000000000011000000000010000000000000
110000000000001111100000000011000000000000000100000000
110000000000000011000000000000000000000001000000000000

.logic_tile 7 8
000000000000000000000000011000001100000001000000000001
000000000000000000000010010101011110000010000000000000
111001000000000101100000000111001100111101010010000000
000000000000000000000000000000110000111101010000000000
010000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000100
000000000001011111000000011000000000000000000110000000
000000000000100111000011001111000000000010000000000000
000000000000000001100010110000011110000100000100000000
000000000001000000100111100000000000000000000000000100
000000001010000000000000000111011010101110110000000000
000000000000000000000000000000001101101110110000000000
000000000000000001100110100001111011110110100000000000
000000000000000000100000001001001110010000000000100000
000000000000010001100000010101101000000111010000000000
000000000000100001000010110011011101000011110000000100

.logic_tile 8 8
000000000000001000000000000000000000010110100000000000
000000000000000111000010011011000000101001010000000001
011001000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000000000000000000000000011000000000010000000000000
000000000000000011100000000001000000000000000111100011
000000000000000000000000000000000000000001001001100110
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000

.logic_tile 9 8
100000001010000000000011111000000000111001110000000000
000000000000000111000110001001001011110110110010000000
101000000001010111000011110000000000000000000000000000
001000000000001111100111010000000000000000000000000000
010001100000100000000110110000000000010110100000000000
010010001000010000000011101101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000110000111100000000001001011000010000100000000
000000000000000111100000000000111000000010000000000100
000000000000100000000000001001000001000110000100000100
000000000000000000000000001001001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000010
000000001100000000000000000011100000010110100000000011

.ramt_tile 10 8
000000010000000000000011111000000001000000
000000000000000111000011001111001011000000
011000110010001000000000000101100000000000
000001000000000111000000000111001111000100
010000000001010011000010000000000000000000
010000000000100000100000000001000000000000
000000000000000011100010001000000000000000
000000000000000000100010000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000100000000000000000001101000000000000
000001001010000000000000001101000000000100
000000000000001001000000010000000000000000
000000000000000011000011011101000000000000
010000100000000000000111000000000000000000
010001000110000001000000001001000000000000

.logic_tile 11 8
100000000000000001100000000000000000111001110000000000
000000000000000000000010011111001011110110110000000001
101000000000000000000000000000000000010110100100100001
101000000000000000000000000001000000101001011001000001
010000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101100111000001011110101010100110000011
000000000001000000100000000000010000101010101000000010
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000100000000000001
100000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000011000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000001000000000010000000000000000001000000000
000000000000000001000010000000001011000000000000000000
110000000000000000000000000000001000001100111100000000
110000000100000000000010110000001001110011000000100101
000000000000000000000110000000001000001100111110000000
000000000000000000000010110000001001110011000010100101
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000010000001
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000010000001
000000000000000000000011000000001001001100111100000000
000000000000000000000000000000001001110011000010000011
010000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000010000111

.logic_tile 2 9
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001101000000000000000000000000001000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001001110011000000000000
000000000000000101100110111000001000011010011000000000
000000000000000000000010100001001001100101100000000000
000000000000000000000000000000001001001100111000000000
000001000010000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000010000000010000000010110000100000110011000000000000
000000000001000000000000000101101000001100111000000000
000000000000100000000010110000100000110011000000000000

.ramb_tile 3 9
000010000000000111100000011000000001000000
000001000000000000100011000111001100000000
111000000001010000000000011101100001000010
000000000000000000000011010111101111000000
010010000000000000000110001000000000000000
110000000000000000000100001001000000000000
000000000001000001000111001000000000000000
000000000000000000100100000011000000000000
000000000001010000000110001000000000000000
000000000000100000000100001111000000000000
000000000000000101000000000001000000000000
000000000010001101100010001011100000000100
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
010010100000001101000110000000000000000000
110001000000001001000110110001000000000000

.logic_tile 4 9
000000000000000000000111000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
111000000000000000000000010001011111101000000000000000
000000001010000000000010001111101010010011010000000010
110010000001010000000111101001011110111111000000000000
010001000000100000000011101001101001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000111100000001000001010001100110000000000
000001000000000000000011111111010000110011000000000000
000000100000000000000000010101011100111101010010000000
000000000000000000000011010000110000111101010000000000
000010100110010000000111110000000000000000000110000101
000001000000000000000010001111000000000010000000100100
010000000000001011100010000000000000000000100110000011
100000000000000001100000000000001100000000000010100100

.logic_tile 5 9
000000000001010000000000000000011000000100000100000000
000000000100100000000000000000010000000000000010000000
111000000000000000000111000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000101000000000000000000000000000000000000000
100010001111000001000000000000000000000000000000000000
000000000000000000000111100000011010000100000100000000
000000001110000000000100000000010000000000000000100000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000001100000000000001100000100000100000000
000000000000000000000000000000010000000000000010000000
010000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000010000000

.logic_tile 6 9
000001000000000000000000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
011000000000010001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010010101110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000111001000000000010110100000000000
000000000000000101000100000011000000101001010011100000
011000000000010000000000000101011100011111110000000001
000000000000100000000000000101101001000000110000000000
110000000001001000000110100000001010111101010000000000
110000000000001011000000001101000000111110100000000000
000010100000000011100000000000001100111111000110000000
000001000000000000000010100000011001111111000000000100
000000000000000000000000011101001000000000010000000000
000000000000000000000010000011011011000000000000000000
000010100000010000000000000011101100000000000000000010
000000000000100001000000001001010000000001010000100001
000000000000000000000010100000000001001001000000000100
000000000000000000000000000001001100000110000000100000
010010000000000000000000000011101101010001100000000000
110001000000000000000000000000011011010001100000000000

.logic_tile 8 9
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000001000000000000000000000001000000100100000000
000000000000100000000000000000001011000000000000000000
110000000110000001100110000000001110000010000010000001
110000100000000001000010000101001011000001000000100101
000000000001010001100000000000000000000000000100000000
000000001110100001000010000101000000000010000000000000
000000000000000001100000000011001111000000000000000111
000000000000000000000000001101001010000010000010000000
000000000000010000000000000000000000000000100100000111
000000001110100000000000000000001011000000000010000101
000000000000001000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000001010000100000100000001
000000000000000000000011100000000000000000000000000100
011000000000001000000000000001000000000000000100000011
000000000000001011000000000000100000000001000000000101
110010001110011000000000010101000000000000000110000011
010001000000100011000011000000100000000001000000000000
000000000001001000000000011000000000000000000110000000
000000000110000011000011001101000000000010000000100100
000000000000000001000010010000001100000100000100000110
000000000000000000000010010000000000000000000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000100
000000100000000000000000000000001100000100000100000010
000001000000000000000000000000010000000000000010000100
000000000100000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000000100000

.ramb_tile 10 9
000000000000000000000000011000000000000000
000000000000000000000011001111001111000000
111000000000000000000000001011000001000000
000000001010010000000011100111001011000000
010001000000000000000011111000000000000000
010010000000000000000111011101000000000000
000010000000010000000111010000000000000000
000000000100000111000111010111000000000000
000000000000001000000000001000000000000000
000000000000000101000000001001000000000000
000010000000000000000000000101000000000000
000000000000000000000000001101100000000000
000000000000001011100111000000000000000000
000000000000000011000000000111000000000000
110000100000000001000111001000000000000000
110000000110000001000000000101000000000000

.logic_tile 11 9
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
111000000000000101100000000000011100000100000100000000
000000000000000000000010100000010000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000101000011100101111000000010000000000001
000000000000000000100000001111101010001011000000000000
000000000000000000000000010001101010000011100000000001
000000000111010000000011100001101101000001000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000010000001010000000000011101011000010110000000000001
000000000110000000000011011111011100000010000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000001111000000010
000000001000000000
000000000000000000
000000000000000001
000000000000110110
000000000000110000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 10
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000001000000100001100000000000001000001100111110100000
000000000001010111000011110000001100110011000000010011
011000000001000000000000000000001000001100110100100000
000000000000100000000000000000001000110011000000000011
010000000000100000000000010101101010001100110110100000
010000000001010000000010000000110000110011000010000010
000000000000000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000000010000000001111001110000000010
000000000000000001000011010001001110110110110000100000
000000000000000000000000001011011110000000010000000000
000000000000000101000000000111101111000000000000000000
000001000000000101000000010000011010000011110100000001
000000100000000000000011110000010000000011110010000000
010010000000001011100000001011101110110011000000000000
100000000000000011000000000101001011000000000000000000

.logic_tile 2 10
000001001100000000000010110101001000001100111000000000
000000100000000000000111100000000000110011000000010000
111000000000000101000000010101001000001100111000000000
000000000000000000100010000000000000110011000000000000
010000000000001101100000000000001000111100001000100000
010000000000000101000000000000000000111100000000000000
000000100001001000000000001011111111110011000000000000
000001001010100001000010111101101000000000000000000000
000000000000101001100000000000001110000100000100000001
000000000001010001000011100000000000000000000000100011
000000101111010000000000010000000000000000100100000001
000001000100100000000010010000001001000000000000100011
000001000000000000000000000000000000000000100100000000
000010100000000111000000000000001101000000000010100011
010000000000000001100000001001101100100010000000000000
100000000000000000100000000101101100000100010000100000

.ramt_tile 3 10
000000010000001000000000001000000001000000
000000001010000011000000000011001000000000
011000010000001111100000011001000001000000
000000000000000111100011010111001010000100
110000000000000000000000000000000000000000
010000000000000000000000000111000000000000
000010100000001111100000001000000000000000
000001000000001111000000000011000000000000
000000000000100000000000000000000000000000
000000000000000111000010010011000000000000
000000100000001111000000000001100000000000
000001000100000111100000001111100000000100
000000000000000111100000001000000000000000
000000000000000000000011100101000000000000
110000000000000001000000001000000000000000
110000000000001111000000000001000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000101000111001000000000000000000000000000
000000001000000000000000000001000000000010000001000000
010000000000010000000110000001100001011001100010000000
110000000000100000000000000000101110011001100000000010
000000000000000000000000001000000000000000000000000000
000000000000100000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110110000100
000000000000000000000000000000000000000011110000100100
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010010100000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000001000000000000000000100000000
000000000100000000000000000101000000000010000010000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000000000100000000
000000000000000000000010000000000000000001000010000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000010001111010000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000001000000000000000001110000100000100100000
000000000000000111000010010000010000000000000000000000
011000000000000001000000000000011100000100000100000000
000000000000000000100000000000010000000000000000100000
010000000000000000000000000000011100000100000100100000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000001000000000000000100000001
000000000000000000100000000000000000000001000000000000
000001000000000000000010000000001110000100000100000000
000000100000010000000010110000000000000000000000000010
000000000000000101000000001111111010101001010000000100
000000000000000101000010100001001101011110100000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000010100011000000000010000000100000
000000000000000111100000000011000000000000000100000000
000000000000000000100000000000100000000001000000000010

.logic_tile 7 10
000000000011100000010000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000101000000000000000100000000
110000000000000000000010100000100000000001000000000001
000000000000000011100000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101000000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 8 10
000000000001010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101100001000000000010000000
010000000000000000000000000111001010100000010000000010
000000000001011111100000010000011110000100000000000000
000000000000000111110011010000010000000000000000000000
000000001100000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010000100
000001000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001101111011000000000000000000
000000000000000000000000000101101110000100100000100000
000000000000000111100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 9 10
000000000000000111100000010000000000000000100100000000
000000000000000000100011110000001111000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000001
010001000000000101000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000111101101011010000110000000000000
000000000110000000000100000011011000000101000000100000
000000100000000000000000010000000000000000000000000000
000001100000000000000011000000000000000000000000000000
000000100000000101100000000000001100000100000100000001
000001000000000000000000000000010000000000000000000000
000001000000000000000111110000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000100000010000000000000001000000000000000100000000
000000000000000000000000000000100000000001000001000000

.ramt_tile 10 10
000000010000000000000000001000000001000000
000000000000000000000000001101001010000000
011010110000011000000000010101000000000000
000000000000001111000011100101001011000000
010000000000001001100111110000000000000000
110000000000000011100011010011000000000000
000000100000000001000010001000000000000000
000001000010000000000010001101000000000000
000000000000000000000000001000000000000000
000000000000000111000000000111000000000000
000000100000010001000010001001100000000000
000001001010000000000000001011100000000000
000000000000100000000010000000000000000000
000000000001010000000000001111000000000000
010000100000010001000000001000000000000000
010001000100000000000000000011000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 11
100000000000001000
010100000000000000
110000000000001000
000000000000000000
010000000000000000
010000000000000000
011100000000000000
000000000000000001
001000000000101000
000100000000010100
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 11
000000000000000000000110010000000000000000000000000000
000000000000000101000111110000000000000000000000000000
111000000000001000000010101101111010100000000000000000
000000000000000111000000001001101001000000000000000000
110000000000000101000111101000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000100000000
000000000000000000000010001001000000000010000010100000
000000000000000000000110100001011111110011000000000000
000000000000000000000000000111011101000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000100101000000000000001101000000000000000100
010000000000000000000010000101001011000000100000000000
100000000000000000000010100011101111010000000000000000

.logic_tile 2 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000000000011111001100111000100000
000000000000000000000000000000001010110011000000000000
000000000000101000000111000101101000001100111000100000
000000000001011111000110000000100000110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000010
000000000000000000000000000000001000001100111000000000
000000000010000000000000000000001011110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000100
000000000000010111000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000100

.ramb_tile 3 11
010000000000001000000000001000000001000000
001000001010001111000000000101001100000000
111000000000010000000000011101000001000010
000000000000000000000011000101001111000000
010000000000000111000010011000000000000000
111000000000000000000011001001000000000000
000000100000001001100000001000000000000000
001001000000100011100000000011000000000000
000000000000100000000000000000000000000000
001000000000001111000010000001000000000000
000010000000001001100000000011000000000000
001000001010001001100000001101100000000100
000000000000000000000000000000000000000000
001000000000000000000000000011000000000000
110000000000000001000000011000000000000000
111000000000000001000010010111000000000000

.logic_tile 4 11
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000001000000000001000000000000000000100000000
100001001000000011000000000111000000000010000001100000

.logic_tile 5 11
000011100000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001010000010000000000000000000000000000000000000000000
110000000000000000000000001000001010101000000100000000
010000000000000001000000001111000000010100000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000100000000000000010100000000000000000000000000000
010001000000000000000000000000000000000000000000000000

.logic_tile 6 11
000010100000000000000010100000001010000100000100000000
000000000000000000000110010000010000000000001000000000
011000000000000111100000011000000000000000000100000000
000000000000000000000011100101000000000010000000000000
010000000000000000000110010000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000001011000010000000001100000000000000000000
000000000010000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000001100001111100000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000001001011111000001000000000000
000000000000000000000000001011111001000000000000000000
110000000000000000000000000001000001100000010000000000
010000000000000000000010000000101011100000010000000000

.logic_tile 7 11
000000000000000101100110110111101001101000010100000000
000000000000001111000011111001111111111000100000000000
001000001110000000000011100000000000000000000000000000
001000000000001101000000000000000000000000000000000000
010000000000001011100111101101100001101001010100000000
110000000000001111100000000101101111110110110000000000
000010000000001101000000010111111001010111100000000000
000001000000001111100011100001101111000111010000000000
000001001110000000000110001011000000111111110100000000
000110100000000000000000000101100000010110100000000000
000000000000000000000000001111101011111001010100000000
000000000000001101000000001001101111110000000000000000
000001000000000000000000000101000001100000010100000000
000010100000010000000000000000001111100000010000000000
110000000000000000000010101111111010111101010100000000
010000000000000000000110110101100000111100000000000000

.logic_tile 8 11
000000001110000000000000000000000000000000000100000000
000000000000000111000010110011000000000010000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000000000000011010000100000100000000
010000000000000000000000000000000000000000000000000000
000001000001000001100000000001011110010110110000000000
000000000000100001000010000011011101011111110000000000
000000000000000001100111000000001100000001010000000000
000000000000010001000010000001010000000010100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000000000000000011011011010111110000000000
000010100000000001000000000001111010101111010000000000
000010000000000000000010000000001100000100000100000000
000001000000000000000110000000010000000000000010000000

.logic_tile 9 11
000000000100000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000100000001000000000010111100000000000000000000000
000001000000000101000010100000000000000001000000000000
010001000000000111000111100000000000000000000000000000
110010100000000000100000000000000000000000000000000000
000001000001001111100000000001011001111110110100000000
000000000000101011100000000111101100111001110001000000
000000100000001000000000001111111011111111000100000000
000001000000001011000000000011101001111111100001000000
000000000000001111000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000001000000000000111101000111011110100000000
000000100000010011000000000101111100010111110001000000
010010100001000101000000000000000000000000000000000000
110000000110100000000010110000000000000000000000000000

.ramb_tile 10 11
010000000000001000000000011000000000000000
001000000000001011000011011101001011000000
111010000001001011100000001111000001000010
000000000110101111000000000101001011000000
010000000000001011100111001000000000000000
011000000000000011000000000101000000000000
000000000001000011100111010000000000000000
001000000000100001100011100101000000000000
000000000000001001000000000000000000000000
001000000000001001000000000001000000000000
000000000000010000000000001011000000000000
001000001010000000000000000001000000000001
000000000000000111000000000000000000000000
001000000000000000100000000101000000000000
010010100001010000000000000000000000000000
011000000000000000000000000011000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
010010000100000000
000000110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000001011100000000001111111111001010000000000
000000000000000001000000000000001111111001010010000000
010001000000000000000000010111101011000000000100100001
011010100000000000000010000111011110000000010000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000001001101011101001110000000000
001000000000000000000000000111011011101001010000000000
000000000000000000000000001111011110000011110100000000
001000000000000000000000000111001011000111110010100000
000001000000000101000000000000000000000000000000000000
001010100000000000100000000000000000000000000000000000
010000000001010001100000000111000001001001000000000000
101000000000001101000010100000001110001001000000000000

.logic_tile 2 12
010001000000001000000010100000001000001100111000000000
001010100000000011000010100000001010110011000000110000
111010000001000000000000000111101000001100110000000000
000000001010100000000011100000000000110011000000100000
000000001100100001000010010000000000000000000000000000
001000000001010000000111000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
001000000100000001000000000000000000000000000000000000
000000000000000001100000000101001000100010000000000000
001000000000000000100000001001111000001000100000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100100000000000001101101100101001000100000000
001000000001010000000000001001001011100110000000000011
010000000001000001000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000

.ramt_tile 3 12
000000010000000000000000001000000001000000
000000000000000000000000001001001010000000
011000010000000111100111110011100000000000
000000000000000000000111111101001010001000
110000000000001111100000001000000000000000
010000000000001111100010011111000000000000
000000000000010001000111000000000000000000
000000000000100000100100000011000000000000
000000000000000111100000000000000000000000
000000000000000000000010000101000000000000
000000000001000000000000001101100000000000
000000000110100001000000000001100000000001
000000000000000000000010000000000000000000
000000000100000000000000001111000000000000
110010100000000011100011101000000000000000
110000000000000000000100001001000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000010100000000000000010100101100000000000000000000000
001000000000000000000100000000100000000001000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000001
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000110000000000011100000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000100000111100000000001011000101000000100000000
001000000000000000000000000000010000101000000000000000
011000000000000000000111001000000000010000100100000000
000000000000000000000100001001001000100000010000000000
110000000000000111000110000101011111010111100000000000
111000000000000101100000000101011111000111010000000000
000000000000000000000000001000000000001001000100000000
001000001100000000000000001001001000000110000000000000
000000000000000001100000000011001110111001010000000000
001000000000000000000010101011001011111110110000000000
000010100000000000000000000011001010000110100000000100
001000000000000001000000000111111100000011000000100001
000000000000001000000010000011001110000000000000000000
001000000000000001000000001101001101000010000000000000
110000000000000000000110010011001010000000100000000000
011000000000000000000010000111111100000000000000000000

.logic_tile 7 12
010000000000001101100110101111000000101001010000000000
001000000000000101000010110101101010100000010010000000
011000000000001111100010100011111010100000110000000100
000000000000001001000100000000111110100000110000000000
110100000000001001000111000001011100000000010000000000
011100000000001001000010110000011011000000010000000000
000000000000101001000010000001101011010110110000000000
001000000000001111000000001101011100101001010000000000
000000000000000000000000011001101010101111010100000000
001000000000000000000010110001101111111111010000000000
000010100000001001000010000001001000000000000000000000
001001000110000101000010001001011000000001000000000000
000100000000001000000010110101111000000010100000000000
001100000110000001000010000000000000000010100000100000
110000000000000000000000000101000001000000000000000000
011000000000000000000000000001101100010000100000000001

.logic_tile 8 12
010000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100101101010101000000000000000
111000000000000001000010110000010000101000000001000000
000000000000010000000000000000001100000011110000000000
001000000000000101000010000000010000000011110000000010
000000000000000000000000000101011000000011100000000000
001000000000000000000010110000001110000011100000000000
000000000000000000000000000001001110101000000000000000
001000000000000000000000000000010000101000000000000001
000000001100000101000111000101011010011111110010000001
001001000000000000100000000000011110011111110000000100
110000000000001111100000001000000000000000000100000000
111000000000001111000000000111000000000010000000000100

.logic_tile 9 12
010001000000000000000000000000000000000000000000000000
001010000100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000011101011011000110100010000000
001000000000000111000011011111101110000100000000000000
000010000000001000000111100000000000000000000000000000
001000000000000011000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000000001
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000101000000000000000100000001
001010000000000000000000000000000000000001000000000000
000000000000000101000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.ramt_tile 10 12
000000010000000000000011111000000001000000
000000000000000111000011011111001011000000
011000010000001000000110101101000000000000
000010000000001111000100001001101111000001
010000000000000111000111000000000000000000
010000000000000000000100000001000000000000
000000000000000111100010011000000000000000
000000000000000000000010111101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001001100000000000
000000000000000000000000001111000000000000
000000000000000001000000010000000000000000
000000000000000000000011010101000000000000
010001100001010000000010000000000000000000
110001000000000000000010001001000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100011000
000100000100000000
010000000100011000
000000000100000000
000000000100000000
000000000100000000
011100000100001000
000000000100000000
001000000000101000
000100000000010100
000000000000001100
000000000000001100
000000111000000000
000000001000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010000000000000101100000000000001010000100000100000000
001000000000000000000010100000000000000000000010000000
111000000000000101000000001001011101001000000000000000
000000000000000000000000000001111111001101000000000000
010000000000001001100000000001001010011111000000000000
101000000000000101000000001001001010001111000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000000000000000000000011100000011110000000000
001000000000000000000000000000010000000011110000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000

.logic_tile 2 13
010000000000100000000000010000000001000000001000000000
001000000001010000000010100000001110000000000000001000
111000000000001000000110000001111110001100111000000000
000000001110000101000000000000001110110011000000000000
010000000000000000000000010111001000110011000000000000
011000000000000000000010001111000000001100110000000000
000000000000000000000000001011011100001001000100000000
001000000000000000000000000011111011000010000000000000
000000000000000001100000010111111101010100000100000000
001000000000000000000010011011001101110100000000000000
000000000000000001100000011000000000010110100000000000
001000000000000000100010000111000000101001010000000000
000000000000000000000110000001111110101000000000000000
001000000000000001000000001111100000000000000010100000
010000000000001001100000001011011100001001000100000000
101000000000000001000000000011111100000010000000000000

.ramb_tile 3 13
010000000000000000000000001000000001000000
001000000000000000000011101101001000000000
111000000000001000000000001011000000000000
000000000000000011000000001011001010000001
110010100000001011100011100000000000000000
011000000000001011100000001101000000000000
000000000000000001000010011000000000000000
001000001110000000100011001101000000000000
000001000000000000000000000000000000000000
001010100000001111000011101001000000000000
000000000001000000000111000011100000000000
001000000000100000000011111111100000000001
000000000000000000000000010000000000000000
001000000000000000000011000101000000000000
010000100000000000000000001000000000000000
111001001010000001000000000111000000000000

.logic_tile 4 13
010000000000000000000111100000000001000000100000000000
001000000000000000000100000000001001000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000010100001001111010000000100100000
111000000000000000000000000000111111010000000000000000
000000000000000000000000001111001100000100000000000000
001000000000000001000000000011011100000000000000000000
000000000000000011100011110000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000110000101100110000011011010111101010010000000
001010100000000000000011111111100000111111110000000000
010000000000000000000010000111111101111110110000000000
101000000000000000000100001111101010110000110000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
111000000000000000000000001111011011000000000100000000
000000000000000000000000000011011010000000100001100001
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
001000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000001111011011010110100100000000
001000000000000000000000000011011010101001110001100100
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000111000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
101000000000000001100000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
110100000000000000000010000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000011001010101000000000000000
001000000000001101000000001001110000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000001001011001111110110100000000
001000000000000000000000000101101000110110110000100000

.logic_tile 7 13
010000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000101000000000101100000000000000100000000
000000000000000000100010100000000000000001000000000111
110000000000000101000000000000000001000000100100000000
011000000000000000100000000000001001000000000000000000
000000000001000111100000000000011110000100000000000000
001000000000100001100000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000001000010110000000000000000000000000000
000000000000000000000000001000001100000011100000000001
001000000000000000000000000101001001000011010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110101101000000000000000000000000
001000000000000000000000000001000000010110100000000000

.logic_tile 8 13
010000000000000101100000000000000000000000100100000000
001000000000000000000000000000001111000000000000000000
011000000000000000000000000000000000100000010000000000
000000000000000000000000000111001000010000100000000000
010000000000000000000110111000000001010000100000000000
111000000000000000000010000111001111100000010000000000
000000000001010000000111000011001111010110110000000000
001000000000000001000010101111101011100010110000000000
000000000000000000000000011000000000000000000100000000
001000000000000000000010101101000000000010000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000001001100010000000011010000100000100000000
001000000000001101000010100000000000000000000000000000
000000000000000011000110000111000000101001010000000000
001000000000000000000100001101000000000000000000000101

.logic_tile 9 13
010000000001011000000011110101011101010010100000100000
001000000000001111000011000101001101110011110000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000111000000000000000100000000
011000000000001101000000000000100000000001000000000000
000000000000000000000000011001001111000111000000100000
001000000000000000000011111011001011000001000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000100000
000000000000001001100010010011100000000000000100000000
001000000000001101000110010000000000000001000000000000
000000000000001101000000000000001110000100000100000000
001000000000001101000010000000000000000000000000100000
000000000000000101000010001111111111000010000000000000
001000000000000000000100000001011011000111000000100000

.ramb_tile 10 13
010000000000000011100011111000000001000000
001000000000000000010011010111001101000000
111000000001010000000000000111000000000000
000000000000000000000011101111101001000000
010000000000000011100000001000000000000000
011000000000000011100000001101000000000000
000000000000000000000111000000000000000000
001000000000000000000100000101000000000000
000000000000000000000000001000000000000000
001000000000000000000000001001000000000000
000000000001000000000010000101000000000000
001000001010110001000010000001000000000000
000000000000000011100010000000000000000000
001000000000010000100010000111000000000000
110000000000000011100000001000000000000000
011000000000000000000000001011000000000000

.logic_tile 11 13
010000000000000000000000000011101100000110100000000100
001000000000000000000000001111111010000100000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000001111100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000001100000000000000100000000
000000000000000000000011100000100000000001000000000000
111000000000000001000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001011011001111000000000000
000000000000000000000000000111101000001101000000000000
000001001110100000000000000000000000000000000000000000
000010100001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000010000001000000111100000000001000000
000000000000001001000110000101001011000000
011000010000001000000000000001000000000100
000000000000001111000000001101001001000000
010000000000000001000000000000000000000000
010000000000100000000010001111000000000000
000000000000000111000111110000000000000000
000000000000000000100111111111000000000000
000000000001001000000000001000000000000000
000010000000100111000000000111000000000000
000000000000000000000011101011000000000000
000000000000000000000000001011000000000100
000000000000000000000011101000000000000000
000000000000000000000111110001000000000000
010000000001010111000000001000000000000000
110000000000100000000000001101000000000000

.logic_tile 4 14
000000000000000000000111100000000000000010000010100101
000000000000000000000100000000000000000000000010100111
111010000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000001100000001101101010111011110000000000
000000000000000111100000000101001001110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000001101011010000000000100000000
100000000000000001000000000111000000101000000000000001

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100010100000000000000000000000000000
110000000000001111100000000000000000000000000000000000
000000000110001001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001010000100000000000
000000000000000000000000000101001010110000110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000001010001101000000000000000001000000100100000000
000000000000001111000000000000001011000000000000000100
011000000000000111100000000101100000110110110000000000
000000000000000000100000000001001110111111110000100010
010000000000001000000110000000000000000000100100000000
110000000001000001000000000000001100000000000010000100
000000000000000001000111101111011110111101010000000000
000000000000000000000000000111010000010110100000000000
000000000001000000000000000000000001000000100100000000
000000000000100111000000000000001110000000000010000100
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000001010001100000000000011000000100000100000000
000000000000100001000000000000000000000000000000000000
010000000000000001000010000011100000000110000000000001
100000000000000001100000000000101010000110000010000000

.logic_tile 8 14
000000000100000000000000011000001100000000010000000000
000000000000000000000010100101001110000000100000000000
011000000000001101100110101001011001110000110000000000
000000000000000101000000000001101001100000100000000000
010000000000000000000011100001100001000110000000000000
110000000000000000000010100000001000000110000000000000
000000000000001011100011101000000000000000000100000000
000000000000000011000000001111000000000010000000000000
000000000000000001100010000000001100000100000100000000
000000000000000000100011000000010000000000000000000000
000010100000000000000000000000000001001001000000000000
000000000000000000000000001101001010000110000000100001
000000000000001101100000000000000001000000100100000000
000000000000000001100000000000001111000000000000000000
000000000000000000000010000101101100111101010000000000
000000000000000000000010000111110000111100000000000010

.logic_tile 9 14
000000000000000101100110101111101011001001100100000000
000000000000000000000000000011011101001001010010000000
011000000000001000000000000011111101000000110100000000
000000000000000111000000000111011011111100110010000000
110001000000001111110000011001001111101001110100000000
110010100000000101000010100011101101011001110001000000
000000000000101000000000011011111100101000010100000000
000000000000000101000010100101101011111110110010000000
000000000000001000000000000000001010101000000000000000
000000000000001001000000000101000000010100000000100000
000000000000000000000000010011101100001101000100000000
000000000000001111000011100000101000001101000000100001
000001000000001000000010000101000001100000010000000000
000000000000000111000000000000001000100000010000100000
000000000000001000000000011011100000110000110100000000
000010000000001001000010011111101000110110110000100000

.ramt_tile 10 14
000000010000000011100111000000000000000000
000000000000000000000011101011001100000000
011000010000001000000000010001100000000000
000000001010010011000011101001001011000000
010000000000000000000000010000000000000000
010000000000000000000011011111000000000000
000000000000000000000000001000000000000000
000000000000010000000000001011000000000000
000000000000000000000000001000000000000000
000000000000000001000010000111000000000000
000000100001101001000010000001100000000000
000001000000100111000010000001100000000000
000000000000000000000010001000000000000000
000000000000000000000000001011000000000000
110000000000000001000000001000000000000000
010000000000000000000000000011000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001111000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000111100000000000000000000000000000
000000000000001101010000000000000000000000000000000000
110000000000100000000111101001111000000111110000000000
010000000001010000000000000001101011101011110000000000
000000000000000000000000000101011001010100100100000000
000000000000000000000000001011101001110100010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000001000000111001000000001000000
000000000000001111000011101111001000000000
111000000000000000000111011101100000000000
000000000000000111000011001001001001000001
010000000000000001000000011000000000000000
010000000000000001100011001001000000000000
000000000000000111000000000000000000000000
000000000000000000000000000011000000000000
000000000000001011100000000000000000000000
000000000000001001100000000001000000000000
000000000000000000000000000011000000000000
000000000000000000000000001101000000000100
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
110000000000000001000010000000000000000000
110000000000000000000000000101000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000001011101010011111110100100000
000000000000000000000000000101001011101111010000000000
110000000000001111000111110101001110011110100100100000
110000000000000111000011101001011010111111110000000000
000000000000001000000111100011011011000111110000000000
000000000000000111000011110111111011101111110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100010010111111100011111110100000000
000000000000000101000010101101111010010111111000100000
110000000000110111100000011101001110001111110100000000
110000000000000000000010100011001101011111110000000010

.logic_tile 7 15
000000000000001101000010011101011011000011110010000000
000000000000000111000111110101111000000011100000100000
011001000000000001000111100001001011010110000000000000
000000000000000101100000000101001011111111000000000000
110000000000001101000111000001000000000000000100000000
110000000000001001000010100000100000000001000000000000
000000000000000111000010100000000001000000100110000000
000000000000000000000110100000001001000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000001001011000111010000000000
000000000000000001000100001001001010101011010000000000
000000000000000011100000000101011010010110110000000000
000000000000000000000000000111111101101111110000000000

.logic_tile 8 15
000000000010000001100110000001001100010111100000000000
000000000000000111100100000001111011111011110001000000
011000000000000000000000000001001011010111100000000000
000000000000000000000000000001011111111111100001000000
110000000000000000000111001011001010000111010000000000
110000000000000101000100001111001101101011010001000000
000000000000000001000000000011100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000001100110010000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000000000001000000000000011011100010010100000000000
000000000000001001000010000101001100110011110001000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010110000000001000000100110000000
000000000000000000000010000000001010000000000000000000

.logic_tile 9 15
000001000110000000000000010111000000000000000100000000
000000100000000000000011000000000000000001000001000001
011000000000001000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001111000000000001000000
000100000000000000000000001000000000100000010000000000
000100000000000011000000000001001100010000100000100000
010000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.ramb_tile 10 15
000000001010001011100000011000000000000000
000000000000001011000010110101001011000000
111010100000101111100000001101100001000010
000000000000000111000011100101101000000000
010000000000001011100111000000000000000000
010000000000000011100100000111000000000000
000000000000000011100010000000000000000000
000000000000000111000000000101000000000000
000000100000000001000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000000000001100000000000
000000000100000000000000000001100000000100
000000000000000101100000000000000000000000
000000000000000000100000000101000000000000
010000000000000000000000000000000000000000
010000000000000000000000000011000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001111011000000000
000001110000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000001001100100000000010100001100000000000001000000000
000000100001000000000010100000100000000000000000001000
111000000000001000000110010111011010001100111000000000
000000000000001011000010000000111101110011000000000000
010000000000100000000000000011001001110011000000000000
010000000001000000000000000000101110001100110000000000
000000000000001000000110000001100000010110100000000000
000000000000001011000000000000100000010110100000000000
000001000000000001100010011001011011100000000011000001
000000100000000000000110000111101001000000000000000000
000000000000000000000000001011001111010000100100000000
000000000000000000000000000111101010010000000000000000
000001001110100001000110001111101100000000010100000000
000010100001000000000000000001001110000010100000000000
010000000000001001100000000000000000001111000000000000
100000000000000001000000000000001001001111000000000000

.ramt_tile 3 16
000000010000001000000111100000000000000000
000000000000001111000110011001001000000000
011000010000001000000111110111100001000000
000000000000001111000011111101001001000100
010000000000000000000010001000000000000000
110000000000000000000010010101000000000000
000000000000001111100111100000000000000000
000000000000000111000100001011000000000000
000000000000000000000111101000000000000000
000000000000000000000000001101000000000000
000000000000000000000000000001100000000000
000000000000001001000000001001000000000100
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
110000000000000101100000001000000000000000
010000000000000000100000000101000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000011110010000000000000000
000000000000000000000000001101011000100000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 7 16
000000000000001000000000000101111101011100100100000000
000000000000000011000000000000011011011100100000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000001011011011001010100000000
000000000000000000000000001011011010011010100000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000010101111000000000010000000000000

.ramt_tile 10 16
000000010000000000000000000000000001000000
000000000000000000000011100101001011000000
011000010000001000000111001111100000000000
000000000000001111000100001111001100001000
110000000000000001000000001000000000000000
010000000000000000100000000101000000000000
000000000000000111000010001000000000000000
000000000000000000000000000111000000000000
000000000000001011100000001000000000000000
000000000000001011000011101111000000000000
000000000000000000000010001011000000000000
000000000000000000000000001011000000000100
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
010000000000000011100010011000000000000000
010000000000000001100011001001000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 8 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3 w_soft_reset_$glb_sr
.sym 4 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5 r_counter_$glb_clk
.sym 6 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 74 rx_09_fifo.rd_addr[5]
.sym 177 lvds_rx_24_inst.r_data[19]
.sym 184 lvds_rx_24_inst.r_data[21]
.sym 255 $PACKER_VCC_NET
.sym 291 lvds_rx_24_inst.r_data[23]
.sym 292 lvds_rx_24_inst.r_data[18]
.sym 294 lvds_rx_24_inst.r_data[25]
.sym 295 lvds_rx_24_inst.r_data[16]
.sym 298 lvds_rx_24_inst.r_data[17]
.sym 318 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 405 lvds_rx_24_inst.r_data[10]
.sym 406 lvds_rx_24_inst.r_data[12]
.sym 408 lvds_rx_24_inst.r_data[4]
.sym 409 lvds_rx_24_inst.r_data[8]
.sym 410 lvds_rx_24_inst.r_data[14]
.sym 412 lvds_rx_24_inst.r_data[6]
.sym 439 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 443 w_rx_24_fifo_data[18]
.sym 483 w_rx_24_fifo_data[19]
.sym 519 lvds_rx_24_inst.r_data[13]
.sym 520 lvds_rx_24_inst.r_data[11]
.sym 521 lvds_rx_24_inst.r_data[5]
.sym 522 lvds_rx_24_inst.r_data[9]
.sym 523 lvds_rx_24_inst.r_data[3]
.sym 524 lvds_rx_24_inst.r_data[7]
.sym 525 lvds_rx_24_inst.r_data[15]
.sym 553 w_rx_24_fifo_data[14]
.sym 634 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 635 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 636 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 637 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 638 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 639 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 640 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 651 w_rx_24_fifo_data[10]
.sym 690 lvds_rx_24_inst.r_data[7]
.sym 710 lvds_rx_24_inst.r_data[11]
.sym 713 lvds_clock
.sym 746 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 747 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 748 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 749 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 750 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 751 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 752 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 753 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 812 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 822 rx_24_fifo.wr_addr[6]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 862 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 863 rx_24_fifo.rd_addr[3]
.sym 864 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 865 rx_24_fifo.rd_addr[5]
.sym 866 rx_24_fifo.rd_addr[6]
.sym 867 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 892 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 893 w_lvds_rx_09_d0
.sym 900 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 940 w_lvds_rx_09_d0
.sym 944 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 963 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 974 rx_24_fifo.rd_addr[8]
.sym 975 rx_24_fifo.rd_addr[9]
.sym 976 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 978 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 979 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 980 rx_24_fifo.rd_addr[0]
.sym 981 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 1007 rx_24_fifo.rd_addr[6]
.sym 1009 rx_24_fifo.rd_addr[3]
.sym 1011 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 1013 rx_24_fifo.rd_addr[5]
.sym 1029 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 1051 w_lvds_rx_09_d1
.sym 1054 w_lvds_rx_09_d0
.sym 1055 w_lvds_rx_09_d1
.sym 1089 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 1090 lvds_rx_24_inst.r_data[0]
.sym 1092 lvds_rx_24_inst.r_data[1]
.sym 1093 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 1094 lvds_rx_24_inst.r_data[2]
.sym 1095 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 1121 rx_24_fifo.rd_addr[0]
.sym 1145 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 1163 rx_24_fifo.rd_addr[8]
.sym 1167 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 1168 lvds_clock
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1203 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 1204 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 1206 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 1207 lvds_rx_24_inst.o_debug_state[0]
.sym 1209 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 1212 w_lvds_rx_09_d1
.sym 1235 w_lvds_rx_24_d0
.sym 1236 w_lvds_rx_09_d1
.sym 1242 w_lvds_rx_09_d0
.sym 1253 w_lvds_rx_09_d1
.sym 1277 $PACKER_VCC_NET
.sym 1279 w_lvds_rx_24_d1
.sym 1280 w_lvds_rx_09_d0
.sym 1282 w_lvds_rx_24_d0
.sym 1283 w_lvds_rx_24_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1316 w_rx_24_fifo_data[0]
.sym 1317 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 1318 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 1319 w_rx_24_fifo_data[1]
.sym 1320 lvds_rx_24_inst.r_phase_count[1]
.sym 1360 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1427 $PACKER_VCC_NET
.sym 1463 w_lvds_rx_09_d0
.sym 1467 $PACKER_VCC_NET
.sym 1507 w_lvds_rx_09_d1
.sym 1512 $PACKER_VCC_NET
.sym 1796 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 1880 w_rx_24_fifo_data[29]
.sym 1881 w_rx_24_fifo_data[30]
.sym 1883 w_rx_24_fifo_data[31]
.sym 1884 w_rx_24_fifo_data[28]
.sym 2063 lvds_rx_24_inst.r_data[24]
.sym 2064 lvds_rx_24_inst.r_data[22]
.sym 2066 lvds_rx_24_inst.r_data[28]
.sym 2067 lvds_rx_24_inst.r_data[26]
.sym 2068 lvds_rx_24_inst.r_data[29]
.sym 2069 lvds_rx_24_inst.r_data[27]
.sym 2070 lvds_rx_24_inst.r_data[20]
.sym 2119 lvds_rx_24_inst.r_data[18]
.sym 2124 lvds_rx_24_inst.r_data[25]
.sym 2236 w_rx_24_fifo_data[26]
.sym 2237 w_rx_24_fifo_data[20]
.sym 2238 w_rx_24_fifo_data[23]
.sym 2239 w_rx_24_fifo_data[24]
.sym 2240 w_rx_24_fifo_data[21]
.sym 2241 w_rx_24_fifo_data[22]
.sym 2245 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2246 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2252 rx_24_fifo.rd_addr[3]
.sym 2257 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2265 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2271 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2280 rx_24_fifo.rd_addr[3]
.sym 2294 lvds_rx_24_inst.r_data[17]
.sym 2311 lvds_rx_24_inst.r_data[19]
.sym 2321 lvds_rx_24_inst.r_data[17]
.sym 2362 lvds_rx_24_inst.r_data[19]
.sym 2366 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2367 lvds_clock_$glb_clk
.sym 2368 w_soft_reset_$glb_sr
.sym 2369 w_rx_24_fifo_data[19]
.sym 2372 w_rx_24_fifo_data[18]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2376 w_rx_24_fifo_data[25]
.sym 2393 rx_24_fifo.rd_addr[8]
.sym 2395 rx_24_fifo.rd_addr[9]
.sym 2397 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2402 rx_24_fifo.rd_addr[6]
.sym 2405 lvds_rx_24_inst.r_data[15]
.sym 2414 lvds_rx_24_inst.r_data[1]
.sym 2422 lvds_rx_24_inst.r_data[23]
.sym 2429 lvds_rx_24_inst.r_data[21]
.sym 2435 lvds_rx_24_inst.r_data[14]
.sym 2442 lvds_rx_24_inst.r_data[16]
.sym 2450 lvds_rx_24_inst.r_data[15]
.sym 2456 lvds_rx_24_inst.r_data[21]
.sym 2462 lvds_rx_24_inst.r_data[16]
.sym 2474 lvds_rx_24_inst.r_data[23]
.sym 2481 lvds_rx_24_inst.r_data[14]
.sym 2497 lvds_rx_24_inst.r_data[15]
.sym 2501 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2502 lvds_clock_$glb_clk
.sym 2503 w_soft_reset_$glb_sr
.sym 2504 w_rx_24_fifo_data[6]
.sym 2505 w_rx_24_fifo_data[14]
.sym 2506 w_rx_24_fifo_data[4]
.sym 2507 w_rx_24_fifo_data[8]
.sym 2508 w_rx_24_fifo_data[12]
.sym 2509 w_rx_24_fifo_data[27]
.sym 2510 w_rx_24_fifo_data[16]
.sym 2511 w_rx_24_fifo_data[5]
.sym 2519 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 2527 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 2561 lvds_rx_24_inst.r_data[8]
.sym 2566 lvds_rx_24_inst.r_data[12]
.sym 2569 lvds_rx_24_inst.r_data[2]
.sym 2572 lvds_rx_24_inst.r_data[6]
.sym 2581 lvds_rx_24_inst.r_data[10]
.sym 2584 lvds_rx_24_inst.r_data[4]
.sym 2590 lvds_rx_24_inst.r_data[8]
.sym 2596 lvds_rx_24_inst.r_data[10]
.sym 2610 lvds_rx_24_inst.r_data[2]
.sym 2614 lvds_rx_24_inst.r_data[6]
.sym 2623 lvds_rx_24_inst.r_data[12]
.sym 2635 lvds_rx_24_inst.r_data[4]
.sym 2636 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2638 w_soft_reset_$glb_sr
.sym 2639 w_rx_24_fifo_data[17]
.sym 2640 w_rx_24_fifo_data[7]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 2642 w_rx_24_fifo_data[11]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2644 w_rx_24_fifo_data[15]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2646 w_rx_24_fifo_data[10]
.sym 2657 lvds_rx_24_inst.r_data[2]
.sym 2663 rx_24_fifo.rd_addr[0]
.sym 2664 rx_24_fifo.rd_addr[8]
.sym 2665 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2666 rx_24_fifo.rd_addr[3]
.sym 2667 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 2669 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 2673 rx_24_fifo.rd_addr[9]
.sym 2680 lvds_rx_24_inst.r_data[2]
.sym 2694 lvds_rx_24_inst.r_data[5]
.sym 2697 lvds_rx_24_inst.r_data[1]
.sym 2700 lvds_rx_24_inst.r_data[13]
.sym 2704 lvds_rx_24_inst.r_data[3]
.sym 2709 lvds_rx_24_inst.r_data[11]
.sym 2711 lvds_rx_24_inst.r_data[9]
.sym 2721 lvds_rx_24_inst.r_data[7]
.sym 2728 lvds_rx_24_inst.r_data[11]
.sym 2731 lvds_rx_24_inst.r_data[9]
.sym 2740 lvds_rx_24_inst.r_data[3]
.sym 2746 lvds_rx_24_inst.r_data[7]
.sym 2752 lvds_rx_24_inst.r_data[1]
.sym 2758 lvds_rx_24_inst.r_data[5]
.sym 2764 lvds_rx_24_inst.r_data[13]
.sym 2771 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 w_soft_reset_$glb_sr
.sym 2774 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2776 smi_ctrl_ins.r_fifo_24_pull_1
.sym 2777 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 2778 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 2780 smi_ctrl_ins.r_fifo_24_pull
.sym 2781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2787 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2790 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2791 smi_ctrl_ins.int_cnt_24[4]
.sym 2792 rx_24_fifo.rd_addr[3]
.sym 2793 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2795 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2797 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2800 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2803 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 2804 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 2805 rx_24_fifo.wr_addr[6]
.sym 2807 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2811 rx_24_fifo.rd_addr[8]
.sym 2813 rx_24_fifo.rd_addr[9]
.sym 2815 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2818 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2819 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2820 rx_24_fifo.rd_addr[3]
.sym 2828 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 2838 rx_24_fifo.wr_addr[6]
.sym 2846 rx_24_fifo.wr_addr[5]
.sym 2847 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2848 rx_24_fifo.wr_addr[2]
.sym 2850 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2856 rx_24_fifo.wr_addr[8]
.sym 2858 rx_24_fifo.wr_addr[3]
.sym 2859 $nextpnr_ICESTORM_LC_1$O
.sym 2862 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2865 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 2868 rx_24_fifo.wr_addr[2]
.sym 2869 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2871 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 2874 rx_24_fifo.wr_addr[3]
.sym 2875 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 2877 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 2880 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2881 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 2883 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 2885 rx_24_fifo.wr_addr[5]
.sym 2887 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 2889 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 2891 rx_24_fifo.wr_addr[6]
.sym 2893 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 2895 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 2897 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 2899 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 2901 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 2903 rx_24_fifo.wr_addr[8]
.sym 2905 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 2909 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 2910 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 2911 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 2912 rx_24_fifo.wr_addr[5]
.sym 2913 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2914 rx_24_fifo.wr_addr[2]
.sym 2915 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2916 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 2921 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2923 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 2926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2928 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 2929 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2933 rx_24_fifo.rd_addr[8]
.sym 2934 rx_24_fifo.rd_addr[6]
.sym 2935 rx_24_fifo.rd_addr[9]
.sym 2936 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2937 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2938 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 2939 lvds_rx_24_inst.r_data[7]
.sym 2942 rx_24_fifo.wr_addr[8]
.sym 2943 w_rx_24_fifo_empty
.sym 2944 rx_24_fifo.wr_addr[3]
.sym 2949 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 2952 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2954 lvds_rx_24_inst.r_data[1]
.sym 2955 w_rx_24_fifo_push
.sym 2957 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 2965 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 2966 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 2967 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 2968 rx_24_fifo.rd_addr[6]
.sym 2969 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 2970 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 2971 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 2972 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 2973 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 2974 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 2975 rx_24_fifo.rd_addr[5]
.sym 2976 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 2977 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2978 rx_24_fifo.rd_addr[8]
.sym 2980 rx_24_fifo.rd_addr[9]
.sym 2982 rx_24_fifo.wr_addr[9]
.sym 2983 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 2984 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 2985 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 2986 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 2987 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 2989 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 2990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 2991 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 2992 w_rx_24_fifo_push
.sym 2994 $nextpnr_ICESTORM_LC_2$I3
.sym 2997 rx_24_fifo.wr_addr[9]
.sym 2998 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 3004 $nextpnr_ICESTORM_LC_2$I3
.sym 3007 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 3008 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 3009 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 3010 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 3013 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 3014 rx_24_fifo.rd_addr[5]
.sym 3015 w_rx_24_fifo_push
.sym 3016 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 3019 rx_24_fifo.rd_addr[8]
.sym 3020 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 3021 rx_24_fifo.rd_addr[9]
.sym 3022 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 3025 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 3026 rx_24_fifo.rd_addr[6]
.sym 3027 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 3028 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3031 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 3032 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 3033 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 3034 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3037 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3038 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 3039 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 3040 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3046 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 3047 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 3048 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[4]
.sym 3049 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[5]
.sym 3050 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[6]
.sym 3051 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[7]
.sym 3053 w_soft_reset
.sym 3054 w_soft_reset
.sym 3059 w_soft_reset
.sym 3061 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 3066 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 3068 rx_24_fifo.wr_addr[9]
.sym 3070 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 3071 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 3073 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 3078 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 3080 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3082 rx_24_fifo.rd_addr[3]
.sym 3084 w_soft_reset
.sym 3085 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3088 lvds_rx_24_inst.r_data[0]
.sym 3091 lvds_rx_24_inst.o_debug_state[0]
.sym 3099 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3100 rx_24_fifo.rd_addr[3]
.sym 3101 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3103 rx_24_fifo.rd_addr[6]
.sym 3107 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3111 rx_24_fifo.rd_addr[0]
.sym 3112 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3124 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3126 rx_24_fifo.rd_addr[5]
.sym 3129 $nextpnr_ICESTORM_LC_12$O
.sym 3131 rx_24_fifo.rd_addr[0]
.sym 3135 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3138 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3141 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3144 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3145 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3147 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3150 rx_24_fifo.rd_addr[3]
.sym 3151 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3153 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3156 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3157 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3159 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3161 rx_24_fifo.rd_addr[5]
.sym 3163 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3165 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3168 rx_24_fifo.rd_addr[6]
.sym 3169 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3171 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3173 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3175 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3176 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3177 r_counter_$glb_clk
.sym 3178 w_soft_reset_$glb_sr
.sym 3179 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[8]
.sym 3180 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[9]
.sym 3181 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 3182 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3183 rx_24_fifo.wr_addr[8]
.sym 3184 rx_24_fifo.wr_addr[3]
.sym 3185 rx_24_fifo.wr_addr[9]
.sym 3186 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 3193 rx_24_fifo.rd_addr[5]
.sym 3199 rx_24_fifo.rd_addr[3]
.sym 3201 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3204 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3206 rx_24_fifo.rd_addr[3]
.sym 3207 rx_24_fifo.rd_addr[0]
.sym 3208 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3210 rx_24_fifo.rd_addr[5]
.sym 3211 rx_24_fifo.rd_addr[8]
.sym 3212 rx_24_fifo.rd_addr[6]
.sym 3213 rx_24_fifo.rd_addr[9]
.sym 3214 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3220 lvds_rx_24_inst.r_data[2]
.sym 3227 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3232 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 3233 rx_24_fifo.rd_addr[9]
.sym 3234 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3242 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3244 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3246 rx_24_fifo.rd_addr[0]
.sym 3248 rx_24_fifo.rd_addr[8]
.sym 3250 lvds_rx_24_inst.o_debug_state[0]
.sym 3252 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 3257 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 3258 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3260 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3261 w_soft_reset
.sym 3264 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3267 rx_24_fifo.rd_addr[8]
.sym 3268 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3273 rx_24_fifo.rd_addr[9]
.sym 3274 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3278 rx_24_fifo.rd_addr[0]
.sym 3280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3289 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 3291 w_soft_reset
.sym 3295 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3296 lvds_rx_24_inst.o_debug_state[0]
.sym 3297 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3298 w_soft_reset
.sym 3304 rx_24_fifo.rd_addr[0]
.sym 3307 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3308 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 3309 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3310 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 3311 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3312 r_counter_$glb_clk
.sym 3313 w_soft_reset_$glb_sr
.sym 3315 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 3316 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 3317 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 3318 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 3319 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 3320 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 3321 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 3326 i_smi_a2$SB_IO_IN
.sym 3327 rx_24_fifo.wr_addr[9]
.sym 3330 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 3332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3333 rx_24_fifo.rd_addr[3]
.sym 3337 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3342 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 3343 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 3344 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 3345 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 3347 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3348 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3351 i_smi_a2$SB_IO_IN
.sym 3353 rx_24_fifo.rd_addr[3]
.sym 3358 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3367 rx_24_fifo.rd_addr[8]
.sym 3369 w_lvds_rx_24_d1
.sym 3370 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3371 w_lvds_rx_24_d0
.sym 3374 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3376 rx_24_fifo.rd_addr[9]
.sym 3378 w_rx_24_fifo_push
.sym 3380 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3382 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3384 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 3385 lvds_rx_24_inst.r_data[0]
.sym 3390 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 3391 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 3397 w_rx_24_fifo_full
.sym 3398 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3406 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3407 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3408 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3409 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3412 w_lvds_rx_24_d0
.sym 3424 w_lvds_rx_24_d1
.sym 3430 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 3431 rx_24_fifo.rd_addr[8]
.sym 3432 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 3433 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3438 lvds_rx_24_inst.r_data[0]
.sym 3442 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 3443 w_rx_24_fifo_push
.sym 3444 w_rx_24_fifo_full
.sym 3445 rx_24_fifo.rd_addr[9]
.sym 3446 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3448 w_soft_reset_$glb_sr
.sym 3449 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 3450 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 3453 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3455 w_rx_24_fifo_full
.sym 3461 rx_24_fifo.wr_addr[6]
.sym 3464 w_rx_24_fifo_push
.sym 3468 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 3471 lvds_rx_24_inst.r_data[1]
.sym 3473 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3475 rx_24_fifo.rd_addr[6]
.sym 3477 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3478 rx_24_fifo.rd_addr[8]
.sym 3479 lvds_rx_24_inst.r_data[7]
.sym 3480 rx_24_fifo.rd_addr[9]
.sym 3482 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 3504 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3506 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3507 w_soft_reset
.sym 3512 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3517 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3527 w_lvds_rx_24_d1
.sym 3530 w_lvds_rx_24_d0
.sym 3531 lvds_rx_24_inst.o_debug_state[0]
.sym 3532 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3542 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3543 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3544 lvds_rx_24_inst.o_debug_state[0]
.sym 3547 w_lvds_rx_24_d1
.sym 3548 w_lvds_rx_24_d0
.sym 3549 lvds_rx_24_inst.o_debug_state[0]
.sym 3550 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3559 lvds_rx_24_inst.o_debug_state[0]
.sym 3560 w_soft_reset
.sym 3561 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3562 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3565 w_lvds_rx_24_d0
.sym 3566 w_lvds_rx_24_d1
.sym 3567 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3568 lvds_rx_24_inst.o_debug_state[0]
.sym 3578 w_lvds_rx_24_d1
.sym 3579 w_lvds_rx_24_d0
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3582 lvds_clock_$glb_clk
.sym 3583 w_soft_reset_$glb_sr
.sym 3585 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3586 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3587 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3588 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3589 lvds_rx_24_inst.r_phase_count[0]
.sym 3590 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3591 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3598 lvds_rx_24_inst.o_debug_state[0]
.sym 3600 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3601 lvds_rx_24_inst.r_data[0]
.sym 3605 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3607 rx_24_fifo.rd_addr[3]
.sym 3614 w_lvds_rx_09_d1
.sym 3618 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 3630 rx_24_fifo.rd_addr[3]
.sym 3638 w_lvds_rx_24_d1
.sym 3639 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3642 lvds_rx_24_inst.o_debug_state[0]
.sym 3645 w_lvds_rx_24_d0
.sym 3646 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 3659 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3660 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3667 w_soft_reset
.sym 3673 w_lvds_rx_24_d0
.sym 3676 lvds_rx_24_inst.o_debug_state[0]
.sym 3677 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3678 w_soft_reset
.sym 3679 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3682 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 3683 w_lvds_rx_24_d1
.sym 3684 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 3685 w_lvds_rx_24_d0
.sym 3688 w_lvds_rx_24_d1
.sym 3697 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3716 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 3717 lvds_clock_$glb_clk
.sym 3719 w_rx_24_fifo_data[9]
.sym 3724 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3731 w_rx_24_fifo_data[0]
.sym 3732 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 3739 w_rx_24_fifo_data[1]
.sym 3743 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3744 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3745 w_rx_24_fifo_data[11]
.sym 3746 rx_24_fifo.rd_addr[9]
.sym 3747 rx_24_fifo.rd_addr[8]
.sym 3748 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 3750 rx_24_fifo.rd_addr[5]
.sym 3753 rx_24_fifo.rd_addr[6]
.sym 3856 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 3857 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 3866 lvds_rx_09_inst.o_debug_state[1]
.sym 3870 rx_24_fifo.rd_addr[3]
.sym 3871 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 3876 w_rx_24_fifo_data[3]
.sym 3878 lvds_rx_09_inst.o_debug_state[0]
.sym 3898 i_smi_a2$SB_IO_IN
.sym 3990 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 3991 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 3992 lvds_rx_09_inst.r_phase_count[1]
.sym 3993 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 3994 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 3995 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3996 lvds_rx_09_inst.r_phase_count[0]
.sym 4005 lvds_rx_09_inst.o_debug_state[0]
.sym 4018 o_shdn_tx_lna$SB_IO_OUT
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4147 rx_24_fifo.rd_addr[3]
.sym 4238 w_rx_24_fifo_pulled_data[4]
.sym 4242 w_rx_24_fifo_pulled_data[5]
.sym 4284 lvds_rx_24_inst.r_data[29]
.sym 4285 lvds_rx_24_inst.r_data[27]
.sym 4290 lvds_rx_24_inst.r_data[28]
.sym 4291 lvds_rx_24_inst.r_data[26]
.sym 4321 lvds_rx_24_inst.r_data[27]
.sym 4326 lvds_rx_24_inst.r_data[28]
.sym 4337 lvds_rx_24_inst.r_data[29]
.sym 4342 lvds_rx_24_inst.r_data[26]
.sym 4358 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4366 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4370 w_rx_24_fifo_pulled_data[7]
.sym 4393 rx_24_fifo.wr_addr[8]
.sym 4395 rx_24_fifo.wr_addr[3]
.sym 4400 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 4403 w_rx_24_fifo_data[30]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4410 rx_24_fifo.wr_addr[9]
.sym 4421 rx_24_fifo.wr_addr[5]
.sym 4422 rx_24_fifo.wr_addr[2]
.sym 4424 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4426 w_rx_24_fifo_pulled_data[5]
.sym 4430 rx_24_fifo.wr_addr[2]
.sym 4449 lvds_rx_24_inst.r_data[20]
.sym 4458 lvds_rx_24_inst.r_data[24]
.sym 4459 lvds_rx_24_inst.r_data[22]
.sym 4462 lvds_rx_24_inst.r_data[26]
.sym 4465 lvds_rx_24_inst.r_data[25]
.sym 4469 lvds_rx_24_inst.r_data[18]
.sym 4472 lvds_rx_24_inst.r_data[27]
.sym 4478 lvds_rx_24_inst.r_data[22]
.sym 4483 lvds_rx_24_inst.r_data[20]
.sym 4496 lvds_rx_24_inst.r_data[26]
.sym 4499 lvds_rx_24_inst.r_data[24]
.sym 4505 lvds_rx_24_inst.r_data[27]
.sym 4514 lvds_rx_24_inst.r_data[25]
.sym 4520 lvds_rx_24_inst.r_data[18]
.sym 4521 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 w_soft_reset_$glb_sr
.sym 4525 w_rx_24_fifo_pulled_data[12]
.sym 4529 w_rx_24_fifo_pulled_data[13]
.sym 4537 rx_24_fifo.rd_addr[8]
.sym 4541 rx_24_fifo.rd_addr[9]
.sym 4543 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4546 rx_24_fifo.rd_addr[6]
.sym 4550 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 4551 w_rx_24_fifo_data[25]
.sym 4553 rx_24_fifo.rd_addr[5]
.sym 4557 rx_24_fifo.rd_addr[5]
.sym 4565 lvds_rx_24_inst.r_data[19]
.sym 4566 lvds_rx_24_inst.r_data[22]
.sym 4572 lvds_rx_24_inst.r_data[20]
.sym 4573 lvds_rx_24_inst.r_data[24]
.sym 4580 lvds_rx_24_inst.r_data[21]
.sym 4590 lvds_rx_24_inst.r_data[18]
.sym 4611 lvds_rx_24_inst.r_data[24]
.sym 4619 lvds_rx_24_inst.r_data[18]
.sym 4622 lvds_rx_24_inst.r_data[21]
.sym 4630 lvds_rx_24_inst.r_data[22]
.sym 4634 lvds_rx_24_inst.r_data[19]
.sym 4640 lvds_rx_24_inst.r_data[20]
.sym 4644 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4648 w_rx_24_fifo_pulled_data[14]
.sym 4652 w_rx_24_fifo_pulled_data[15]
.sym 4668 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 4670 rx_09_fifo.wr_addr[5]
.sym 4672 w_rx_24_fifo_data[26]
.sym 4673 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 4675 rx_24_fifo.wr_addr[8]
.sym 4677 rx_24_fifo.wr_addr[3]
.sym 4678 w_rx_24_fifo_data[24]
.sym 4681 w_rx_24_fifo_pulled_data[26]
.sym 4688 lvds_rx_24_inst.r_data[23]
.sym 4691 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4695 lvds_rx_24_inst.r_data[17]
.sym 4700 lvds_rx_24_inst.r_data[16]
.sym 4702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4703 w_rx_24_fifo_pulled_data[5]
.sym 4708 w_rx_24_fifo_pulled_data[21]
.sym 4722 lvds_rx_24_inst.r_data[17]
.sym 4741 lvds_rx_24_inst.r_data[16]
.sym 4751 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4752 w_rx_24_fifo_pulled_data[5]
.sym 4753 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4754 w_rx_24_fifo_pulled_data[21]
.sym 4764 lvds_rx_24_inst.r_data[23]
.sym 4767 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4771 w_rx_24_fifo_pulled_data[28]
.sym 4775 w_rx_24_fifo_pulled_data[29]
.sym 4782 rx_24_fifo.rd_addr[8]
.sym 4783 rx_24_fifo.rd_addr[0]
.sym 4784 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4785 rx_24_fifo.rd_addr[9]
.sym 4787 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 4790 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4791 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 4792 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 4794 w_rx_24_fifo_pulled_data[21]
.sym 4795 w_rx_24_fifo_pulled_data[2]
.sym 4796 w_rx_24_fifo_data[27]
.sym 4798 w_rx_24_fifo_data[16]
.sym 4799 w_rx_24_fifo_pulled_data[17]
.sym 4803 rx_24_fifo.wr_addr[9]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4812 lvds_rx_24_inst.r_data[2]
.sym 4814 lvds_rx_24_inst.r_data[4]
.sym 4816 lvds_rx_24_inst.r_data[14]
.sym 4818 lvds_rx_24_inst.r_data[6]
.sym 4819 lvds_rx_24_inst.r_data[10]
.sym 4820 lvds_rx_24_inst.r_data[12]
.sym 4830 lvds_rx_24_inst.r_data[25]
.sym 4831 lvds_rx_24_inst.r_data[3]
.sym 4847 lvds_rx_24_inst.r_data[4]
.sym 4851 lvds_rx_24_inst.r_data[12]
.sym 4857 lvds_rx_24_inst.r_data[2]
.sym 4864 lvds_rx_24_inst.r_data[6]
.sym 4871 lvds_rx_24_inst.r_data[10]
.sym 4876 lvds_rx_24_inst.r_data[25]
.sym 4883 lvds_rx_24_inst.r_data[14]
.sym 4889 lvds_rx_24_inst.r_data[3]
.sym 4890 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 4891 lvds_clock_$glb_clk
.sym 4894 w_rx_24_fifo_pulled_data[30]
.sym 4898 w_rx_24_fifo_pulled_data[31]
.sym 4903 w_rx_24_fifo_data[11]
.sym 4910 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 4913 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4915 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 4919 w_rx_24_fifo_data[18]
.sym 4920 w_rx_24_fifo_data[8]
.sym 4922 w_rx_24_fifo_data[12]
.sym 4923 rx_24_fifo.wr_addr[5]
.sym 4924 w_rx_24_fifo_pulled_data[19]
.sym 4925 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4927 rx_24_fifo.wr_addr[2]
.sym 4928 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 4934 lvds_rx_24_inst.r_data[13]
.sym 4936 lvds_rx_24_inst.r_data[5]
.sym 4938 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4940 smi_ctrl_ins.int_cnt_24[4]
.sym 4942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4944 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4945 lvds_rx_24_inst.r_data[9]
.sym 4948 lvds_rx_24_inst.r_data[15]
.sym 4949 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4953 w_rx_24_fifo_pulled_data[26]
.sym 4955 w_rx_24_fifo_pulled_data[2]
.sym 4956 w_rx_24_fifo_pulled_data[18]
.sym 4959 w_rx_24_fifo_pulled_data[17]
.sym 4960 w_rx_24_fifo_pulled_data[10]
.sym 4962 lvds_rx_24_inst.r_data[8]
.sym 4965 w_rx_24_fifo_pulled_data[1]
.sym 4968 lvds_rx_24_inst.r_data[15]
.sym 4974 lvds_rx_24_inst.r_data[5]
.sym 4979 w_rx_24_fifo_pulled_data[17]
.sym 4980 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4981 w_rx_24_fifo_pulled_data[1]
.sym 4982 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4988 lvds_rx_24_inst.r_data[9]
.sym 4991 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 4992 w_rx_24_fifo_pulled_data[10]
.sym 4993 smi_ctrl_ins.int_cnt_24[4]
.sym 4994 w_rx_24_fifo_pulled_data[26]
.sym 4998 lvds_rx_24_inst.r_data[13]
.sym 5003 w_rx_24_fifo_pulled_data[18]
.sym 5004 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5005 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5006 w_rx_24_fifo_pulled_data[2]
.sym 5009 lvds_rx_24_inst.r_data[8]
.sym 5013 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5017 w_rx_24_fifo_pulled_data[8]
.sym 5021 w_rx_24_fifo_pulled_data[9]
.sym 5028 rx_24_fifo.rd_addr[6]
.sym 5029 rx_24_fifo.rd_addr[8]
.sym 5030 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5033 rx_24_fifo.rd_addr[9]
.sym 5034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 5035 w_rx_24_fifo_empty
.sym 5037 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5041 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 5042 w_rx_24_fifo_pulled_data[18]
.sym 5043 w_rx_24_fifo_data[25]
.sym 5046 w_rx_24_fifo_pulled_data[10]
.sym 5047 w_rx_24_fifo_data[15]
.sym 5049 rx_24_fifo.rd_addr[5]
.sym 5050 smi_ctrl_ins.int_cnt_24[4]
.sym 5051 w_rx_24_fifo_pulled_data[1]
.sym 5058 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5059 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 5062 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5063 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 5064 rx_24_fifo.rd_addr[3]
.sym 5065 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 5066 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 5067 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 5068 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5070 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5072 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 5074 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 5076 smi_ctrl_ins.int_cnt_24[4]
.sym 5077 w_rx_24_fifo_pulled_data[27]
.sym 5078 w_rx_24_fifo_pulled_data[11]
.sym 5079 smi_ctrl_ins.r_fifo_24_pull
.sym 5083 smi_ctrl_ins.r_fifo_24_pull_1
.sym 5084 w_rx_24_fifo_pulled_data[19]
.sym 5087 w_rx_24_fifo_empty
.sym 5088 w_rx_24_fifo_pulled_data[3]
.sym 5091 w_rx_24_fifo_empty
.sym 5092 smi_ctrl_ins.r_fifo_24_pull
.sym 5093 smi_ctrl_ins.r_fifo_24_pull_1
.sym 5096 w_rx_24_fifo_pulled_data[11]
.sym 5097 w_rx_24_fifo_pulled_data[27]
.sym 5098 smi_ctrl_ins.int_cnt_24[4]
.sym 5099 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5104 smi_ctrl_ins.r_fifo_24_pull
.sym 5108 rx_24_fifo.rd_addr[3]
.sym 5109 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 5110 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 5111 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5114 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 5115 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 5116 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 5117 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 5128 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 5132 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5133 w_rx_24_fifo_pulled_data[19]
.sym 5134 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5135 w_rx_24_fifo_pulled_data[3]
.sym 5137 r_counter_$glb_clk
.sym 5138 w_soft_reset_$glb_sr
.sym 5140 w_rx_24_fifo_pulled_data[10]
.sym 5144 w_rx_24_fifo_pulled_data[11]
.sym 5152 rx_24_fifo.wr_addr[9]
.sym 5160 spi_if_ins.r_tx_byte[6]
.sym 5161 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 5163 w_rx_24_fifo_pulled_data[27]
.sym 5164 w_rx_24_fifo_data[26]
.sym 5165 rx_24_fifo.wr_addr[2]
.sym 5166 w_rx_24_fifo_data[24]
.sym 5169 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5171 rx_24_fifo.wr_addr[8]
.sym 5173 rx_24_fifo.wr_addr[3]
.sym 5174 w_rx_24_fifo_pulled_data[3]
.sym 5182 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5183 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 5184 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[4]
.sym 5185 rx_24_fifo.wr_addr[2]
.sym 5186 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 5187 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[7]
.sym 5189 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5190 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 5191 rx_24_fifo.wr_addr[6]
.sym 5193 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[5]
.sym 5194 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[6]
.sym 5197 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5199 rx_24_fifo.wr_addr[5]
.sym 5202 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 5203 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 5204 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 5208 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 5209 rx_24_fifo.wr_addr[2]
.sym 5210 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5211 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5213 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5214 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[7]
.sym 5215 rx_24_fifo.wr_addr[2]
.sym 5216 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 5219 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[6]
.sym 5220 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[5]
.sym 5221 rx_24_fifo.wr_addr[5]
.sym 5222 rx_24_fifo.wr_addr[6]
.sym 5225 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 5226 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 5227 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 5228 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 5231 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5238 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 5243 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5249 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[4]
.sym 5250 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 5251 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5252 rx_24_fifo.wr_addr[2]
.sym 5257 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 5259 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5260 lvds_clock_$glb_clk
.sym 5261 w_soft_reset_$glb_sr
.sym 5263 w_rx_24_fifo_pulled_data[0]
.sym 5267 w_rx_24_fifo_pulled_data[1]
.sym 5271 w_rx_09_fifo_data[3]
.sym 5276 rx_24_fifo.wr_addr[2]
.sym 5277 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 5280 rx_24_fifo.rd_addr[9]
.sym 5281 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5282 rx_24_fifo.wr_addr[5]
.sym 5284 w_rx_09_fifo_push
.sym 5285 rx_24_fifo.rd_addr[8]
.sym 5286 w_rx_24_fifo_pulled_data[17]
.sym 5287 rx_24_fifo.wr_addr[9]
.sym 5288 w_rx_24_fifo_data[27]
.sym 5289 rx_24_fifo.wr_addr[5]
.sym 5291 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5292 w_rx_24_fifo_pulled_data[2]
.sym 5293 rx_24_fifo.wr_addr[2]
.sym 5294 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 5296 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5297 w_rx_24_fifo_pulled_data[21]
.sym 5305 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5306 rx_24_fifo.rd_addr[3]
.sym 5307 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 5308 rx_24_fifo.wr_addr[3]
.sym 5316 rx_24_fifo.rd_addr[5]
.sym 5317 rx_24_fifo.rd_addr[6]
.sym 5318 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5329 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5333 rx_24_fifo.rd_addr[0]
.sym 5335 $nextpnr_ICESTORM_LC_13$O
.sym 5337 rx_24_fifo.rd_addr[0]
.sym 5341 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[2]
.sym 5344 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5347 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[3]
.sym 5350 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5351 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[2]
.sym 5353 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[4]
.sym 5354 rx_24_fifo.wr_addr[3]
.sym 5356 rx_24_fifo.rd_addr[3]
.sym 5357 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[3]
.sym 5359 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[5]
.sym 5362 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 5363 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[4]
.sym 5365 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[6]
.sym 5367 rx_24_fifo.rd_addr[5]
.sym 5369 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[5]
.sym 5371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[7]
.sym 5373 rx_24_fifo.rd_addr[6]
.sym 5375 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[6]
.sym 5377 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[8]
.sym 5379 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5381 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[7]
.sym 5386 w_rx_24_fifo_pulled_data[2]
.sym 5390 w_rx_24_fifo_pulled_data[3]
.sym 5400 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 5401 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5403 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5405 rx_24_fifo.wr_addr[6]
.sym 5408 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 5409 rx_24_fifo.wr_addr[8]
.sym 5411 rx_24_fifo.wr_addr[3]
.sym 5412 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5413 w_rx_24_fifo_data[8]
.sym 5414 w_rx_24_fifo_data[12]
.sym 5419 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 5420 w_rx_24_fifo_pulled_data[19]
.sym 5421 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[8]
.sym 5428 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5429 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5431 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5432 rx_24_fifo.wr_addr[9]
.sym 5434 rx_24_fifo.rd_addr[8]
.sym 5435 rx_24_fifo.rd_addr[9]
.sym 5438 rx_24_fifo.wr_addr[8]
.sym 5440 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 5442 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[8]
.sym 5443 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[9]
.sym 5444 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 5448 rx_24_fifo.rd_addr[6]
.sym 5450 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 5455 rx_24_fifo.rd_addr[5]
.sym 5458 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[9]
.sym 5460 rx_24_fifo.rd_addr[8]
.sym 5462 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[8]
.sym 5464 $nextpnr_ICESTORM_LC_14$I3
.sym 5466 rx_24_fifo.rd_addr[9]
.sym 5468 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[9]
.sym 5474 $nextpnr_ICESTORM_LC_14$I3
.sym 5477 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 5478 rx_24_fifo.rd_addr[6]
.sym 5479 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 5480 rx_24_fifo.rd_addr[5]
.sym 5486 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 5491 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5497 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 5501 rx_24_fifo.wr_addr[8]
.sym 5502 rx_24_fifo.wr_addr[9]
.sym 5503 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[9]
.sym 5504 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[8]
.sym 5505 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5506 lvds_clock_$glb_clk
.sym 5507 w_soft_reset_$glb_sr
.sym 5509 w_rx_24_fifo_pulled_data[20]
.sym 5513 w_rx_24_fifo_pulled_data[21]
.sym 5520 rx_24_fifo.rd_addr[6]
.sym 5521 rx_24_fifo.rd_addr[8]
.sym 5522 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 5524 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 5530 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5531 rx_24_fifo.rd_addr[9]
.sym 5533 w_rx_24_fifo_full
.sym 5534 w_rx_24_fifo_pulled_data[18]
.sym 5535 w_rx_24_fifo_data[15]
.sym 5536 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 5537 rx_24_fifo.wr_addr[8]
.sym 5538 rx_24_fifo.rd_addr[5]
.sym 5539 rx_24_fifo.wr_addr[3]
.sym 5540 rx_24_fifo.wr_addr[6]
.sym 5541 rx_24_fifo.wr_addr[9]
.sym 5554 rx_24_fifo.wr_addr[3]
.sym 5557 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5559 rx_24_fifo.wr_addr[5]
.sym 5560 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5561 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5562 rx_24_fifo.wr_addr[6]
.sym 5563 rx_24_fifo.wr_addr[2]
.sym 5578 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 5581 $nextpnr_ICESTORM_LC_11$O
.sym 5584 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 5587 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 5590 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5591 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 5593 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 5595 rx_24_fifo.wr_addr[2]
.sym 5597 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 5599 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 5602 rx_24_fifo.wr_addr[3]
.sym 5603 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 5605 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 5608 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 5611 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 5614 rx_24_fifo.wr_addr[5]
.sym 5615 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 5617 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 5620 rx_24_fifo.wr_addr[6]
.sym 5621 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 5623 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5626 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5627 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 5632 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5636 w_rx_24_fifo_pulled_data[23]
.sym 5650 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5652 r_tx_data_SB_DFFE_Q_E
.sym 5657 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 5659 $PACKER_VCC_NET
.sym 5661 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 5662 rx_24_fifo.wr_addr[2]
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5666 w_rx_24_fifo_pulled_data[27]
.sym 5667 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5672 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5674 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5675 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5681 rx_24_fifo.wr_addr[8]
.sym 5682 rx_24_fifo.rd_addr[3]
.sym 5683 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 5684 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5689 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5701 rx_24_fifo.wr_addr[9]
.sym 5704 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 5707 rx_24_fifo.wr_addr[8]
.sym 5708 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 5712 rx_24_fifo.wr_addr[9]
.sym 5714 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 5729 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 5730 rx_24_fifo.rd_addr[3]
.sym 5731 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 5732 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 5741 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5742 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5743 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 5744 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5752 lvds_clock_$glb_clk
.sym 5753 w_soft_reset_$glb_sr
.sym 5755 w_rx_24_fifo_pulled_data[24]
.sym 5759 w_rx_24_fifo_pulled_data[25]
.sym 5766 rx_24_fifo.rd_addr[5]
.sym 5768 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5769 rx_24_fifo.rd_addr[0]
.sym 5772 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 5773 rx_24_fifo.rd_addr[9]
.sym 5780 rx_24_fifo.wr_addr[9]
.sym 5781 rx_24_fifo.wr_addr[5]
.sym 5782 w_lvds_rx_09_d0
.sym 5784 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 5785 rx_24_fifo.wr_addr[2]
.sym 5787 w_rx_24_fifo_full
.sym 5789 w_rx_24_fifo_pulled_data[17]
.sym 5797 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 5799 lvds_rx_24_inst.r_phase_count[1]
.sym 5802 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 5805 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 5812 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5813 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5816 lvds_rx_24_inst.o_debug_state[0]
.sym 5817 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5819 $PACKER_VCC_NET
.sym 5822 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5823 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5824 lvds_rx_24_inst.r_phase_count[0]
.sym 5827 $nextpnr_ICESTORM_LC_3$O
.sym 5830 lvds_rx_24_inst.r_phase_count[0]
.sym 5833 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5835 lvds_rx_24_inst.r_phase_count[1]
.sym 5836 $PACKER_VCC_NET
.sym 5837 lvds_rx_24_inst.r_phase_count[0]
.sym 5840 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5841 $PACKER_VCC_NET
.sym 5843 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5846 lvds_rx_24_inst.o_debug_state[0]
.sym 5847 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5848 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 5849 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5852 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5853 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5854 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5855 lvds_rx_24_inst.o_debug_state[0]
.sym 5858 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5864 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5865 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 5867 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5870 lvds_rx_24_inst.o_debug_state[0]
.sym 5871 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5872 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5873 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 5874 w_lvds_rx_24_d1_SB_LUT4_I1_O
.sym 5875 lvds_clock_$glb_clk
.sym 5876 w_soft_reset_$glb_sr
.sym 5878 w_rx_24_fifo_pulled_data[26]
.sym 5882 w_rx_24_fifo_pulled_data[27]
.sym 5893 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 5895 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5898 lvds_rx_09_inst.o_debug_state[0]
.sym 5905 w_soft_reset
.sym 5907 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 5909 rx_24_fifo.wr_addr[8]
.sym 5910 w_rx_24_fifo_data[8]
.sym 5912 w_rx_24_fifo_pulled_data[19]
.sym 5920 w_lvds_rx_09_d1
.sym 5923 w_soft_reset
.sym 5925 lvds_rx_24_inst.r_data[7]
.sym 5931 lvds_rx_09_inst.o_debug_state[1]
.sym 5942 w_lvds_rx_09_d0
.sym 5952 lvds_rx_24_inst.r_data[7]
.sym 5981 w_lvds_rx_09_d0
.sym 5982 w_lvds_rx_09_d1
.sym 5983 w_soft_reset
.sym 5984 lvds_rx_09_inst.o_debug_state[1]
.sym 5997 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 5998 lvds_clock_$glb_clk
.sym 6001 w_rx_24_fifo_pulled_data[16]
.sym 6005 w_rx_24_fifo_pulled_data[17]
.sym 6014 rx_24_fifo.rd_addr[8]
.sym 6015 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6018 o_shdn_tx_lna$SB_IO_OUT
.sym 6020 rx_24_fifo.rd_addr[9]
.sym 6023 rx_24_fifo.rd_addr[6]
.sym 6029 lvds_rx_09_inst.o_debug_state[1]
.sym 6030 w_rx_24_fifo_pulled_data[18]
.sym 6032 rx_24_fifo.wr_addr[3]
.sym 6033 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6035 rx_24_fifo.rd_addr[5]
.sym 6045 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6046 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 6048 lvds_rx_09_inst.o_debug_state[0]
.sym 6052 lvds_rx_09_inst.o_debug_state[1]
.sym 6059 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6060 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 6086 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6087 lvds_rx_09_inst.o_debug_state[0]
.sym 6088 lvds_rx_09_inst.o_debug_state[1]
.sym 6089 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 6092 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 6093 lvds_rx_09_inst.o_debug_state[1]
.sym 6094 lvds_rx_09_inst.o_debug_state[0]
.sym 6095 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6120 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6121 lvds_clock_$glb_clk
.sym 6122 w_soft_reset_$glb_sr
.sym 6124 w_rx_24_fifo_pulled_data[18]
.sym 6128 w_rx_24_fifo_pulled_data[19]
.sym 6138 lvds_rx_09_inst.o_debug_state[1]
.sym 6142 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6147 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6157 $PACKER_VCC_NET
.sym 6166 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6167 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 6168 lvds_rx_09_inst.o_debug_state[0]
.sym 6170 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 6171 lvds_rx_09_inst.r_phase_count[0]
.sym 6176 lvds_rx_09_inst.o_debug_state[0]
.sym 6179 lvds_rx_09_inst.r_phase_count[0]
.sym 6181 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 6182 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 6183 $PACKER_VCC_NET
.sym 6189 lvds_rx_09_inst.o_debug_state[1]
.sym 6191 lvds_rx_09_inst.r_phase_count[1]
.sym 6192 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6193 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 6196 $nextpnr_ICESTORM_LC_0$O
.sym 6198 lvds_rx_09_inst.r_phase_count[0]
.sym 6202 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 6204 lvds_rx_09_inst.r_phase_count[1]
.sym 6205 $PACKER_VCC_NET
.sym 6206 lvds_rx_09_inst.r_phase_count[0]
.sym 6210 $PACKER_VCC_NET
.sym 6211 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 6212 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 6216 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 6221 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 6222 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 6223 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 6224 lvds_rx_09_inst.o_debug_state[0]
.sym 6227 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6228 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 6229 lvds_rx_09_inst.o_debug_state[0]
.sym 6230 lvds_rx_09_inst.o_debug_state[1]
.sym 6233 lvds_rx_09_inst.o_debug_state[0]
.sym 6234 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6235 lvds_rx_09_inst.o_debug_state[1]
.sym 6236 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 6241 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 6243 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 6244 lvds_clock_$glb_clk
.sym 6245 w_soft_reset_$glb_sr
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6250 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6254 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6255 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6256 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6257 rx_24_fifo.rd_addr[6]
.sym 6258 rx_24_fifo.rd_addr[9]
.sym 6261 rx_24_fifo.rd_addr[8]
.sym 6262 rx_24_fifo.rd_addr[5]
.sym 6265 w_rx_24_fifo_data[11]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6301 o_shdn_tx_lna$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6390 rx_24_fifo.wr_addr[8]
.sym 6392 rx_24_fifo.wr_addr[6]
.sym 6395 w_rx_24_fifo_data[29]
.sym 6397 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6399 w_rx_24_fifo_data[28]
.sym 6400 rx_24_fifo.wr_addr[3]
.sym 6408 rx_24_fifo.wr_addr[2]
.sym 6410 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6411 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6412 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6413 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6414 rx_24_fifo.wr_addr[9]
.sym 6415 $PACKER_VCC_NET
.sym 6416 rx_24_fifo.wr_addr[5]
.sym 6428 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 6438 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6439 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6441 rx_24_fifo.wr_addr[2]
.sym 6442 rx_24_fifo.wr_addr[3]
.sym 6443 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6444 rx_24_fifo.wr_addr[5]
.sym 6445 rx_24_fifo.wr_addr[6]
.sym 6446 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6447 rx_24_fifo.wr_addr[8]
.sym 6448 rx_24_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6452 w_rx_24_fifo_data[28]
.sym 6456 w_rx_24_fifo_data[29]
.sym 6459 $PACKER_VCC_NET
.sym 6475 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6480 rx_24_fifo.rd_addr[0]
.sym 6485 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6486 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6490 $PACKER_VCC_NET
.sym 6495 w_smi_data_output[6]
.sym 6498 rx_24_fifo.wr_addr[6]
.sym 6499 w_rx_24_fifo_pulled_data[4]
.sym 6500 rx_24_fifo.wr_addr[6]
.sym 6508 w_rx_24_fifo_pulled_data[7]
.sym 6514 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6517 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 6518 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6528 w_rx_24_fifo_data[30]
.sym 6532 rx_24_fifo.rd_addr[8]
.sym 6536 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6537 rx_24_fifo.rd_addr[0]
.sym 6541 rx_24_fifo.rd_addr[6]
.sym 6542 rx_24_fifo.rd_addr[9]
.sym 6544 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6545 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6546 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6548 w_rx_24_fifo_data[31]
.sym 6549 rx_24_fifo.rd_addr[5]
.sym 6550 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6556 rx_24_fifo.rd_addr[3]
.sym 6557 $PACKER_VCC_NET
.sym 6576 rx_24_fifo.rd_addr[0]
.sym 6577 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6579 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6580 rx_24_fifo.rd_addr[3]
.sym 6581 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6582 rx_24_fifo.rd_addr[5]
.sym 6583 rx_24_fifo.rd_addr[6]
.sym 6584 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6585 rx_24_fifo.rd_addr[8]
.sym 6586 rx_24_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_24_fifo_data[31]
.sym 6597 w_rx_24_fifo_data[30]
.sym 6616 w_rx_24_fifo_pulled_data[4]
.sym 6618 rx_24_fifo.rd_addr[3]
.sym 6619 rx_24_fifo.rd_addr[6]
.sym 6624 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6636 w_rx_24_fifo_data[21]
.sym 6638 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6641 w_rx_24_fifo_data[20]
.sym 6642 rx_24_fifo.wr_addr[9]
.sym 6643 rx_24_fifo.wr_addr[6]
.sym 6644 rx_24_fifo.wr_addr[5]
.sym 6645 rx_24_fifo.wr_addr[2]
.sym 6646 rx_24_fifo.wr_addr[8]
.sym 6650 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6652 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6656 rx_24_fifo.wr_addr[3]
.sym 6657 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6658 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6659 $PACKER_VCC_NET
.sym 6662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 6663 i_smi_a2_SB_LUT4_I1_O[2]
.sym 6665 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 6669 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6678 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6679 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6681 rx_24_fifo.wr_addr[2]
.sym 6682 rx_24_fifo.wr_addr[3]
.sym 6683 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6684 rx_24_fifo.wr_addr[5]
.sym 6685 rx_24_fifo.wr_addr[6]
.sym 6686 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6687 rx_24_fifo.wr_addr[8]
.sym 6688 rx_24_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6692 w_rx_24_fifo_data[20]
.sym 6696 w_rx_24_fifo_data[21]
.sym 6699 $PACKER_VCC_NET
.sym 6702 w_rx_24_fifo_pulled_data[26]
.sym 6707 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6715 rx_09_fifo.wr_addr[7]
.sym 6716 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6717 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6718 w_rx_24_fifo_pulled_data[30]
.sym 6721 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6722 rx_24_fifo.rd_addr[0]
.sym 6724 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6725 $PACKER_VCC_NET
.sym 6726 w_rx_24_fifo_pulled_data[31]
.sym 6727 rx_24_fifo.rd_addr[0]
.sym 6733 rx_24_fifo.rd_addr[5]
.sym 6734 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6736 rx_24_fifo.rd_addr[0]
.sym 6738 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6740 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6745 rx_24_fifo.rd_addr[8]
.sym 6746 rx_24_fifo.rd_addr[9]
.sym 6752 w_rx_24_fifo_data[23]
.sym 6756 rx_24_fifo.rd_addr[3]
.sym 6757 rx_24_fifo.rd_addr[6]
.sym 6759 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6761 $PACKER_VCC_NET
.sym 6762 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6763 w_rx_24_fifo_data[22]
.sym 6767 smi_ctrl_ins.int_cnt_24[4]
.sym 6769 $PACKER_VCC_NET
.sym 6771 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 6780 rx_24_fifo.rd_addr[0]
.sym 6781 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6783 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6784 rx_24_fifo.rd_addr[3]
.sym 6785 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6786 rx_24_fifo.rd_addr[5]
.sym 6787 rx_24_fifo.rd_addr[6]
.sym 6788 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6789 rx_24_fifo.rd_addr[8]
.sym 6790 rx_24_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_24_fifo_data[23]
.sym 6801 w_rx_24_fifo_data[22]
.sym 6811 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6818 $PACKER_VCC_NET
.sym 6819 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6823 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6824 w_rx_24_fifo_data[13]
.sym 6825 rx_24_fifo.wr_addr[6]
.sym 6826 rx_24_fifo.wr_addr[6]
.sym 6828 w_rx_24_fifo_pulled_data[16]
.sym 6834 rx_24_fifo.wr_addr[8]
.sym 6836 w_rx_24_fifo_data[4]
.sym 6840 rx_24_fifo.wr_addr[6]
.sym 6844 rx_24_fifo.wr_addr[3]
.sym 6846 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6847 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6849 w_rx_24_fifo_data[5]
.sym 6854 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6856 rx_24_fifo.wr_addr[2]
.sym 6858 rx_24_fifo.wr_addr[9]
.sym 6860 rx_24_fifo.wr_addr[5]
.sym 6861 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6862 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6863 $PACKER_VCC_NET
.sym 6867 w_rx_24_fifo_data[13]
.sym 6869 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6882 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6883 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 6891 rx_24_fifo.wr_addr[8]
.sym 6892 rx_24_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6896 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6903 $PACKER_VCC_NET
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6911 smi_ctrl_ins.int_cnt_24[4]
.sym 6915 smi_ctrl_ins.soe_and_reset
.sym 6920 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 6921 w_rx_09_fifo_push
.sym 6923 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 6925 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6927 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 6928 w_rx_24_fifo_pulled_data[20]
.sym 6929 w_rx_24_fifo_data[19]
.sym 6930 w_rx_24_fifo_pulled_data[23]
.sym 6940 rx_24_fifo.rd_addr[8]
.sym 6943 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6945 w_rx_24_fifo_data[7]
.sym 6946 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6949 rx_24_fifo.rd_addr[6]
.sym 6950 rx_24_fifo.rd_addr[9]
.sym 6951 rx_24_fifo.rd_addr[0]
.sym 6952 w_rx_24_fifo_data[6]
.sym 6956 $PACKER_VCC_NET
.sym 6957 rx_24_fifo.rd_addr[5]
.sym 6961 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6963 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6964 rx_24_fifo.rd_addr[3]
.sym 6965 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6969 spi_if_ins.spi.r_tx_byte[4]
.sym 6970 spi_if_ins.spi.r_tx_byte[0]
.sym 6971 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6973 spi_if_ins.spi.r_tx_byte[6]
.sym 6975 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6987 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 6988 rx_24_fifo.rd_addr[3]
.sym 6989 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 6990 rx_24_fifo.rd_addr[5]
.sym 6991 rx_24_fifo.rd_addr[6]
.sym 6992 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6993 rx_24_fifo.rd_addr[8]
.sym 6994 rx_24_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_24_fifo_data[7]
.sym 7005 w_rx_24_fifo_data[6]
.sym 7008 w_rx_24_fifo_data[10]
.sym 7022 rx_24_fifo.rd_addr[6]
.sym 7024 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7026 rx_24_fifo.rd_addr[3]
.sym 7029 w_rx_24_fifo_pulled_data[24]
.sym 7030 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7032 w_rx_24_fifo_pulled_data[25]
.sym 7033 w_rx_24_fifo_data[14]
.sym 7044 rx_24_fifo.wr_addr[2]
.sym 7046 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7050 rx_24_fifo.wr_addr[9]
.sym 7051 w_rx_24_fifo_data[16]
.sym 7054 w_rx_24_fifo_data[17]
.sym 7056 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7057 rx_24_fifo.wr_addr[5]
.sym 7058 rx_24_fifo.wr_addr[8]
.sym 7060 rx_24_fifo.wr_addr[6]
.sym 7065 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7066 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7067 $PACKER_VCC_NET
.sym 7068 rx_24_fifo.wr_addr[3]
.sym 7069 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7070 w_rx_09_fifo_push
.sym 7071 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 7072 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7073 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7074 rx_24_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 7075 w_rx_09_fifo_full
.sym 7076 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 7077 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 7086 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7087 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7095 rx_24_fifo.wr_addr[8]
.sym 7096 rx_24_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7100 w_rx_24_fifo_data[16]
.sym 7104 w_rx_24_fifo_data[17]
.sym 7107 $PACKER_VCC_NET
.sym 7109 spi_if_ins.spi.r_tx_byte[6]
.sym 7112 lvds_rx_09_inst.r_data[0]
.sym 7114 spi_if_ins.r_tx_byte[0]
.sym 7120 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 7121 w_rx_24_fifo_pulled_data[2]
.sym 7122 spi_if_ins.r_tx_byte[4]
.sym 7124 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7126 rx_24_fifo.wr_addr[6]
.sym 7127 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7128 rx_24_fifo.rd_addr[8]
.sym 7130 rx_24_fifo.rd_addr[0]
.sym 7131 w_rx_24_fifo_pulled_data[0]
.sym 7132 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7133 $PACKER_VCC_NET
.sym 7135 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7140 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7141 rx_24_fifo.rd_addr[9]
.sym 7144 rx_24_fifo.rd_addr[8]
.sym 7145 rx_24_fifo.rd_addr[5]
.sym 7151 w_rx_24_fifo_data[18]
.sym 7153 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7155 rx_24_fifo.rd_addr[0]
.sym 7156 w_rx_24_fifo_data[19]
.sym 7157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7158 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7160 rx_24_fifo.rd_addr[6]
.sym 7164 rx_24_fifo.rd_addr[3]
.sym 7168 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7169 $PACKER_VCC_NET
.sym 7173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7174 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7176 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 7177 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7178 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7179 rx_24_fifo.wr_addr[6]
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7191 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7197 rx_24_fifo.rd_addr[8]
.sym 7198 rx_24_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_24_fifo_data[19]
.sym 7209 w_rx_24_fifo_data[18]
.sym 7214 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 7217 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7219 rx_24_fifo.wr_addr[3]
.sym 7222 rx_24_fifo.wr_addr[8]
.sym 7223 w_soft_reset
.sym 7224 w_rx_09_fifo_data[0]
.sym 7228 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7229 w_lvds_rx_09_d0
.sym 7230 $PACKER_VCC_NET
.sym 7231 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7233 rx_24_fifo.wr_addr[6]
.sym 7235 $PACKER_VCC_NET
.sym 7236 w_rx_24_fifo_pulled_data[16]
.sym 7237 w_rx_24_fifo_data[13]
.sym 7243 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7244 w_rx_24_fifo_data[25]
.sym 7248 rx_24_fifo.wr_addr[2]
.sym 7253 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7255 $PACKER_VCC_NET
.sym 7257 w_rx_24_fifo_data[24]
.sym 7261 rx_24_fifo.wr_addr[5]
.sym 7262 rx_24_fifo.wr_addr[8]
.sym 7263 rx_24_fifo.wr_addr[3]
.sym 7264 rx_24_fifo.wr_addr[6]
.sym 7270 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7271 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7272 rx_24_fifo.wr_addr[9]
.sym 7273 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7275 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7276 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7277 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7279 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7291 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.wr_addr[9]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7304 w_rx_24_fifo_data[24]
.sym 7308 w_rx_24_fifo_data[25]
.sym 7311 $PACKER_VCC_NET
.sym 7321 rx_24_fifo.wr_addr[6]
.sym 7329 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7330 w_rx_24_fifo_push
.sym 7331 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7334 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7335 w_rx_24_fifo_pulled_data[20]
.sym 7336 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7337 $PACKER_VCC_NET
.sym 7338 w_rx_24_fifo_pulled_data[23]
.sym 7339 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7344 w_rx_24_fifo_data[26]
.sym 7348 rx_24_fifo.rd_addr[8]
.sym 7349 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7350 w_rx_24_fifo_data[27]
.sym 7356 rx_24_fifo.rd_addr[9]
.sym 7357 rx_24_fifo.rd_addr[6]
.sym 7360 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7362 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7364 rx_24_fifo.rd_addr[0]
.sym 7365 rx_24_fifo.rd_addr[3]
.sym 7369 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7370 rx_24_fifo.rd_addr[5]
.sym 7372 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7373 $PACKER_VCC_NET
.sym 7383 w_rx_24_fifo_push
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7395 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7396 rx_24_fifo.rd_addr[3]
.sym 7397 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7402 rx_24_fifo.rd_addr[9]
.sym 7403 r_counter_$glb_clk
.sym 7404 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[27]
.sym 7413 w_rx_24_fifo_data[26]
.sym 7428 i_smi_a3$SB_IO_IN
.sym 7429 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 7430 w_rx_24_fifo_data[14]
.sym 7432 w_rx_24_fifo_pulled_data[24]
.sym 7435 lvds_rx_24_inst.r_push
.sym 7436 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7437 rx_24_fifo.rd_addr[6]
.sym 7440 w_rx_24_fifo_pulled_data[25]
.sym 7446 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7452 rx_24_fifo.wr_addr[2]
.sym 7455 w_rx_24_fifo_data[12]
.sym 7456 rx_24_fifo.wr_addr[5]
.sym 7457 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7458 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7459 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7462 rx_24_fifo.wr_addr[6]
.sym 7464 w_rx_24_fifo_data[13]
.sym 7466 rx_24_fifo.wr_addr[8]
.sym 7467 rx_24_fifo.wr_addr[3]
.sym 7474 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7475 $PACKER_VCC_NET
.sym 7476 rx_24_fifo.wr_addr[9]
.sym 7481 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7483 w_rx_24_fifo_data[3]
.sym 7484 w_rx_24_fifo_data[2]
.sym 7494 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7495 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7497 rx_24_fifo.wr_addr[2]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7500 rx_24_fifo.wr_addr[5]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7504 rx_24_fifo.wr_addr[9]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7508 w_rx_24_fifo_data[12]
.sym 7512 w_rx_24_fifo_data[13]
.sym 7515 $PACKER_VCC_NET
.sym 7521 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 7530 w_rx_24_fifo_full
.sym 7532 rx_24_fifo.rd_addr[0]
.sym 7533 $PACKER_VCC_NET
.sym 7535 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7536 rx_24_fifo.rd_addr[8]
.sym 7540 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7553 rx_24_fifo.rd_addr[5]
.sym 7554 rx_24_fifo.rd_addr[0]
.sym 7555 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7556 rx_24_fifo.rd_addr[9]
.sym 7557 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7558 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7561 rx_24_fifo.rd_addr[8]
.sym 7563 w_rx_24_fifo_data[15]
.sym 7565 rx_24_fifo.rd_addr[3]
.sym 7566 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7568 w_rx_24_fifo_data[14]
.sym 7575 rx_24_fifo.rd_addr[6]
.sym 7577 $PACKER_VCC_NET
.sym 7579 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7580 w_rx_24_fifo_data[2]
.sym 7582 lvds_rx_24_inst.r_push
.sym 7583 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 7586 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 7587 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7596 rx_24_fifo.rd_addr[0]
.sym 7597 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7599 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7600 rx_24_fifo.rd_addr[3]
.sym 7601 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7602 rx_24_fifo.rd_addr[5]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7606 rx_24_fifo.rd_addr[9]
.sym 7607 r_counter_$glb_clk
.sym 7608 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_24_fifo_data[15]
.sym 7617 w_rx_24_fifo_data[14]
.sym 7629 w_soft_reset
.sym 7634 w_lvds_rx_09_d0
.sym 7635 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7636 w_rx_24_fifo_pulled_data[16]
.sym 7638 $PACKER_VCC_NET
.sym 7642 w_soft_reset
.sym 7645 w_lvds_rx_09_d1
.sym 7652 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7654 rx_24_fifo.wr_addr[8]
.sym 7658 rx_24_fifo.wr_addr[9]
.sym 7659 rx_24_fifo.wr_addr[6]
.sym 7661 rx_24_fifo.wr_addr[2]
.sym 7663 $PACKER_VCC_NET
.sym 7664 rx_24_fifo.wr_addr[3]
.sym 7665 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7666 w_rx_24_fifo_data[0]
.sym 7668 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7672 w_rx_24_fifo_data[1]
.sym 7673 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7676 rx_24_fifo.wr_addr[5]
.sym 7678 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7682 $PACKER_VCC_NET
.sym 7685 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 7689 lvds_rx_09_inst.r_push
.sym 7698 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7699 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7701 rx_24_fifo.wr_addr[2]
.sym 7702 rx_24_fifo.wr_addr[3]
.sym 7703 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7704 rx_24_fifo.wr_addr[5]
.sym 7705 rx_24_fifo.wr_addr[6]
.sym 7706 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7707 rx_24_fifo.wr_addr[8]
.sym 7708 rx_24_fifo.wr_addr[9]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7712 w_rx_24_fifo_data[0]
.sym 7716 w_rx_24_fifo_data[1]
.sym 7719 $PACKER_VCC_NET
.sym 7726 lvds_rx_09_inst.o_debug_state[1]
.sym 7732 w_rx_24_fifo_full
.sym 7738 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7739 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7743 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 7745 $PACKER_VCC_NET
.sym 7747 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7752 w_rx_24_fifo_data[2]
.sym 7754 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7755 rx_24_fifo.rd_addr[9]
.sym 7756 rx_24_fifo.rd_addr[6]
.sym 7761 rx_24_fifo.rd_addr[0]
.sym 7762 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7765 $PACKER_VCC_NET
.sym 7766 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7767 rx_24_fifo.rd_addr[8]
.sym 7768 w_rx_24_fifo_data[3]
.sym 7775 rx_24_fifo.rd_addr[5]
.sym 7778 rx_24_fifo.rd_addr[3]
.sym 7779 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7781 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7800 rx_24_fifo.rd_addr[0]
.sym 7801 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7803 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7804 rx_24_fifo.rd_addr[3]
.sym 7805 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7806 rx_24_fifo.rd_addr[5]
.sym 7807 rx_24_fifo.rd_addr[6]
.sym 7808 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7809 rx_24_fifo.rd_addr[8]
.sym 7810 rx_24_fifo.rd_addr[9]
.sym 7811 r_counter_$glb_clk
.sym 7812 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_24_fifo_data[3]
.sym 7821 w_rx_24_fifo_data[2]
.sym 7833 $PACKER_VCC_NET
.sym 7834 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 7838 rx_24_fifo.wr_addr[6]
.sym 7854 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7856 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7857 rx_24_fifo.wr_addr[9]
.sym 7858 rx_24_fifo.wr_addr[8]
.sym 7860 rx_24_fifo.wr_addr[2]
.sym 7861 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7862 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7863 rx_24_fifo.wr_addr[6]
.sym 7864 rx_24_fifo.wr_addr[5]
.sym 7867 w_rx_24_fifo_data[8]
.sym 7870 w_rx_24_fifo_data[9]
.sym 7871 rx_24_fifo.wr_addr[3]
.sym 7883 $PACKER_VCC_NET
.sym 7885 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7902 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7903 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7905 rx_24_fifo.wr_addr[2]
.sym 7906 rx_24_fifo.wr_addr[3]
.sym 7907 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 7908 rx_24_fifo.wr_addr[5]
.sym 7909 rx_24_fifo.wr_addr[6]
.sym 7910 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 7911 rx_24_fifo.wr_addr[8]
.sym 7912 rx_24_fifo.wr_addr[9]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 rx_24_fifo.mem_i.0.0.0_WCLKE
.sym 7916 w_rx_24_fifo_data[8]
.sym 7920 w_rx_24_fifo_data[9]
.sym 7923 $PACKER_VCC_NET
.sym 7928 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 7941 $PACKER_VCC_NET
.sym 7943 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7948 rx_24_fifo.rd_addr[0]
.sym 7956 rx_24_fifo.rd_addr[8]
.sym 7958 rx_24_fifo.rd_addr[0]
.sym 7959 rx_24_fifo.rd_addr[5]
.sym 7960 w_rx_24_fifo_data[11]
.sym 7962 rx_24_fifo.rd_addr[6]
.sym 7963 rx_24_fifo.rd_addr[9]
.sym 7966 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 7967 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 7968 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7969 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 7971 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 7975 rx_24_fifo.rd_addr[3]
.sym 7976 $PACKER_VCC_NET
.sym 7985 w_rx_24_fifo_data[10]
.sym 8000 rx_24_fifo.rd_addr[0]
.sym 8001 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8003 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 8004 rx_24_fifo.rd_addr[3]
.sym 8005 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 8006 rx_24_fifo.rd_addr[5]
.sym 8007 rx_24_fifo.rd_addr[6]
.sym 8008 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8009 rx_24_fifo.rd_addr[8]
.sym 8010 rx_24_fifo.rd_addr[9]
.sym 8011 r_counter_$glb_clk
.sym 8012 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_24_fifo_data[11]
.sym 8021 w_rx_24_fifo_data[10]
.sym 8038 $PACKER_VCC_NET
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8104 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8124 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 8133 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8152 w_smi_data_output[1]
.sym 8153 w_smi_data_output[3]
.sym 8247 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8248 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 8249 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 8250 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 8251 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 8252 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 8253 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 8275 w_smi_data_output[2]
.sym 8302 i_smi_a2_SB_LUT4_I1_O[2]
.sym 8306 w_rx_09_fifo_push
.sym 8307 w_soft_reset
.sym 8329 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 8331 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8340 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8354 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 8392 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 8393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8394 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 8395 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8405 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 8406 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 8407 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8409 rx_09_fifo.wr_addr[9]
.sym 8410 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 8411 rx_09_fifo.wr_addr[5]
.sym 8412 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 8413 $PACKER_VCC_NET
.sym 8416 $PACKER_VCC_NET
.sym 8427 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8430 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8435 smi_ctrl_ins.int_cnt_24[4]
.sym 8437 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 8439 lvds_rx_09_inst.r_data[23]
.sym 8440 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 8531 lvds_rx_09_inst.r_data[23]
.sym 8544 w_smi_data_output[6]
.sym 8554 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8555 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8560 w_smi_data_output[2]
.sym 8561 rx_09_fifo.rd_addr[8]
.sym 8562 lvds_rx_09_inst.r_data[1]
.sym 8563 smi_ctrl_ins.int_cnt_24[4]
.sym 8570 w_rx_24_fifo_pulled_data[7]
.sym 8572 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8573 w_rx_24_fifo_pulled_data[23]
.sym 8574 w_rx_24_fifo_pulled_data[15]
.sym 8575 w_rx_24_fifo_pulled_data[4]
.sym 8576 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8578 w_rx_24_fifo_pulled_data[14]
.sym 8579 w_rx_24_fifo_pulled_data[20]
.sym 8580 smi_ctrl_ins.int_cnt_24[4]
.sym 8582 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8583 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8584 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8586 w_rx_24_fifo_pulled_data[28]
.sym 8588 w_rx_24_fifo_pulled_data[30]
.sym 8589 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8590 w_rx_24_fifo_pulled_data[29]
.sym 8594 w_rx_24_fifo_pulled_data[12]
.sym 8595 smi_ctrl_ins.int_cnt_24[4]
.sym 8596 w_rx_24_fifo_pulled_data[31]
.sym 8598 w_rx_24_fifo_pulled_data[13]
.sym 8600 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 8602 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8603 w_rx_24_fifo_pulled_data[20]
.sym 8604 w_rx_24_fifo_pulled_data[4]
.sym 8605 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8608 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8609 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8610 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8611 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 8620 w_rx_24_fifo_pulled_data[30]
.sym 8621 smi_ctrl_ins.int_cnt_24[4]
.sym 8622 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8623 w_rx_24_fifo_pulled_data[14]
.sym 8626 w_rx_24_fifo_pulled_data[12]
.sym 8627 smi_ctrl_ins.int_cnt_24[4]
.sym 8628 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8629 w_rx_24_fifo_pulled_data[28]
.sym 8632 smi_ctrl_ins.int_cnt_24[4]
.sym 8633 w_rx_24_fifo_pulled_data[31]
.sym 8634 w_rx_24_fifo_pulled_data[15]
.sym 8635 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8638 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8639 w_rx_24_fifo_pulled_data[7]
.sym 8640 w_rx_24_fifo_pulled_data[23]
.sym 8641 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8644 smi_ctrl_ins.int_cnt_24[4]
.sym 8645 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8646 w_rx_24_fifo_pulled_data[29]
.sym 8647 w_rx_24_fifo_pulled_data[13]
.sym 8652 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 8653 lvds_rx_09_inst.r_data[3]
.sym 8657 lvds_rx_09_inst.r_data[15]
.sym 8661 rx_24_fifo.wr_addr[6]
.sym 8663 w_rx_09_fifo_push
.sym 8667 w_rx_24_fifo_pulled_data[20]
.sym 8669 w_rx_24_fifo_pulled_data[23]
.sym 8671 lvds_rx_09_inst.r_data[5]
.sym 8673 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8674 w_rx_24_fifo_pulled_data[7]
.sym 8678 lvds_rx_09_inst.r_data[21]
.sym 8681 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8682 lvds_rx_09_inst.r_data[13]
.sym 8692 smi_ctrl_ins.soe_and_reset
.sym 8703 smi_ctrl_ins.int_cnt_24[4]
.sym 8711 $PACKER_VCC_NET
.sym 8715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8719 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8745 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8746 smi_ctrl_ins.int_cnt_24[4]
.sym 8757 $PACKER_VCC_NET
.sym 8767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8771 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8772 smi_ctrl_ins.soe_and_reset
.sym 8773 w_soft_reset_$glb_sr
.sym 8774 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 8777 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 8778 w_rx_24_fifo_empty
.sym 8779 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8780 smi_ctrl_ins.r_fifo_09_pull
.sym 8781 w_rx_09_fifo_empty
.sym 8787 lvds_rx_09_inst.r_data[15]
.sym 8797 lvds_rx_09_inst.r_data[3]
.sym 8798 w_rx_09_fifo_push
.sym 8799 w_rx_24_fifo_empty
.sym 8800 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 8801 smi_ctrl_ins.int_cnt_24[4]
.sym 8802 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 8805 w_rx_09_fifo_empty
.sym 8806 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8807 $PACKER_VCC_NET
.sym 8808 w_rx_09_fifo_full
.sym 8809 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8818 w_rx_24_fifo_pulled_data[0]
.sym 8821 w_rx_24_fifo_pulled_data[16]
.sym 8822 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8825 lvds_rx_24_inst.r_data[11]
.sym 8826 smi_ctrl_ins.int_cnt_24[4]
.sym 8830 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8832 w_rx_24_fifo_pulled_data[8]
.sym 8834 w_rx_24_fifo_pulled_data[24]
.sym 8838 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8844 w_rx_24_fifo_pulled_data[9]
.sym 8845 w_rx_24_fifo_pulled_data[25]
.sym 8854 lvds_rx_24_inst.r_data[11]
.sym 8866 w_rx_24_fifo_pulled_data[0]
.sym 8867 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8869 w_rx_24_fifo_pulled_data[16]
.sym 8872 w_rx_24_fifo_pulled_data[9]
.sym 8873 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8874 smi_ctrl_ins.int_cnt_24[4]
.sym 8875 w_rx_24_fifo_pulled_data[25]
.sym 8890 w_rx_24_fifo_pulled_data[8]
.sym 8891 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8892 w_rx_24_fifo_pulled_data[24]
.sym 8893 smi_ctrl_ins.int_cnt_24[4]
.sym 8894 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8897 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8898 lvds_rx_09_inst.r_data[9]
.sym 8899 lvds_rx_09_inst.r_data[7]
.sym 8900 lvds_rx_09_inst.r_data[13]
.sym 8901 lvds_rx_09_inst.r_data[0]
.sym 8902 lvds_rx_09_inst.r_data[11]
.sym 8908 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 8910 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8911 lvds_rx_24_inst.r_data[11]
.sym 8912 w_rx_24_fifo_pulled_data[0]
.sym 8913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 8916 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 8917 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8921 lvds_rx_09_inst.r_push
.sym 8923 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8924 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 8925 w_rx_24_fifo_empty
.sym 8926 rx_24_fifo.rd_addr[5]
.sym 8927 lvds_rx_09_inst.r_data[23]
.sym 8928 rx_24_fifo.rd_addr[3]
.sym 8940 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 8942 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 8945 spi_if_ins.r_tx_byte[0]
.sym 8948 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 8949 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8950 rx_24_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 8951 spi_if_ins.r_tx_byte[4]
.sym 8960 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 8969 spi_if_ins.r_tx_byte[6]
.sym 8980 spi_if_ins.r_tx_byte[4]
.sym 8986 spi_if_ins.r_tx_byte[0]
.sym 8991 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 9004 spi_if_ins.r_tx_byte[6]
.sym 9013 rx_24_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 9014 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 9016 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 9017 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 9018 r_counter_$glb_clk
.sym 9019 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 9020 w_rx_09_fifo_data[0]
.sym 9021 w_rx_09_fifo_data[29]
.sym 9023 w_rx_09_fifo_data[9]
.sym 9027 w_rx_09_fifo_data[3]
.sym 9033 spi_if_ins.spi.r_tx_bit_count[2]
.sym 9036 w_lvds_rx_09_d0
.sym 9038 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9044 $PACKER_VCC_NET
.sym 9048 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9050 rx_24_fifo.wr_addr[9]
.sym 9054 lvds_rx_09_inst.r_data[1]
.sym 9055 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9062 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9063 w_soft_reset
.sym 9064 w_rx_24_fifo_push
.sym 9065 rx_24_fifo.rd_addr[6]
.sym 9067 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9068 rx_24_fifo.wr_addr[9]
.sym 9069 w_rx_24_fifo_empty
.sym 9071 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9072 rx_24_fifo.wr_addr[8]
.sym 9075 rx_24_fifo.wr_addr[3]
.sym 9076 rx_24_fifo.wr_addr[6]
.sym 9077 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9078 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9079 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9080 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 9081 lvds_rx_09_inst.r_push
.sym 9082 rx_24_fifo.rd_addr[8]
.sym 9086 rx_24_fifo.rd_addr[5]
.sym 9087 rx_24_fifo.wr_addr[2]
.sym 9088 rx_24_fifo.rd_addr[3]
.sym 9089 rx_24_fifo.rd_addr[9]
.sym 9090 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9091 rx_24_fifo.wr_addr[5]
.sym 9092 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9094 lvds_rx_09_inst.r_push
.sym 9100 rx_24_fifo.wr_addr[3]
.sym 9101 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 9102 rx_24_fifo.wr_addr[2]
.sym 9103 rx_24_fifo.rd_addr[3]
.sym 9108 w_soft_reset
.sym 9109 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 9112 w_rx_24_fifo_push
.sym 9115 w_soft_reset
.sym 9118 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9119 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9120 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9121 w_rx_24_fifo_empty
.sym 9124 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9125 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9126 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9127 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9130 rx_24_fifo.wr_addr[8]
.sym 9131 rx_24_fifo.rd_addr[8]
.sym 9132 rx_24_fifo.rd_addr[5]
.sym 9133 rx_24_fifo.wr_addr[5]
.sym 9136 rx_24_fifo.rd_addr[9]
.sym 9137 rx_24_fifo.wr_addr[6]
.sym 9138 rx_24_fifo.wr_addr[9]
.sym 9139 rx_24_fifo.rd_addr[6]
.sym 9141 lvds_clock_$glb_clk
.sym 9142 w_soft_reset_$glb_sr
.sym 9143 lvds_rx_09_inst.r_data[25]
.sym 9144 lvds_rx_09_inst.r_data[27]
.sym 9146 lvds_rx_09_inst.r_data[1]
.sym 9148 lvds_rx_09_inst.r_data[29]
.sym 9149 lvds_rx_09_inst.r_data[26]
.sym 9150 lvds_rx_09_inst.r_data[28]
.sym 9155 spi_if_ins.r_tx_byte[7]
.sym 9156 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 9160 w_rx_24_fifo_push
.sym 9161 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 9166 w_lvds_rx_09_d0
.sym 9168 $PACKER_VCC_NET
.sym 9171 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9173 rx_24_fifo.wr_addr[6]
.sym 9174 w_rx_09_fifo_full
.sym 9176 lvds_rx_09_inst.r_data[9]
.sym 9186 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9187 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9190 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9194 rx_24_fifo.rd_addr[0]
.sym 9195 w_soft_reset
.sym 9196 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9201 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9202 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9206 w_rx_24_fifo_push
.sym 9210 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9211 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 9212 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 9213 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9215 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9223 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9224 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9225 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9226 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9229 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9230 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9232 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 9241 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9244 rx_24_fifo.rd_addr[0]
.sym 9248 w_soft_reset
.sym 9250 w_rx_24_fifo_push
.sym 9253 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 9261 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9263 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9264 lvds_clock_$glb_clk
.sym 9265 w_soft_reset_$glb_sr
.sym 9266 w_rx_09_fifo_data[31]
.sym 9268 w_rx_09_fifo_data[11]
.sym 9270 w_rx_09_fifo_data[15]
.sym 9279 lvds_rx_09_inst.r_data[26]
.sym 9280 w_lvds_rx_09_d1
.sym 9281 w_soft_reset
.sym 9283 lvds_rx_09_inst.r_data[28]
.sym 9291 w_rx_09_fifo_data[15]
.sym 9294 $PACKER_VCC_NET
.sym 9301 lvds_rx_24_inst.o_debug_state[0]
.sym 9312 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9314 rx_24_fifo.rd_addr[0]
.sym 9318 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9336 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9346 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9353 rx_24_fifo.rd_addr[0]
.sym 9354 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9358 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9373 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9386 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9387 lvds_clock_$glb_clk
.sym 9388 w_soft_reset_$glb_sr
.sym 9391 r_tx_data[4]
.sym 9409 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9413 lvds_rx_09_inst.r_push
.sym 9418 w_soft_reset
.sym 9424 lvds_rx_09_inst.o_debug_state[0]
.sym 9458 lvds_rx_24_inst.r_push
.sym 9505 lvds_rx_24_inst.r_push
.sym 9510 lvds_clock_$glb_clk
.sym 9511 w_soft_reset_$glb_sr
.sym 9529 w_soft_reset
.sym 9536 $PACKER_VCC_NET
.sym 9538 w_rx_24_fifo_data[3]
.sym 9542 lvds_rx_09_inst.o_debug_state[1]
.sym 9568 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9573 lvds_rx_24_inst.r_data[1]
.sym 9583 lvds_rx_24_inst.r_data[0]
.sym 9605 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9619 lvds_rx_24_inst.r_data[1]
.sym 9625 lvds_rx_24_inst.r_data[0]
.sym 9632 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9633 lvds_clock_$glb_clk
.sym 9636 lvds_rx_09_inst.o_debug_state[1]
.sym 9640 lvds_rx_09_inst.o_debug_state[0]
.sym 9659 lvds_rx_24_inst.r_data[1]
.sym 9662 lvds_rx_09_inst.o_debug_state[0]
.sym 9664 $PACKER_VCC_NET
.sym 9667 w_rx_09_fifo_full
.sym 9679 w_rx_24_fifo_full
.sym 9682 w_rx_24_fifo_data[2]
.sym 9687 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9688 w_soft_reset
.sym 9693 w_lvds_rx_09_d0
.sym 9694 w_lvds_rx_09_d1
.sym 9695 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9696 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9697 lvds_rx_09_inst.o_debug_state[0]
.sym 9701 lvds_rx_09_inst.o_debug_state[1]
.sym 9702 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9703 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9707 lvds_rx_24_inst.o_debug_state[0]
.sym 9711 w_rx_24_fifo_data[2]
.sym 9722 w_rx_24_fifo_full
.sym 9723 lvds_rx_24_inst.o_debug_state[0]
.sym 9724 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9727 lvds_rx_09_inst.o_debug_state[0]
.sym 9728 lvds_rx_09_inst.o_debug_state[1]
.sym 9729 w_lvds_rx_09_d0
.sym 9730 w_lvds_rx_09_d1
.sym 9745 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 9746 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9748 w_soft_reset
.sym 9751 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 9752 lvds_rx_24_inst.o_debug_state[0]
.sym 9753 w_soft_reset
.sym 9754 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 9755 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9756 lvds_clock_$glb_clk
.sym 9757 w_soft_reset_$glb_sr
.sym 9772 w_lvds_rx_09_d1
.sym 9781 w_lvds_rx_09_d0
.sym 9790 $PACKER_VCC_NET
.sym 9793 lvds_rx_24_inst.o_debug_state[0]
.sym 9802 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9808 lvds_rx_09_inst.o_debug_state[1]
.sym 9811 w_soft_reset
.sym 9812 lvds_rx_09_inst.o_debug_state[0]
.sym 9826 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 9827 w_rx_09_fifo_full
.sym 9850 w_soft_reset
.sym 9851 lvds_rx_09_inst.o_debug_state[0]
.sym 9852 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9853 lvds_rx_09_inst.o_debug_state[1]
.sym 9874 w_rx_09_fifo_full
.sym 9875 lvds_rx_09_inst.o_debug_state[1]
.sym 9877 lvds_rx_09_inst.o_debug_state[0]
.sym 9878 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 9879 lvds_clock_$glb_clk
.sym 9880 w_soft_reset_$glb_sr
.sym 9893 $PACKER_VCC_NET
.sym 9916 lvds_rx_09_inst.r_push
.sym 10143 o_shdn_rx_lna$SB_IO_OUT
.sym 10160 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10223 w_smi_data_output[2]
.sym 10224 w_smi_data_output[1]
.sym 10226 spi_if_ins.spi.r2_rx_done
.sym 10227 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10229 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10230 spi_if_ins.spi.r3_rx_done
.sym 10231 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10232 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 10233 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10260 w_smi_data_output[0]
.sym 10285 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10287 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10297 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10299 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10337 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10338 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10339 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10340 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 10355 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 10356 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10357 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 10358 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10359 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10360 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 10361 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10366 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10371 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10396 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 10410 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10415 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 10420 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10434 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10437 rx_09_fifo.wr_addr[5]
.sym 10444 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10451 rx_09_fifo.wr_addr[6]
.sym 10452 rx_09_fifo.wr_addr[8]
.sym 10453 rx_09_fifo.wr_addr[7]
.sym 10454 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10457 rx_09_fifo.wr_addr[3]
.sym 10462 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10463 $nextpnr_ICESTORM_LC_7$O
.sym 10465 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10469 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 10472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10473 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10475 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10477 rx_09_fifo.wr_addr[3]
.sym 10479 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 10481 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 10483 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10485 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10487 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 10490 rx_09_fifo.wr_addr[5]
.sym 10491 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 10493 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 10495 rx_09_fifo.wr_addr[6]
.sym 10497 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 10499 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 10502 rx_09_fifo.wr_addr[7]
.sym 10503 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 10505 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10508 rx_09_fifo.wr_addr[8]
.sym 10509 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 10513 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 10514 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 10515 rx_09_fifo.wr_addr[3]
.sym 10516 rx_09_fifo.wr_addr[0]
.sym 10517 rx_09_fifo.wr_addr[6]
.sym 10518 rx_09_fifo.wr_addr[8]
.sym 10519 rx_09_fifo.wr_addr[7]
.sym 10520 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10535 rx_09_fifo.rd_addr[8]
.sym 10536 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 10537 rx_09_fifo.wr_addr[9]
.sym 10539 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10540 rx_09_fifo.wr_addr[8]
.sym 10541 rx_09_fifo.wr_addr[5]
.sym 10542 rx_09_fifo.wr_addr[7]
.sym 10543 rx_09_fifo.rd_addr[6]
.sym 10545 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10549 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10555 w_rx_09_fifo_push
.sym 10556 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10558 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10559 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10561 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 10563 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 10564 w_soft_reset
.sym 10566 rx_09_fifo.wr_addr[9]
.sym 10572 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10579 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 10583 rx_09_fifo.rd_addr[8]
.sym 10586 $nextpnr_ICESTORM_LC_8$I3
.sym 10588 rx_09_fifo.wr_addr[9]
.sym 10590 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 10596 $nextpnr_ICESTORM_LC_8$I3
.sym 10600 w_rx_09_fifo_push
.sym 10602 w_soft_reset
.sym 10606 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10613 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 10620 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10624 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10629 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 10630 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 10631 w_rx_09_fifo_push
.sym 10632 rx_09_fifo.rd_addr[8]
.sym 10633 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10634 lvds_clock_$glb_clk
.sym 10635 w_soft_reset_$glb_sr
.sym 10636 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10637 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 10638 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10639 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 10640 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 10641 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10642 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 10643 lvds_rx_09_inst.r_data[5]
.sym 10649 rx_09_fifo.wr_addr[7]
.sym 10650 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10652 lvds_rx_09_inst.r_data[21]
.sym 10653 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 10655 w_rx_09_fifo_data[4]
.sym 10656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10658 rx_09_fifo.wr_addr[9]
.sym 10660 rx_09_fifo.rd_addr[9]
.sym 10663 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10664 rx_09_fifo.wr_addr[6]
.sym 10665 rx_09_fifo.wr_addr[9]
.sym 10667 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10668 rx_09_fifo.wr_addr[7]
.sym 10670 rx_09_fifo.rd_addr[8]
.sym 10708 lvds_rx_09_inst.r_data[21]
.sym 10729 lvds_rx_09_inst.r_data[21]
.sym 10756 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10758 w_soft_reset_$glb_sr
.sym 10761 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10763 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 10764 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 10765 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 10766 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 10772 $PACKER_VCC_NET
.sym 10774 w_rx_09_fifo_empty
.sym 10776 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10777 w_rx_09_fifo_full
.sym 10778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 10779 lvds_rx_09_inst.r_data[23]
.sym 10780 w_soft_reset
.sym 10782 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10786 w_rx_09_fifo_empty
.sym 10792 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10793 lvds_rx_09_inst.r_data[5]
.sym 10801 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10806 lvds_rx_09_inst.r_data[1]
.sym 10808 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10813 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10822 lvds_rx_09_inst.r_data[13]
.sym 10827 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10839 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 10840 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10841 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10842 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10845 lvds_rx_09_inst.r_data[1]
.sym 10869 lvds_rx_09_inst.r_data[13]
.sym 10879 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 10880 lvds_clock_$glb_clk
.sym 10881 w_soft_reset_$glb_sr
.sym 10882 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 10883 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 10884 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 10885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 10886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 10887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10888 spi_if_ins.state_if[1]
.sym 10889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 10906 w_rx_24_fifo_empty
.sym 10912 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 10915 spi_if_ins.spi.r_tx_byte[1]
.sym 10917 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10925 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10926 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 10928 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10929 smi_ctrl_ins.r_fifo_09_pull
.sym 10930 w_rx_09_fifo_empty
.sym 10932 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 10933 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10934 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10937 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 10944 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10946 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10952 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10954 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 10956 smi_ctrl_ins.r_fifo_09_pull
.sym 10957 w_rx_09_fifo_empty
.sym 10959 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10974 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10976 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10977 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 10980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10981 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10982 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10983 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10989 smi_ctrl_ins.r_fifo_09_pull
.sym 10995 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 10998 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10999 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 11000 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 11001 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 11003 r_counter_$glb_clk
.sym 11004 w_soft_reset_$glb_sr
.sym 11005 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 11006 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11007 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 11009 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 11011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11012 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 11017 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 11018 $PACKER_VCC_NET
.sym 11019 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11023 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 11025 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 11028 w_smi_data_output[2]
.sym 11029 lvds_rx_09_inst.r_data[0]
.sym 11031 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11036 w_rx_09_fifo_data[29]
.sym 11037 spi_if_ins.state_if[1]
.sym 11039 lvds_rx_09_inst.r_data[24]
.sym 11040 w_rx_09_fifo_data[9]
.sym 11047 spi_if_ins.spi.r_tx_byte[4]
.sym 11050 spi_if_ins.spi.r_tx_bit_count[2]
.sym 11053 w_lvds_rx_09_d0
.sym 11056 spi_if_ins.spi.r_tx_byte[0]
.sym 11063 lvds_rx_09_inst.r_data[9]
.sym 11065 lvds_rx_09_inst.r_data[5]
.sym 11067 lvds_rx_09_inst.r_data[11]
.sym 11072 lvds_rx_09_inst.r_data[7]
.sym 11079 spi_if_ins.spi.r_tx_bit_count[2]
.sym 11080 spi_if_ins.spi.r_tx_byte[4]
.sym 11082 spi_if_ins.spi.r_tx_byte[0]
.sym 11087 lvds_rx_09_inst.r_data[7]
.sym 11094 lvds_rx_09_inst.r_data[5]
.sym 11097 lvds_rx_09_inst.r_data[11]
.sym 11106 w_lvds_rx_09_d0
.sym 11109 lvds_rx_09_inst.r_data[9]
.sym 11125 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11126 lvds_clock_$glb_clk
.sym 11127 w_soft_reset_$glb_sr
.sym 11128 spi_if_ins.spi.r_tx_byte[7]
.sym 11129 spi_if_ins.spi.r_tx_byte[3]
.sym 11130 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11131 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11132 spi_if_ins.spi.r_tx_byte[1]
.sym 11133 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 11134 spi_if_ins.spi.r_tx_byte[2]
.sym 11135 spi_if_ins.spi.r_tx_byte[5]
.sym 11141 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11144 lvds_rx_09_inst.r_data[9]
.sym 11145 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 11147 $PACKER_VCC_NET
.sym 11149 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11153 spi_if_ins.r_tx_byte[5]
.sym 11155 lvds_rx_09_inst.r_data[13]
.sym 11157 spi_if_ins.r_tx_byte[1]
.sym 11159 lvds_rx_09_inst.r_data[11]
.sym 11170 lvds_rx_09_inst.r_data[27]
.sym 11171 lvds_rx_09_inst.r_data[7]
.sym 11173 w_lvds_rx_09_d0
.sym 11180 lvds_rx_09_inst.r_data[1]
.sym 11204 w_lvds_rx_09_d0
.sym 11210 lvds_rx_09_inst.r_data[27]
.sym 11221 lvds_rx_09_inst.r_data[7]
.sym 11247 lvds_rx_09_inst.r_data[1]
.sym 11248 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 11249 lvds_clock_$glb_clk
.sym 11254 spi_if_ins.state_if[0]
.sym 11263 w_rx_09_fifo_empty
.sym 11265 lvds_rx_24_inst.o_debug_state[0]
.sym 11267 smi_ctrl_ins.int_cnt_24[4]
.sym 11268 w_soft_reset
.sym 11269 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11270 $PACKER_VCC_NET
.sym 11273 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 11275 spi_if_ins.r_tx_byte[2]
.sym 11276 w_tx_data_io[4]
.sym 11278 w_rx_09_fifo_empty
.sym 11281 spi_if_ins.r_tx_byte[6]
.sym 11299 lvds_rx_09_inst.r_data[23]
.sym 11300 lvds_rx_09_inst.r_data[25]
.sym 11307 w_lvds_rx_09_d1
.sym 11311 lvds_rx_09_inst.r_data[24]
.sym 11314 lvds_rx_09_inst.r_data[26]
.sym 11317 lvds_rx_09_inst.r_data[27]
.sym 11328 lvds_rx_09_inst.r_data[23]
.sym 11333 lvds_rx_09_inst.r_data[25]
.sym 11346 w_lvds_rx_09_d1
.sym 11356 lvds_rx_09_inst.r_data[27]
.sym 11364 lvds_rx_09_inst.r_data[24]
.sym 11370 lvds_rx_09_inst.r_data[26]
.sym 11371 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 11372 lvds_clock_$glb_clk
.sym 11373 w_soft_reset_$glb_sr
.sym 11374 spi_if_ins.r_tx_byte[5]
.sym 11375 spi_if_ins.r_tx_byte[6]
.sym 11376 spi_if_ins.r_tx_byte[1]
.sym 11377 spi_if_ins.r_tx_byte[0]
.sym 11378 spi_if_ins.r_tx_byte[3]
.sym 11379 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11380 spi_if_ins.r_tx_byte[2]
.sym 11381 spi_if_ins.r_tx_byte[4]
.sym 11386 lvds_rx_09_inst.r_data[25]
.sym 11388 w_soft_reset
.sym 11391 lvds_rx_09_inst.o_debug_state[0]
.sym 11393 w_rx_24_fifo_empty
.sym 11396 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11398 w_rx_24_fifo_empty
.sym 11409 r_tx_data_SB_DFFE_Q_E
.sym 11420 lvds_rx_09_inst.r_data[9]
.sym 11425 lvds_rx_09_inst.r_data[13]
.sym 11428 lvds_rx_09_inst.r_data[29]
.sym 11448 lvds_rx_09_inst.r_data[29]
.sym 11461 lvds_rx_09_inst.r_data[9]
.sym 11475 lvds_rx_09_inst.r_data[13]
.sym 11494 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 11495 lvds_clock_$glb_clk
.sym 11497 w_tx_data_smi[0]
.sym 11498 w_tx_data_smi[2]
.sym 11500 w_tx_data_smi[3]
.sym 11501 w_tx_data_smi[1]
.sym 11503 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 11504 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11509 w_rx_09_fifo_data[31]
.sym 11515 w_rx_09_fifo_data[11]
.sym 11517 $PACKER_VCC_NET
.sym 11519 i_smi_a2$SB_IO_IN
.sym 11524 spi_if_ins.w_rx_data[6]
.sym 11527 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 11531 w_fetch
.sym 11532 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 11538 i_glob_clock$SB_IO_IN
.sym 11546 w_tx_data_io[4]
.sym 11556 r_tx_data_SB_DFFE_Q_E
.sym 11558 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11569 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11583 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11586 w_tx_data_io[4]
.sym 11617 r_tx_data_SB_DFFE_Q_E
.sym 11618 i_glob_clock$SB_IO_IN
.sym 11619 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11620 w_cs[3]
.sym 11621 w_cs[1]
.sym 11622 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11623 w_cs[2]
.sym 11624 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11625 r_tx_data_SB_DFFE_Q_E
.sym 11626 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 11627 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11632 w_rx_09_fifo_full
.sym 11637 w_ioc[1]
.sym 11642 i_glob_clock$SB_IO_IN
.sym 11643 $PACKER_VCC_NET
.sym 11646 r_tx_data[0]
.sym 11746 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11750 r_tx_data[0]
.sym 11755 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11756 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11763 w_rx_09_fifo_data[15]
.sym 11766 $PACKER_VCC_NET
.sym 11770 w_tx_data_io[3]
.sym 11772 w_tx_data_io[4]
.sym 11773 r_tx_data_SB_DFFE_Q_E
.sym 11777 lvds_rx_09_inst.o_debug_state[1]
.sym 11796 w_lvds_rx_09_d0
.sym 11799 w_lvds_rx_09_d1
.sym 11802 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 11805 lvds_rx_09_inst.o_debug_state[0]
.sym 11809 lvds_rx_09_inst.o_debug_state[1]
.sym 11823 lvds_rx_09_inst.o_debug_state[0]
.sym 11824 lvds_rx_09_inst.o_debug_state[1]
.sym 11825 w_lvds_rx_09_d0
.sym 11826 w_lvds_rx_09_d1
.sym 11847 lvds_rx_09_inst.o_debug_state[0]
.sym 11848 lvds_rx_09_inst.o_debug_state[1]
.sym 11849 w_lvds_rx_09_d0
.sym 11850 w_lvds_rx_09_d1
.sym 11863 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 11864 lvds_clock_$glb_clk
.sym 11865 w_soft_reset_$glb_sr
.sym 11870 w_tx_data_sys[0]
.sym 11872 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11890 w_tx_data_io[0]
.sym 11895 i_button_SB_LUT4_I3_O[1]
.sym 11897 r_tx_data_SB_DFFE_Q_E
.sym 11990 w_tx_data_io[3]
.sym 11991 w_tx_data_io[4]
.sym 11992 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11995 w_tx_data_io[0]
.sym 11996 w_tx_data_io[1]
.sym 12008 i_button_SB_LUT4_I3_O[1]
.sym 12012 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 12117 r_counter
.sym 12118 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12125 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 12126 $PACKER_VCC_NET
.sym 12128 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 12133 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 12254 $PACKER_VCC_NET
.sym 12265 lvds_rx_09_inst.o_debug_state[1]
.sym 12309 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12322 w_smi_data_output[7]
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12325 w_smi_data_output[0]
.sym 12329 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12337 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12338 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12339 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12340 rx_09_fifo.rd_addr[5]
.sym 12341 rx_09_fifo.rd_addr[6]
.sym 12342 rx_09_fifo.rd_addr[7]
.sym 12367 i_sck$SB_IO_IN
.sym 12370 w_smi_data_output[7]
.sym 12385 spi_if_ins.spi.r2_rx_done
.sym 12386 rx_09_fifo.rd_addr[6]
.sym 12388 spi_if_ins.spi.r_rx_done
.sym 12389 spi_if_ins.spi.r3_rx_done
.sym 12394 rx_09_fifo.rd_addr[9]
.sym 12395 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 12396 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12397 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 12398 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 12399 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12400 rx_09_fifo.rd_addr[7]
.sym 12402 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 12403 rx_09_fifo.rd_addr[1]
.sym 12404 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12405 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12406 rx_09_fifo.rd_addr[5]
.sym 12407 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 12410 spi_if_ins.spi.r_rx_done
.sym 12416 rx_09_fifo.rd_addr[9]
.sym 12417 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 12418 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12419 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 12428 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 12429 rx_09_fifo.rd_addr[5]
.sym 12430 rx_09_fifo.rd_addr[7]
.sym 12431 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 12437 spi_if_ins.spi.r2_rx_done
.sym 12440 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12441 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 12442 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 12443 rx_09_fifo.rd_addr[6]
.sym 12447 spi_if_ins.spi.r2_rx_done
.sym 12449 spi_if_ins.spi.r3_rx_done
.sym 12454 rx_09_fifo.rd_addr[1]
.sym 12455 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12457 r_counter_$glb_clk
.sym 12463 rx_09_fifo.rd_addr[8]
.sym 12464 rx_09_fifo.rd_addr[9]
.sym 12465 rx_09_fifo.rd_addr[1]
.sym 12466 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12467 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 12468 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 12469 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 12470 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 12474 rx_09_fifo.wr_addr[3]
.sym 12476 rx_09_fifo.rd_addr[6]
.sym 12477 rx_09_fifo.wr_addr[5]
.sym 12478 spi_if_ins.spi.r_rx_done
.sym 12480 rx_09_fifo.rd_addr[7]
.sym 12481 rx_09_fifo.wr_addr[7]
.sym 12483 rx_09_fifo.wr_addr[9]
.sym 12484 rx_09_fifo.wr_addr[8]
.sym 12485 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12486 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12490 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12491 rx_09_fifo.rd_addr[6]
.sym 12502 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12504 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12506 rx_09_fifo.rd_addr[5]
.sym 12507 i_smi_a3$SB_IO_IN
.sym 12508 rx_09_fifo.rd_addr[6]
.sym 12509 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12511 rx_09_fifo.rd_addr[7]
.sym 12519 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12524 rx_09_fifo.rd_addr[5]
.sym 12526 rx_09_fifo.rd_addr[6]
.sym 12527 rx_09_fifo.rd_addr[8]
.sym 12528 rx_09_fifo.rd_addr[7]
.sym 12529 rx_09_fifo.rd_addr[9]
.sym 12533 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12546 rx_09_fifo.wr_addr[7]
.sym 12547 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12550 rx_09_fifo.wr_addr[3]
.sym 12551 rx_09_fifo.wr_addr[0]
.sym 12552 rx_09_fifo.wr_addr[6]
.sym 12559 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12561 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12562 rx_09_fifo.wr_addr[5]
.sym 12572 $nextpnr_ICESTORM_LC_10$O
.sym 12575 rx_09_fifo.wr_addr[0]
.sym 12578 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12581 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12582 rx_09_fifo.wr_addr[0]
.sym 12584 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12586 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12588 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12590 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12593 rx_09_fifo.wr_addr[3]
.sym 12594 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12596 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12598 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12600 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12602 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12604 rx_09_fifo.wr_addr[5]
.sym 12606 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12608 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12610 rx_09_fifo.wr_addr[6]
.sym 12612 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12614 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12616 rx_09_fifo.wr_addr[7]
.sym 12618 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12622 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12623 lvds_rx_09_inst.r_data[4]
.sym 12624 rx_09_fifo.full_o_SB_LUT4_I3_I0[0]
.sym 12625 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 12626 lvds_rx_09_inst.r_data[6]
.sym 12627 lvds_rx_09_inst.r_data[21]
.sym 12629 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12637 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12638 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12641 rx_09_fifo.rd_addr[8]
.sym 12643 rx_09_fifo.rd_addr[9]
.sym 12645 rx_09_fifo.rd_addr[1]
.sym 12646 rx_09_fifo.rd_addr[1]
.sym 12647 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12648 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12649 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 12650 rx_09_fifo.wr_addr[7]
.sym 12652 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12655 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12656 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12657 rx_09_fifo.rd_addr[5]
.sym 12658 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12664 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 12665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12666 rx_09_fifo.wr_addr[0]
.sym 12674 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 12675 rx_09_fifo.wr_addr[9]
.sym 12677 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 12678 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 12679 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 12684 rx_09_fifo.wr_addr[8]
.sym 12695 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12697 rx_09_fifo.wr_addr[8]
.sym 12699 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12704 rx_09_fifo.wr_addr[9]
.sym 12705 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12708 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 12714 rx_09_fifo.wr_addr[0]
.sym 12723 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 12727 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 12732 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 12738 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 12742 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12743 lvds_clock_$glb_clk
.sym 12744 w_soft_reset_$glb_sr
.sym 12745 lvds_rx_09_inst.r_data[20]
.sym 12746 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 12747 lvds_rx_09_inst.r_data[19]
.sym 12748 lvds_rx_09_inst.r_data[22]
.sym 12749 lvds_rx_09_inst.r_data[2]
.sym 12750 lvds_rx_09_inst.r_data[16]
.sym 12751 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12752 lvds_rx_09_inst.r_data[18]
.sym 12759 rx_09_fifo.wr_addr[8]
.sym 12763 rx_09_fifo.wr_addr[3]
.sym 12764 rx_09_fifo.wr_addr[5]
.sym 12765 rx_09_fifo.wr_addr[0]
.sym 12766 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12767 rx_09_fifo.wr_addr[6]
.sym 12770 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12772 rx_09_fifo.wr_addr[0]
.sym 12773 $PACKER_VCC_NET
.sym 12775 lvds_rx_09_inst.r_data[12]
.sym 12776 rx_09_fifo.wr_addr[8]
.sym 12778 rx_09_fifo.wr_addr[7]
.sym 12780 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12787 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 12788 rx_09_fifo.full_o_SB_LUT4_I3_I0[0]
.sym 12789 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 12791 rx_09_fifo.wr_addr[8]
.sym 12792 rx_09_fifo.wr_addr[7]
.sym 12793 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12795 w_rx_09_fifo_full
.sym 12796 rx_09_fifo.wr_addr[3]
.sym 12797 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12798 rx_09_fifo.wr_addr[6]
.sym 12799 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 12800 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 12801 rx_09_fifo.rd_addr[5]
.sym 12802 rx_09_fifo.rd_addr[8]
.sym 12803 rx_09_fifo.rd_addr[6]
.sym 12804 rx_09_fifo.rd_addr[9]
.sym 12805 rx_09_fifo.rd_addr[7]
.sym 12806 rx_09_fifo.wr_addr[9]
.sym 12808 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 12809 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 12810 w_rx_09_fifo_push
.sym 12812 lvds_rx_09_inst.r_data[3]
.sym 12814 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 12815 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12816 rx_09_fifo.wr_addr[5]
.sym 12817 w_rx_09_fifo_empty
.sym 12819 w_rx_09_fifo_full
.sym 12820 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 12821 rx_09_fifo.full_o_SB_LUT4_I3_I0[0]
.sym 12822 w_rx_09_fifo_push
.sym 12825 rx_09_fifo.wr_addr[8]
.sym 12826 rx_09_fifo.rd_addr[8]
.sym 12827 rx_09_fifo.rd_addr[7]
.sym 12828 rx_09_fifo.wr_addr[7]
.sym 12832 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 12833 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12834 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12837 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 12838 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12839 rx_09_fifo.wr_addr[5]
.sym 12840 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 12843 rx_09_fifo.rd_addr[5]
.sym 12844 rx_09_fifo.wr_addr[3]
.sym 12845 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12846 rx_09_fifo.wr_addr[5]
.sym 12849 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 12850 w_rx_09_fifo_empty
.sym 12851 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 12852 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 12855 rx_09_fifo.rd_addr[9]
.sym 12856 rx_09_fifo.rd_addr[6]
.sym 12857 rx_09_fifo.wr_addr[9]
.sym 12858 rx_09_fifo.wr_addr[6]
.sym 12863 lvds_rx_09_inst.r_data[3]
.sym 12865 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 12866 lvds_clock_$glb_clk
.sym 12867 w_soft_reset_$glb_sr
.sym 12868 lvds_rx_09_inst.r_data[8]
.sym 12869 lvds_rx_09_inst.r_data[12]
.sym 12870 lvds_rx_09_inst.r_data[10]
.sym 12871 lvds_rx_09_inst.r_data[24]
.sym 12872 lvds_rx_09_inst.r_data[14]
.sym 12874 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12875 lvds_rx_09_inst.r_data[17]
.sym 12882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 12883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 12885 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 12886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12888 w_rx_24_fifo_empty
.sym 12891 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 12893 lvds_rx_09_inst.r_data[0]
.sym 12899 rx_09_fifo.rd_addr[7]
.sym 12900 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 12901 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12910 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12916 rx_09_fifo.rd_addr[6]
.sym 12917 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12918 rx_09_fifo.rd_addr[1]
.sym 12920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12927 rx_09_fifo.rd_addr[5]
.sym 12928 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12933 $PACKER_VCC_NET
.sym 12941 $nextpnr_ICESTORM_LC_4$O
.sym 12944 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 12947 $nextpnr_ICESTORM_LC_5$I3
.sym 12949 rx_09_fifo.rd_addr[1]
.sym 12953 $nextpnr_ICESTORM_LC_5$COUT
.sym 12955 $PACKER_VCC_NET
.sym 12957 $nextpnr_ICESTORM_LC_5$I3
.sym 12959 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 12962 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12965 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 12967 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12969 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 12971 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 12974 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12975 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 12977 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 12980 rx_09_fifo.rd_addr[5]
.sym 12981 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 12983 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 12986 rx_09_fifo.rd_addr[6]
.sym 12987 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 12991 spi_if_ins.r_tx_data_valid
.sym 12995 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12998 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 13003 w_rx_09_fifo_data[2]
.sym 13006 lvds_rx_09_inst.r_data[24]
.sym 13008 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13009 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13010 rx_09_fifo.wr_addr[5]
.sym 13011 lvds_rx_09_inst.r_data[0]
.sym 13016 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13022 lvds_rx_09_inst.r_data[22]
.sym 13027 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 13034 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 13035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 13036 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 13039 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13040 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 13041 rx_09_fifo.rd_addr[9]
.sym 13042 rx_09_fifo.wr_addr[0]
.sym 13043 rx_09_fifo.rd_addr[8]
.sym 13044 rx_09_fifo.wr_addr[9]
.sym 13045 rx_09_fifo.wr_addr[6]
.sym 13046 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13050 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13052 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13059 rx_09_fifo.rd_addr[7]
.sym 13064 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 13067 rx_09_fifo.rd_addr[7]
.sym 13068 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 13070 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 13072 rx_09_fifo.rd_addr[8]
.sym 13074 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 13076 $nextpnr_ICESTORM_LC_6$I3
.sym 13079 rx_09_fifo.rd_addr[9]
.sym 13080 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 13086 $nextpnr_ICESTORM_LC_6$I3
.sym 13089 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 13090 rx_09_fifo.wr_addr[9]
.sym 13091 rx_09_fifo.wr_addr[6]
.sym 13092 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13095 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 13097 rx_09_fifo.wr_addr[0]
.sym 13101 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13107 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13109 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 13110 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 13111 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13112 r_counter_$glb_clk
.sym 13116 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13117 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13118 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13119 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13120 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13121 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13125 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13128 rx_09_fifo.wr_addr[9]
.sym 13130 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 13134 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13135 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 13137 rx_09_fifo.wr_addr[7]
.sym 13138 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13142 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13147 spi_if_ins.state_if[1]
.sym 13148 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13149 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13155 spi_if_ins.spi.r_tx_byte[7]
.sym 13157 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13160 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13161 spi_if_ins.spi.r_tx_byte[6]
.sym 13162 spi_if_ins.spi.r_tx_byte[5]
.sym 13163 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13164 spi_if_ins.spi.r_tx_byte[3]
.sym 13167 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13168 spi_if_ins.spi.r_tx_byte[1]
.sym 13169 spi_if_ins.spi.r_tx_byte[2]
.sym 13171 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13173 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13174 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13175 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13181 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13182 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13183 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13186 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13188 spi_if_ins.spi.r_tx_byte[3]
.sym 13189 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13190 spi_if_ins.spi.r_tx_byte[7]
.sym 13191 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13194 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13200 spi_if_ins.spi.r_tx_byte[1]
.sym 13201 spi_if_ins.spi.r_tx_byte[5]
.sym 13203 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13212 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13213 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13214 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13215 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13224 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13225 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13226 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13227 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 13230 spi_if_ins.spi.r_tx_byte[2]
.sym 13231 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 13232 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13233 spi_if_ins.spi.r_tx_byte[6]
.sym 13234 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13237 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13238 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 13239 w_rx_09_fifo_data[24]
.sym 13240 w_rx_09_fifo_data[1]
.sym 13241 w_rx_09_fifo_data[8]
.sym 13242 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13243 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13244 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13245 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13250 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13261 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13262 w_rx_09_fifo_data[8]
.sym 13264 $PACKER_VCC_NET
.sym 13265 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13268 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13269 spi_if_ins.r_tx_byte[3]
.sym 13270 rx_09_fifo.wr_addr[7]
.sym 13271 i_smi_a1$SB_IO_IN
.sym 13272 lvds_rx_09_inst.r_data[12]
.sym 13279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13281 spi_if_ins.state_if[0]
.sym 13282 spi_if_ins.state_if[1]
.sym 13283 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13289 spi_if_ins.state_if[0]
.sym 13291 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13294 spi_if_ins.r_tx_byte[5]
.sym 13295 spi_if_ins.r_tx_byte[3]
.sym 13298 spi_if_ins.r_tx_byte[2]
.sym 13302 spi_if_ins.r_tx_byte[7]
.sym 13305 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13306 spi_if_ins.r_tx_byte[1]
.sym 13307 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13312 spi_if_ins.r_tx_byte[7]
.sym 13317 spi_if_ins.r_tx_byte[3]
.sym 13323 spi_if_ins.state_if[1]
.sym 13324 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13325 spi_if_ins.state_if[0]
.sym 13326 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13330 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13338 spi_if_ins.r_tx_byte[1]
.sym 13341 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13342 spi_if_ins.state_if[1]
.sym 13343 spi_if_ins.state_if[0]
.sym 13347 spi_if_ins.r_tx_byte[2]
.sym 13354 spi_if_ins.r_tx_byte[5]
.sym 13357 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13359 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 13360 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13361 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13363 w_fetch
.sym 13364 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13365 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13366 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13367 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13368 i_glob_clock$SB_IO_IN
.sym 13371 i_glob_clock$SB_IO_IN
.sym 13373 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13375 w_rx_09_fifo_data[1]
.sym 13378 w_rx_09_fifo_push
.sym 13381 lvds_rx_24_inst.r_data_SB_DFFESR_Q_E
.sym 13384 w_rx_09_fifo_data[24]
.sym 13385 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 13386 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 13387 spi_if_ins.r_tx_byte[4]
.sym 13392 w_tx_data_smi[1]
.sym 13395 spi_if_ins.r_tx_byte[0]
.sym 13403 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13406 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13454 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13480 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13485 w_load
.sym 13486 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13495 w_rx_09_fifo_data[29]
.sym 13498 w_fetch
.sym 13499 spi_if_ins.w_rx_data[6]
.sym 13501 w_rx_09_fifo_data[9]
.sym 13509 w_fetch
.sym 13511 w_soft_reset
.sym 13515 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13517 w_soft_reset
.sym 13518 w_tx_data_io[1]
.sym 13524 r_tx_data[0]
.sym 13526 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13529 w_soft_reset
.sym 13537 i_smi_a2$SB_IO_IN
.sym 13542 r_tx_data[4]
.sym 13543 i_smi_a1$SB_IO_IN
.sym 13544 r_tx_data[2]
.sym 13545 r_tx_data[1]
.sym 13546 r_tx_data[6]
.sym 13548 r_tx_data[3]
.sym 13550 r_tx_data[5]
.sym 13553 i_smi_a3$SB_IO_IN
.sym 13560 r_tx_data[5]
.sym 13566 r_tx_data[6]
.sym 13572 r_tx_data[1]
.sym 13576 r_tx_data[0]
.sym 13584 r_tx_data[3]
.sym 13587 w_soft_reset
.sym 13588 i_smi_a3$SB_IO_IN
.sym 13589 i_smi_a1$SB_IO_IN
.sym 13590 i_smi_a2$SB_IO_IN
.sym 13593 r_tx_data[2]
.sym 13600 r_tx_data[4]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13604 r_counter_$glb_clk
.sym 13606 r_tx_data[3]
.sym 13608 r_tx_data[5]
.sym 13609 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 13610 r_tx_data[2]
.sym 13611 r_tx_data[1]
.sym 13612 r_tx_data[6]
.sym 13613 r_tx_data[7]
.sym 13621 w_rx_09_fifo_data[10]
.sym 13626 lvds_rx_09_inst.r_data[11]
.sym 13628 r_tx_data[0]
.sym 13630 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13632 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13633 w_rx_data[3]
.sym 13637 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13638 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13639 i_glob_clock$SB_IO_IN
.sym 13649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13650 w_cs[2]
.sym 13652 w_rx_09_fifo_full
.sym 13653 w_ioc[1]
.sym 13657 w_rx_09_fifo_empty
.sym 13658 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13659 w_rx_24_fifo_empty
.sym 13661 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13667 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13668 w_rx_24_fifo_full
.sym 13669 w_fetch
.sym 13677 w_soft_reset
.sym 13683 w_rx_09_fifo_empty
.sym 13686 w_rx_24_fifo_empty
.sym 13700 w_rx_24_fifo_full
.sym 13705 w_rx_09_fifo_full
.sym 13716 w_fetch
.sym 13717 w_cs[2]
.sym 13718 w_ioc[1]
.sym 13719 w_soft_reset
.sym 13723 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13724 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13726 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13729 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13730 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13731 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13732 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13733 w_tx_data_io[2]
.sym 13734 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13735 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13736 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13746 w_tx_data_io[5]
.sym 13748 w_tx_data_io[6]
.sym 13750 w_tx_data_io[3]
.sym 13752 w_tx_data_io[7]
.sym 13762 i_smi_a1$SB_IO_IN
.sym 13763 $PACKER_VCC_NET
.sym 13771 spi_if_ins.w_rx_data[5]
.sym 13777 spi_if_ins.w_rx_data[6]
.sym 13778 w_tx_data_smi[0]
.sym 13779 w_tx_data_io[0]
.sym 13781 w_cs[2]
.sym 13787 w_cs[1]
.sym 13788 w_cs[0]
.sym 13790 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13794 w_cs[3]
.sym 13797 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13800 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13801 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13804 spi_if_ins.w_rx_data[5]
.sym 13806 spi_if_ins.w_rx_data[6]
.sym 13809 spi_if_ins.w_rx_data[6]
.sym 13811 spi_if_ins.w_rx_data[5]
.sym 13815 w_tx_data_io[0]
.sym 13816 w_tx_data_smi[0]
.sym 13817 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13818 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13821 spi_if_ins.w_rx_data[6]
.sym 13823 spi_if_ins.w_rx_data[5]
.sym 13827 w_cs[0]
.sym 13828 w_cs[1]
.sym 13829 w_cs[2]
.sym 13830 w_cs[3]
.sym 13833 w_cs[3]
.sym 13834 w_cs[0]
.sym 13835 w_cs[1]
.sym 13836 w_cs[2]
.sym 13839 w_cs[2]
.sym 13840 w_cs[1]
.sym 13841 w_cs[0]
.sym 13842 w_cs[3]
.sym 13845 w_cs[3]
.sym 13846 w_cs[0]
.sym 13847 w_cs[1]
.sym 13848 w_cs[2]
.sym 13849 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13851 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13853 w_ioc[0]
.sym 13854 w_cs[0]
.sym 13855 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13857 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13859 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[2]
.sym 13864 spi_if_ins.w_rx_data[6]
.sym 13865 w_tx_data_io[0]
.sym 13870 i_button_SB_LUT4_I3_O[1]
.sym 13875 spi_if_ins.w_rx_data[5]
.sym 13877 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13878 io_ctrl_ins.o_pmod[0]
.sym 13882 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13883 r_tx_data_SB_DFFE_Q_E
.sym 13887 w_ioc[0]
.sym 13895 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13896 w_fetch
.sym 13897 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13898 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13904 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13905 w_tx_data_sys[0]
.sym 13909 i_glob_clock$SB_IO_IN
.sym 13911 w_cs[0]
.sym 13920 r_tx_data_SB_DFFE_Q_E
.sym 13944 w_fetch
.sym 13945 w_cs[0]
.sym 13947 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13968 w_tx_data_sys[0]
.sym 13969 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 13970 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 13971 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13972 r_tx_data_SB_DFFE_Q_E
.sym 13973 i_glob_clock$SB_IO_IN
.sym 13975 io_ctrl_ins.debug_mode[0]
.sym 13976 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13977 io_ctrl_ins.rf_mode[1]
.sym 13978 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13979 io_ctrl_ins.rf_mode[2]
.sym 13980 io_ctrl_ins.rf_mode[0]
.sym 13981 io_ctrl_ins.debug_mode[1]
.sym 13982 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13983 rx_09_fifo.wr_addr[3]
.sym 13997 spi_if_ins.w_rx_data[0]
.sym 14000 io_ctrl_ins.rf_mode[2]
.sym 14002 w_tx_data_io[1]
.sym 14003 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14005 w_soft_reset
.sym 14006 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14008 io_ctrl_ins.debug_mode[0]
.sym 14024 i_button_SB_LUT4_I3_O[1]
.sym 14025 w_ioc[0]
.sym 14027 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14028 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 14076 i_button_SB_LUT4_I3_O[1]
.sym 14085 w_ioc[0]
.sym 14086 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14087 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 14095 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14096 r_counter_$glb_clk
.sym 14098 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14099 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14100 io_ctrl_ins.pmod_dir_state[4]
.sym 14101 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14102 io_ctrl_ins.pmod_dir_state[3]
.sym 14103 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 14104 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14105 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14111 o_shdn_tx_lna$SB_IO_OUT
.sym 14114 w_rx_data[0]
.sym 14115 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14117 w_rx_data[2]
.sym 14120 w_rx_data[1]
.sym 14122 io_ctrl_ins.rf_mode[1]
.sym 14126 w_rx_data[3]
.sym 14141 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14147 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14148 i_button_SB_LUT4_I3_O[1]
.sym 14149 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14150 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14151 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14153 io_ctrl_ins.o_pmod[1]
.sym 14154 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 14157 w_ioc[0]
.sym 14158 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14159 io_ctrl_ins.pmod_dir_state[3]
.sym 14160 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 14162 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14163 o_shdn_rx_lna$SB_IO_OUT
.sym 14164 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14165 io_ctrl_ins.pmod_dir_state[4]
.sym 14166 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14168 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14169 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14178 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 14179 io_ctrl_ins.pmod_dir_state[3]
.sym 14180 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14181 i_button_SB_LUT4_I3_O[1]
.sym 14184 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14185 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14186 i_button_SB_LUT4_I3_O[1]
.sym 14187 io_ctrl_ins.pmod_dir_state[4]
.sym 14190 o_shdn_rx_lna$SB_IO_OUT
.sym 14191 w_ioc[0]
.sym 14192 io_ctrl_ins.o_pmod[1]
.sym 14193 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 14208 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14209 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 14210 i_button_SB_LUT4_I3_O[1]
.sym 14211 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 14214 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 14215 i_button_SB_LUT4_I3_O[1]
.sym 14216 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 14217 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 14218 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 14219 r_counter_$glb_clk
.sym 14220 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14221 o_shdn_rx_lna$SB_IO_OUT
.sym 14228 io_ctrl_ins.mixer_en_state
.sym 14235 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14236 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 14237 w_rx_data[0]
.sym 14240 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14241 io_ctrl_ins.o_pmod[1]
.sym 14242 o_led0$SB_IO_OUT
.sym 14243 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14249 i_smi_a1$SB_IO_IN
.sym 14262 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 14277 w_soft_reset
.sym 14278 i_glob_clock$SB_IO_IN
.sym 14291 r_counter
.sym 14292 lvds_rx_09_inst.o_debug_state[1]
.sym 14326 r_counter
.sym 14331 w_soft_reset
.sym 14333 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 14334 lvds_rx_09_inst.o_debug_state[1]
.sym 14342 i_glob_clock$SB_IO_IN
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14388 r_counter
.sym 14403 r_counter
.sym 14418 i_sck$SB_IO_IN
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14431 i_smi_a3$SB_IO_IN
.sym 14440 i_sck$SB_IO_IN
.sym 14443 w_smi_data_output[3]
.sym 14446 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14447 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14449 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 14450 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14451 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 14465 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14466 w_lvds_rx_09_d1
.sym 14467 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14468 rx_09_fifo.rd_addr[1]
.sym 14470 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14488 rx_09_fifo.rd_addr[1]
.sym 14489 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14497 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14498 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14504 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14508 rx_09_fifo.rd_addr[6]
.sym 14509 rx_09_fifo.rd_addr[7]
.sym 14513 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14515 rx_09_fifo.rd_addr[5]
.sym 14518 $nextpnr_ICESTORM_LC_9$O
.sym 14520 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14524 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14526 rx_09_fifo.rd_addr[1]
.sym 14530 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14533 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14534 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14536 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14538 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14540 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14542 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14544 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14546 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14548 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14550 rx_09_fifo.rd_addr[5]
.sym 14552 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14554 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14557 rx_09_fifo.rd_addr[6]
.sym 14558 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14560 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14563 rx_09_fifo.rd_addr[7]
.sym 14564 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14565 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14566 r_counter_$glb_clk
.sym 14567 w_soft_reset_$glb_sr
.sym 14574 sys_ctrl_ins.reset_count[2]
.sym 14575 sys_ctrl_ins.reset_count[3]
.sym 14576 sys_ctrl_ins.reset_count[1]
.sym 14577 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14578 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14579 sys_ctrl_ins.reset_count[0]
.sym 14582 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 14584 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14586 rx_09_fifo.rd_addr[5]
.sym 14590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14591 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14592 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14594 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14601 w_smi_data_output[1]
.sym 14602 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 14607 w_smi_data_output[3]
.sym 14610 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14627 lvds_rx_09_inst.r_data[5]
.sym 14629 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14634 w_soft_reset
.sym 14636 rx_09_fifo.rd_addr[6]
.sym 14644 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14650 rx_09_fifo.rd_addr[9]
.sym 14651 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14653 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14654 rx_09_fifo.rd_addr[5]
.sym 14655 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14656 rx_09_fifo.rd_addr[7]
.sym 14658 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 14659 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 14661 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14662 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14663 rx_09_fifo.rd_addr[6]
.sym 14664 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 14665 rx_09_fifo.rd_addr[8]
.sym 14666 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 14667 rx_09_fifo.rd_addr[1]
.sym 14668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14673 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 14674 rx_09_fifo.rd_addr[9]
.sym 14675 rx_09_fifo.rd_addr[1]
.sym 14676 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14681 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14684 rx_09_fifo.rd_addr[8]
.sym 14685 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14690 rx_09_fifo.rd_addr[9]
.sym 14691 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14696 rx_09_fifo.rd_addr[1]
.sym 14697 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14702 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14706 rx_09_fifo.rd_addr[8]
.sym 14707 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 14708 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14709 rx_09_fifo.rd_addr[6]
.sym 14712 rx_09_fifo.rd_addr[7]
.sym 14713 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 14714 rx_09_fifo.rd_addr[1]
.sym 14715 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 14718 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14719 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 14720 rx_09_fifo.rd_addr[9]
.sym 14721 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 14724 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14725 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14726 rx_09_fifo.rd_addr[5]
.sym 14727 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14728 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14729 r_counter_$glb_clk
.sym 14730 w_soft_reset_$glb_sr
.sym 14731 w_rx_09_fifo_data[5]
.sym 14732 w_rx_09_fifo_data[6]
.sym 14735 w_rx_09_fifo_data[4]
.sym 14736 w_rx_09_fifo_data[7]
.sym 14737 w_rx_09_fifo_data[22]
.sym 14738 w_rx_09_fifo_data[21]
.sym 14741 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 14743 rx_09_fifo.rd_addr[8]
.sym 14746 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14750 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14751 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14752 rx_09_fifo.rd_addr[6]
.sym 14754 w_rx_09_fifo_pulled_data[31]
.sym 14755 lvds_rx_09_inst.r_data[6]
.sym 14757 lvds_rx_09_inst.r_data[3]
.sym 14773 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 14774 lvds_rx_09_inst.r_data[19]
.sym 14776 lvds_rx_09_inst.r_data[2]
.sym 14779 rx_09_fifo.rd_addr[9]
.sym 14782 rx_09_fifo.rd_addr[5]
.sym 14784 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 14785 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 14786 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 14787 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 14789 lvds_rx_09_inst.r_data[4]
.sym 14793 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14794 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14799 w_soft_reset
.sym 14801 rx_09_fifo.rd_addr[6]
.sym 14802 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 14806 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 14807 w_soft_reset
.sym 14812 lvds_rx_09_inst.r_data[2]
.sym 14818 rx_09_fifo.rd_addr[5]
.sym 14820 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14823 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 14824 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14825 rx_09_fifo.rd_addr[9]
.sym 14826 rx_09_fifo.rd_addr[6]
.sym 14830 lvds_rx_09_inst.r_data[4]
.sym 14838 lvds_rx_09_inst.r_data[19]
.sym 14847 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 14848 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 14849 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 14850 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 14851 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 14852 lvds_clock_$glb_clk
.sym 14853 w_soft_reset_$glb_sr
.sym 14854 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14855 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14856 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14858 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14859 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14860 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14861 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14866 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14867 smi_ctrl_ins.soe_and_reset
.sym 14868 rx_09_fifo.rd_addr[6]
.sym 14869 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14870 rx_09_fifo.rd_addr[5]
.sym 14871 i_smi_a3$SB_IO_IN
.sym 14874 rx_09_fifo.rd_addr[7]
.sym 14875 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14876 rx_09_fifo.rd_addr[5]
.sym 14877 rx_09_fifo.wr_addr[7]
.sym 14878 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14879 w_smi_data_output[1]
.sym 14880 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 14881 sys_ctrl_ins.reset_cmd
.sym 14882 sys_ctrl_ins.reset_cmd
.sym 14883 lvds_rx_09_inst.r_data[8]
.sym 14884 lvds_rx_09_inst.r_data[18]
.sym 14885 w_smi_data_output[3]
.sym 14886 i_ss$SB_IO_IN
.sym 14887 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14888 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 14895 lvds_rx_09_inst.r_data[20]
.sym 14899 lvds_rx_09_inst.r_data[14]
.sym 14901 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14902 lvds_rx_09_inst.r_data[18]
.sym 14907 rx_09_fifo.rd_addr[1]
.sym 14910 lvds_rx_09_inst.r_data[17]
.sym 14912 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14913 rx_09_fifo.wr_addr[3]
.sym 14916 lvds_rx_09_inst.r_data[16]
.sym 14923 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 14924 lvds_rx_09_inst.r_data[0]
.sym 14926 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14931 lvds_rx_09_inst.r_data[18]
.sym 14935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 14936 rx_09_fifo.rd_addr[1]
.sym 14940 lvds_rx_09_inst.r_data[17]
.sym 14947 lvds_rx_09_inst.r_data[20]
.sym 14954 lvds_rx_09_inst.r_data[0]
.sym 14959 lvds_rx_09_inst.r_data[14]
.sym 14964 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 14965 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14966 rx_09_fifo.wr_addr[3]
.sym 14967 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 14972 lvds_rx_09_inst.r_data[16]
.sym 14974 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 14975 lvds_clock_$glb_clk
.sym 14976 w_soft_reset_$glb_sr
.sym 14977 w_rx_09_fifo_data[17]
.sym 14979 w_rx_09_fifo_data[19]
.sym 14980 w_rx_09_fifo_data[12]
.sym 14981 w_rx_09_fifo_data[2]
.sym 14983 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14984 w_rx_09_fifo_data[16]
.sym 14990 rx_09_fifo.rd_addr[5]
.sym 14991 lvds_rx_09_inst.r_data[16]
.sym 14993 rx_09_fifo.rd_addr[8]
.sym 14994 rx_09_fifo.rd_addr[6]
.sym 14997 lvds_rx_09_inst.r_data[22]
.sym 14998 rx_09_fifo.rd_addr[5]
.sym 15000 i_mosi$SB_IO_IN
.sym 15001 i_smi_a1_SB_LUT4_I1_O
.sym 15003 i_ss$SB_IO_IN
.sym 15006 smi_ctrl_ins.soe_and_reset
.sym 15008 i_smi_a1_SB_LUT4_I1_O
.sym 15026 lvds_rx_09_inst.r_data[8]
.sym 15027 lvds_rx_09_inst.r_data[6]
.sym 15028 lvds_rx_09_inst.r_data[10]
.sym 15029 lvds_rx_09_inst.r_data[22]
.sym 15032 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 15033 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 15038 lvds_rx_09_inst.r_data[15]
.sym 15043 lvds_rx_09_inst.r_data[12]
.sym 15045 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15048 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 15053 lvds_rx_09_inst.r_data[6]
.sym 15057 lvds_rx_09_inst.r_data[10]
.sym 15064 lvds_rx_09_inst.r_data[8]
.sym 15072 lvds_rx_09_inst.r_data[22]
.sym 15077 lvds_rx_09_inst.r_data[12]
.sym 15087 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 15088 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 15089 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15090 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 15096 lvds_rx_09_inst.r_data[15]
.sym 15097 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E_$glb_ce
.sym 15098 lvds_clock_$glb_clk
.sym 15099 w_soft_reset_$glb_sr
.sym 15100 w_smi_data_output[1]
.sym 15103 w_smi_data_output[3]
.sym 15106 w_smi_data_output[2]
.sym 15116 smi_ctrl_ins.soe_and_reset
.sym 15117 w_rx_09_fifo_data[16]
.sym 15119 rx_09_fifo.wr_addr[7]
.sym 15121 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15123 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 15124 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15127 lvds_rx_09_inst.r_data[24]
.sym 15128 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15131 w_soft_reset
.sym 15132 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 15135 i_sck$SB_IO_IN
.sym 15141 rx_09_fifo.wr_addr[7]
.sym 15145 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15149 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 15150 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 15152 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15155 rx_09_fifo.wr_addr[8]
.sym 15163 i_ss$SB_IO_IN
.sym 15165 spi_if_ins.r_tx_data_valid
.sym 15166 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15176 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15198 i_ss$SB_IO_IN
.sym 15199 spi_if_ins.r_tx_data_valid
.sym 15216 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 15217 rx_09_fifo.wr_addr[7]
.sym 15218 rx_09_fifo.wr_addr[8]
.sym 15219 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 15220 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15222 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15223 spi_if_ins.spi.SCKr[0]
.sym 15225 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15226 spi_if_ins.spi.SCKr[1]
.sym 15229 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15230 spi_if_ins.spi.SCKr[2]
.sym 15235 rx_09_fifo.wr_addr[8]
.sym 15238 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15239 $PACKER_VCC_NET
.sym 15241 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15245 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15252 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15255 lvds_rx_09_inst.r_data[6]
.sym 15257 w_soft_reset
.sym 15266 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15268 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15271 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15275 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15276 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15283 spi_if_ins.spi.SCKr[1]
.sym 15285 $PACKER_VCC_NET
.sym 15291 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15292 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15295 spi_if_ins.spi.SCKr[2]
.sym 15296 $nextpnr_ICESTORM_LC_16$O
.sym 15298 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15302 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15304 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15305 $PACKER_VCC_NET
.sym 15310 $PACKER_VCC_NET
.sym 15311 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15312 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15315 $PACKER_VCC_NET
.sym 15317 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15318 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15324 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15327 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15328 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15329 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15334 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15339 spi_if_ins.spi.SCKr[1]
.sym 15340 spi_if_ins.spi.SCKr[2]
.sym 15341 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15342 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15343 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15346 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15348 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15349 w_soft_reset
.sym 15358 rx_09_fifo.rd_addr[7]
.sym 15360 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15362 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15368 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15369 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15370 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15373 sys_ctrl_ins.reset_cmd
.sym 15376 lvds_rx_09_inst.r_data[8]
.sym 15377 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15378 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15389 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15392 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15399 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15400 spi_if_ins.state_if[1]
.sym 15401 lvds_rx_09_inst.r_data[22]
.sym 15404 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15405 lvds_rx_24_inst.o_debug_state[0]
.sym 15406 spi_if_ins.state_if[0]
.sym 15412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15414 w_soft_reset
.sym 15415 lvds_rx_09_inst.r_data[6]
.sym 15416 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15417 w_lvds_rx_09_d1
.sym 15420 spi_if_ins.state_if[1]
.sym 15422 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15423 spi_if_ins.state_if[0]
.sym 15427 w_soft_reset
.sym 15429 lvds_rx_24_inst.o_debug_state[0]
.sym 15435 lvds_rx_09_inst.r_data[22]
.sym 15438 w_lvds_rx_09_d1
.sym 15447 lvds_rx_09_inst.r_data[6]
.sym 15451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15452 spi_if_ins.state_if[0]
.sym 15453 spi_if_ins.state_if[1]
.sym 15456 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15457 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15458 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15459 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15462 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15463 spi_if_ins.state_if[1]
.sym 15464 spi_if_ins.state_if[0]
.sym 15465 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15466 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 15467 lvds_clock_$glb_clk
.sym 15469 w_ioc[3]
.sym 15470 w_ioc[4]
.sym 15471 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15472 w_ioc[2]
.sym 15473 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15474 w_ioc[1]
.sym 15484 w_soft_reset
.sym 15491 w_rx_09_fifo_data[0]
.sym 15493 i_smi_a1_SB_LUT4_I1_O
.sym 15495 w_soft_reset
.sym 15496 w_ioc[1]
.sym 15499 w_rx_09_fifo_data[12]
.sym 15510 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15518 spi_if_ins.state_if[1]
.sym 15521 spi_if_ins.state_if[0]
.sym 15523 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15524 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15537 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15543 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15549 spi_if_ins.state_if[1]
.sym 15550 spi_if_ins.state_if[0]
.sym 15551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15552 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15555 spi_if_ins.state_if[0]
.sym 15558 spi_if_ins.state_if[1]
.sym 15563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15564 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15568 spi_if_ins.state_if[1]
.sym 15569 spi_if_ins.state_if[0]
.sym 15570 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15574 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15579 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15581 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15586 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15587 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15588 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15589 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15594 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15595 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15596 spi_if_ins.r_tx_byte[7]
.sym 15598 i_smi_a1_SB_LUT4_I1_O
.sym 15604 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15608 w_rx_data[3]
.sym 15614 i_glob_clock$SB_IO_IN
.sym 15615 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15616 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15617 spi_if_ins.r_tx_byte[7]
.sym 15620 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15622 w_ioc[1]
.sym 15623 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15624 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 15627 lvds_rx_09_inst.r_data[24]
.sym 15643 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15646 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15660 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15664 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15679 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15687 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15712 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15715 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[0]
.sym 15716 io_ctrl_ins.o_pmod[7]
.sym 15717 io_ctrl_ins.o_pmod[5]
.sym 15718 i_button_SB_LUT4_I3_O[3]
.sym 15719 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15720 io_ctrl_ins.o_pmod[6]
.sym 15721 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 15722 io_ctrl_ins.o_pmod[0]
.sym 15728 i_smi_a1$SB_IO_IN
.sym 15729 lvds_rx_09_inst.r_data[12]
.sym 15731 rx_09_fifo.wr_addr[7]
.sym 15735 w_rx_09_fifo_data[8]
.sym 15736 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15737 i_smi_a3$SB_IO_IN
.sym 15738 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15740 w_load
.sym 15741 w_ioc[0]
.sym 15742 w_soft_reset
.sym 15743 w_rx_data[4]
.sym 15744 w_ioc[1]
.sym 15745 w_rx_data[5]
.sym 15747 w_rx_data[1]
.sym 15748 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15756 i_glob_clock$SB_IO_IN
.sym 15757 w_tx_data_smi[2]
.sym 15758 w_tx_data_io[3]
.sym 15759 w_tx_data_smi[3]
.sym 15760 w_tx_data_io[2]
.sym 15763 w_tx_data_io[1]
.sym 15764 w_tx_data_io[6]
.sym 15765 w_tx_data_smi[1]
.sym 15767 r_tx_data_SB_DFFE_Q_E
.sym 15768 w_tx_data_io[7]
.sym 15769 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 15770 w_tx_data_io[5]
.sym 15775 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 15776 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15786 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15787 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15789 w_tx_data_io[3]
.sym 15790 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15791 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15792 w_tx_data_smi[3]
.sym 15801 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 15802 w_tx_data_io[5]
.sym 15803 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15807 w_tx_data_smi[2]
.sym 15808 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15809 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15810 w_tx_data_io[2]
.sym 15813 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 15814 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 15819 w_tx_data_io[1]
.sym 15820 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15821 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15822 w_tx_data_smi[1]
.sym 15826 w_tx_data_io[6]
.sym 15827 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15831 w_tx_data_io[7]
.sym 15832 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15834 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 15835 r_tx_data_SB_DFFE_Q_E
.sym 15836 i_glob_clock$SB_IO_IN
.sym 15837 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15841 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 15842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15844 i_button_SB_LUT4_I3_O[1]
.sym 15845 sys_ctrl_ins.reset_cmd
.sym 15850 i_glob_clock$SB_IO_IN
.sym 15853 r_tx_data_SB_DFFE_Q_E
.sym 15855 io_ctrl_ins.o_pmod[0]
.sym 15858 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15859 w_rx_09_fifo_data[24]
.sym 15861 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 15864 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15866 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15867 i_button_SB_LUT4_I3_O[1]
.sym 15869 sys_ctrl_ins.reset_cmd
.sym 15873 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15879 w_cs[3]
.sym 15880 w_cs[1]
.sym 15881 w_cs[0]
.sym 15882 w_cs[2]
.sym 15883 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15884 spi_if_ins.w_rx_data[6]
.sym 15886 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[2]
.sym 15887 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[0]
.sym 15888 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15889 w_cs[0]
.sym 15890 w_fetch
.sym 15891 spi_if_ins.w_rx_data[5]
.sym 15892 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15894 w_ioc[1]
.sym 15897 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15899 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15900 w_load
.sym 15901 w_ioc[0]
.sym 15902 w_soft_reset
.sym 15903 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15905 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15906 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[3]
.sym 15912 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 15913 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15914 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 15919 w_ioc[0]
.sym 15920 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15921 w_ioc[1]
.sym 15925 w_cs[1]
.sym 15926 w_fetch
.sym 15927 w_soft_reset
.sym 15930 w_cs[0]
.sym 15931 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15932 w_load
.sym 15933 w_fetch
.sym 15936 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 15937 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[2]
.sym 15938 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[3]
.sym 15939 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[0]
.sym 15942 w_cs[2]
.sym 15943 w_cs[3]
.sym 15944 w_cs[1]
.sym 15945 w_cs[0]
.sym 15949 spi_if_ins.w_rx_data[5]
.sym 15951 spi_if_ins.w_rx_data[6]
.sym 15954 w_cs[1]
.sym 15955 w_fetch
.sym 15956 w_load
.sym 15958 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15959 r_counter_$glb_clk
.sym 15960 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15961 io_ctrl_ins.rf_pin_state[7]
.sym 15962 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 15963 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15964 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[3]
.sym 15965 io_ctrl_ins.rf_pin_state[5]
.sym 15967 io_ctrl_ins.rf_pin_state[6]
.sym 15968 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 15969 rx_09_fifo.rd_addr[1]
.sym 15970 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 15973 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15987 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15989 w_ioc[1]
.sym 15992 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 15993 w_soft_reset
.sym 15995 w_ioc[0]
.sym 15996 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16007 io_ctrl_ins.rf_mode[0]
.sym 16008 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 16011 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16014 w_ioc[1]
.sym 16015 spi_if_ins.w_rx_data[0]
.sym 16018 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16020 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16033 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16042 spi_if_ins.w_rx_data[0]
.sym 16049 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 16056 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16065 w_ioc[1]
.sym 16067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16068 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16077 io_ctrl_ins.rf_mode[0]
.sym 16078 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16081 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16082 r_counter_$glb_clk
.sym 16084 i_button_SB_LUT4_I3_I2[0]
.sym 16085 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16086 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16087 io_ctrl_ins.rf_pin_state[2]
.sym 16088 io_ctrl_ins.rf_pin_state[4]
.sym 16089 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16090 io_ctrl_ins.rf_pin_state[3]
.sym 16091 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16108 o_shdn_rx_lna$SB_IO_OUT
.sym 16112 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16114 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16125 w_rx_data[2]
.sym 16126 w_ioc[0]
.sym 16130 w_rx_data[1]
.sym 16133 io_ctrl_ins.debug_mode[0]
.sym 16136 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16140 w_rx_data[0]
.sym 16141 w_rx_data[3]
.sym 16147 io_ctrl_ins.debug_mode[1]
.sym 16149 w_ioc[1]
.sym 16150 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16153 w_soft_reset
.sym 16154 w_rx_data[4]
.sym 16156 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16160 w_rx_data[0]
.sym 16164 w_ioc[0]
.sym 16165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 16166 w_ioc[1]
.sym 16172 w_rx_data[3]
.sym 16176 w_soft_reset
.sym 16177 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16179 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16184 w_rx_data[4]
.sym 16189 w_rx_data[2]
.sym 16197 w_rx_data[1]
.sym 16201 io_ctrl_ins.debug_mode[1]
.sym 16202 io_ctrl_ins.debug_mode[0]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16205 r_counter_$glb_clk
.sym 16206 w_soft_reset_$glb_sr
.sym 16207 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16208 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16209 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16210 io_ctrl_ins.o_pmod[4]
.sym 16212 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 16213 io_ctrl_ins.o_pmod[3]
.sym 16214 io_ctrl_ins.o_pmod[1]
.sym 16220 $PACKER_VCC_NET
.sym 16225 io_ctrl_ins.rf_mode[1]
.sym 16226 $PACKER_VCC_NET
.sym 16229 io_ctrl_ins.rf_mode[2]
.sym 16235 w_rx_data[1]
.sym 16240 w_rx_data[4]
.sym 16248 o_led1$SB_IO_OUT
.sym 16249 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16250 o_led0$SB_IO_OUT
.sym 16251 w_rx_data[4]
.sym 16252 io_ctrl_ins.rf_mode[2]
.sym 16253 w_rx_data[1]
.sym 16255 w_rx_data[0]
.sym 16256 i_button_SB_LUT4_I3_I2[0]
.sym 16257 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16258 io_ctrl_ins.rf_mode[1]
.sym 16259 io_ctrl_ins.o_pmod[0]
.sym 16261 io_ctrl_ins.debug_mode[0]
.sym 16262 io_ctrl_ins.debug_mode[1]
.sym 16263 io_ctrl_ins.mixer_en_state
.sym 16267 w_ioc[0]
.sym 16272 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16275 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16277 w_rx_data[3]
.sym 16281 io_ctrl_ins.debug_mode[0]
.sym 16282 io_ctrl_ins.rf_mode[1]
.sym 16283 io_ctrl_ins.rf_mode[2]
.sym 16284 io_ctrl_ins.debug_mode[1]
.sym 16287 i_button_SB_LUT4_I3_I2[0]
.sym 16288 o_led1$SB_IO_OUT
.sym 16289 io_ctrl_ins.debug_mode[1]
.sym 16290 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16294 w_rx_data[4]
.sym 16301 w_rx_data[0]
.sym 16307 w_rx_data[3]
.sym 16313 w_rx_data[1]
.sym 16317 o_led0$SB_IO_OUT
.sym 16318 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16319 io_ctrl_ins.debug_mode[0]
.sym 16320 i_button_SB_LUT4_I3_I2[0]
.sym 16323 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16324 io_ctrl_ins.o_pmod[0]
.sym 16325 w_ioc[0]
.sym 16326 io_ctrl_ins.mixer_en_state
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16328 r_counter_$glb_clk
.sym 16333 io_ctrl_ins.rf_pin_state[0]
.sym 16337 io_ctrl_ins.rf_pin_state[1]
.sym 16346 o_led0$SB_IO_OUT
.sym 16352 o_led1$SB_IO_OUT
.sym 16354 i_button$SB_IO_IN
.sym 16361 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16371 io_ctrl_ins.rf_mode[2]
.sym 16382 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16383 io_ctrl_ins.rf_mode[1]
.sym 16386 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16390 io_ctrl_ins.rf_pin_state[0]
.sym 16394 io_ctrl_ins.rf_pin_state[1]
.sym 16405 io_ctrl_ins.rf_mode[1]
.sym 16406 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16407 io_ctrl_ins.rf_pin_state[1]
.sym 16446 io_ctrl_ins.rf_pin_state[0]
.sym 16447 io_ctrl_ins.rf_mode[2]
.sym 16448 io_ctrl_ins.rf_mode[1]
.sym 16449 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16450 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16451 r_counter_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16464 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16482 i_config[3]$SB_IO_IN
.sym 16497 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16521 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16560 spi_if_ins.spi.r_rx_done
.sym 16599 i_ss$SB_IO_IN
.sym 16607 i_ss$SB_IO_IN
.sym 16609 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16617 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16621 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16622 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16627 $nextpnr_ICESTORM_LC_15$O
.sym 16630 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16633 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16635 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16641 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16643 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16646 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16649 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16658 i_ss$SB_IO_IN
.sym 16659 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16660 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16661 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16665 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16670 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16671 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16672 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16675 i_sck$SB_IO_IN_$glb_clk
.sym 16676 i_ss$SB_IO_IN
.sym 16681 w_rx_09_fifo_data[20]
.sym 16682 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 16684 w_rx_09_fifo_data[23]
.sym 16685 $PACKER_VCC_NET
.sym 16687 w_rx_09_fifo_data[22]
.sym 16692 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 16699 i_ss$SB_IO_IN
.sym 16704 i_ss$SB_IO_IN
.sym 16708 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16711 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16724 lvds_rx_09_inst.r_data[21]
.sym 16736 smi_ctrl_ins.int_cnt_09[4]
.sym 16737 smi_ctrl_ins.int_cnt_09[3]
.sym 16743 w_rx_09_fifo_data[6]
.sym 16744 i_smi_a2_SB_LUT4_I1_O[2]
.sym 16746 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 16749 w_smi_data_output[4]
.sym 16760 sys_ctrl_ins.reset_cmd
.sym 16762 sys_ctrl_ins.reset_count[1]
.sym 16765 sys_ctrl_ins.reset_count[0]
.sym 16769 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16771 sys_ctrl_ins.reset_cmd
.sym 16779 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16784 sys_ctrl_ins.reset_count[2]
.sym 16785 sys_ctrl_ins.reset_count[3]
.sym 16787 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16790 $nextpnr_ICESTORM_LC_17$O
.sym 16792 sys_ctrl_ins.reset_count[0]
.sym 16796 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16798 sys_ctrl_ins.reset_count[1]
.sym 16802 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16803 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16804 sys_ctrl_ins.reset_count[2]
.sym 16806 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16810 sys_ctrl_ins.reset_count[3]
.sym 16811 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16812 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16815 sys_ctrl_ins.reset_count[1]
.sym 16816 sys_ctrl_ins.reset_count[0]
.sym 16818 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16821 sys_ctrl_ins.reset_count[0]
.sym 16822 sys_ctrl_ins.reset_count[3]
.sym 16823 sys_ctrl_ins.reset_count[2]
.sym 16824 sys_ctrl_ins.reset_count[1]
.sym 16828 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16829 sys_ctrl_ins.reset_cmd
.sym 16835 sys_ctrl_ins.reset_count[0]
.sym 16837 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16838 r_counter_$glb_clk
.sym 16839 sys_ctrl_ins.reset_cmd
.sym 16840 i_smi_a2_SB_LUT4_I1_O[0]
.sym 16841 w_smi_data_output[7]
.sym 16842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 16843 w_smi_data_output[6]
.sym 16844 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 16846 w_smi_data_output[5]
.sym 16847 w_smi_data_output[4]
.sym 16850 w_ioc[1]
.sym 16852 lvds_rx_09_inst.r_data[18]
.sym 16855 smi_ctrl_ins.int_cnt_09[4]
.sym 16856 sys_ctrl_ins.reset_cmd
.sym 16859 sys_ctrl_ins.reset_cmd
.sym 16862 smi_ctrl_ins.int_cnt_09[3]
.sym 16863 i_ss$SB_IO_IN
.sym 16870 w_rx_09_fifo_data[21]
.sym 16871 w_smi_data_output[4]
.sym 16882 lvds_rx_09_inst.r_data[4]
.sym 16894 lvds_rx_09_inst.r_data[5]
.sym 16897 lvds_rx_09_inst.r_data[20]
.sym 16899 lvds_rx_09_inst.r_data[19]
.sym 16908 lvds_rx_09_inst.r_data[3]
.sym 16909 lvds_rx_09_inst.r_data[2]
.sym 16916 lvds_rx_09_inst.r_data[3]
.sym 16922 lvds_rx_09_inst.r_data[4]
.sym 16939 lvds_rx_09_inst.r_data[2]
.sym 16945 lvds_rx_09_inst.r_data[5]
.sym 16952 lvds_rx_09_inst.r_data[20]
.sym 16957 lvds_rx_09_inst.r_data[19]
.sym 16960 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 16961 lvds_clock_$glb_clk
.sym 16963 w_rx_09_fifo_data[7]
.sym 16967 w_rx_09_fifo_data[18]
.sym 16968 w_smi_read_req
.sym 16969 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 16975 w_rx_09_fifo_data[5]
.sym 16976 i_smi_a2_SB_LUT4_I1_O[1]
.sym 16978 w_smi_data_output[6]
.sym 16981 smi_ctrl_ins.soe_and_reset
.sym 16982 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 16983 i_smi_a1_SB_LUT4_I1_O
.sym 16984 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 16986 i_ss$SB_IO_IN
.sym 16987 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16988 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 16991 i_smi_a2_SB_LUT4_I1_O[3]
.sym 16994 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 16995 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16996 w_rx_09_fifo_data[19]
.sym 17005 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17008 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17011 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17014 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17015 o_miso_$_TBUF__Y_E
.sym 17016 i_mosi$SB_IO_IN
.sym 17017 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17018 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17038 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17044 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17050 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17064 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17067 i_mosi$SB_IO_IN
.sym 17075 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17079 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17083 o_miso_$_TBUF__Y_E
.sym 17084 i_sck$SB_IO_IN_$glb_clk
.sym 17086 spi_if_ins.spi.r_rx_byte[4]
.sym 17091 spi_if_ins.spi.r_rx_byte[1]
.sym 17092 spi_if_ins.spi.r_rx_byte[2]
.sym 17096 w_rx_09_fifo_data[12]
.sym 17100 i_sck$SB_IO_IN
.sym 17102 rx_09_fifo.rd_addr[6]
.sym 17103 o_miso_$_TBUF__Y_E
.sym 17106 w_soft_reset
.sym 17110 rx_09_fifo.wr_addr[9]
.sym 17111 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17112 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 17113 smi_ctrl_ins.soe_and_reset
.sym 17115 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17116 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17117 rx_09_fifo.wr_addr[7]
.sym 17119 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17120 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 17121 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17129 lvds_rx_09_inst.r_data[10]
.sym 17131 lvds_rx_09_inst.r_data[14]
.sym 17136 lvds_rx_09_inst.r_data[15]
.sym 17139 i_ss$SB_IO_IN
.sym 17141 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17142 lvds_rx_09_inst.r_data[17]
.sym 17149 lvds_rx_09_inst.r_data[0]
.sym 17162 lvds_rx_09_inst.r_data[15]
.sym 17174 lvds_rx_09_inst.r_data[17]
.sym 17179 lvds_rx_09_inst.r_data[10]
.sym 17184 lvds_rx_09_inst.r_data[0]
.sym 17197 i_ss$SB_IO_IN
.sym 17199 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17203 lvds_rx_09_inst.r_data[14]
.sym 17206 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 17207 lvds_clock_$glb_clk
.sym 17209 spi_if_ins.spi.r_rx_byte[6]
.sym 17210 spi_if_ins.spi.r_rx_byte[3]
.sym 17211 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17212 spi_if_ins.spi.r_rx_byte[7]
.sym 17213 spi_if_ins.spi.r_rx_byte[0]
.sym 17214 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 17215 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 17216 spi_if_ins.spi.r_rx_byte[5]
.sym 17221 w_rx_09_fifo_data[17]
.sym 17232 lvds_rx_09_inst.r_data[15]
.sym 17235 smi_ctrl_ins.int_cnt_09[3]
.sym 17238 smi_ctrl_ins.int_cnt_09[4]
.sym 17239 w_soft_reset
.sym 17240 lvds_rx_09_inst.r_data[23]
.sym 17241 spi_if_ins.spi.r_rx_byte[2]
.sym 17242 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17259 smi_ctrl_ins.soe_and_reset
.sym 17261 i_smi_a1_SB_LUT4_I1_O
.sym 17263 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17264 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 17267 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 17272 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 17273 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 17275 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 17276 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 17279 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 17280 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 17283 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17284 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 17285 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 17286 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 17301 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 17302 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 17303 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 17304 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17319 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17320 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 17321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 17322 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 17329 i_smi_a1_SB_LUT4_I1_O
.sym 17330 smi_ctrl_ins.soe_and_reset
.sym 17332 spi_if_ins.w_rx_data[6]
.sym 17333 spi_if_ins.w_rx_data[5]
.sym 17334 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17336 spi_if_ins.w_rx_data[2]
.sym 17337 spi_if_ins.w_rx_data[0]
.sym 17338 spi_if_ins.w_rx_data[3]
.sym 17339 spi_if_ins.w_rx_data[4]
.sym 17353 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 17357 spi_if_ins.w_rx_data[2]
.sym 17358 lvds_rx_09_inst.o_debug_state[0]
.sym 17359 spi_if_ins.w_rx_data[1]
.sym 17360 w_rx_24_fifo_empty
.sym 17361 spi_if_ins.w_rx_data[3]
.sym 17363 spi_if_ins.w_rx_data[4]
.sym 17364 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 17365 w_rx_data[6]
.sym 17367 w_soft_reset
.sym 17380 spi_if_ins.spi.SCKr[2]
.sym 17381 spi_if_ins.spi.SCKr[0]
.sym 17384 spi_if_ins.spi.SCKr[1]
.sym 17386 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17388 i_sck$SB_IO_IN
.sym 17393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17408 i_sck$SB_IO_IN
.sym 17420 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17426 spi_if_ins.spi.SCKr[0]
.sym 17442 spi_if_ins.spi.SCKr[1]
.sym 17444 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17445 spi_if_ins.spi.SCKr[2]
.sym 17449 spi_if_ins.spi.SCKr[1]
.sym 17453 r_counter_$glb_clk
.sym 17455 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 17457 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 17459 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 17460 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17462 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 17465 w_soft_reset
.sym 17473 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17475 i_smi_a1_SB_LUT4_I1_O
.sym 17479 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17480 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 17481 w_rx_data[7]
.sym 17483 i_smi_a2_SB_LUT4_I1_O[3]
.sym 17485 spi_if_ins.w_rx_data[0]
.sym 17486 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 17487 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17488 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17489 w_rx_data[4]
.sym 17496 $PACKER_GND_NET
.sym 17498 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17509 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17514 sys_ctrl_ins.reset_cmd
.sym 17516 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17529 sys_ctrl_ins.reset_cmd
.sym 17541 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17548 $PACKER_GND_NET
.sym 17575 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17578 w_rx_data[2]
.sym 17579 w_rx_data[0]
.sym 17580 w_rx_data[1]
.sym 17581 w_rx_data[4]
.sym 17582 w_rx_data[6]
.sym 17583 w_rx_data[3]
.sym 17584 w_rx_data[5]
.sym 17585 w_rx_data[7]
.sym 17600 $PACKER_GND_NET
.sym 17602 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17604 w_ioc[1]
.sym 17605 w_rx_data[3]
.sym 17606 smi_ctrl_ins.soe_and_reset
.sym 17607 w_rx_data[5]
.sym 17608 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17609 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17610 rx_09_fifo.wr_addr[9]
.sym 17611 w_rx_data[2]
.sym 17612 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17613 w_rx_data[0]
.sym 17627 spi_if_ins.w_rx_data[2]
.sym 17628 w_ioc[4]
.sym 17629 spi_if_ins.w_rx_data[1]
.sym 17630 w_ioc[2]
.sym 17631 spi_if_ins.w_rx_data[3]
.sym 17632 w_ioc[1]
.sym 17633 spi_if_ins.w_rx_data[4]
.sym 17636 w_ioc[4]
.sym 17643 w_ioc[3]
.sym 17646 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17653 spi_if_ins.w_rx_data[3]
.sym 17660 spi_if_ins.w_rx_data[4]
.sym 17664 w_ioc[4]
.sym 17666 w_ioc[2]
.sym 17667 w_ioc[3]
.sym 17670 spi_if_ins.w_rx_data[2]
.sym 17676 w_ioc[2]
.sym 17677 w_ioc[4]
.sym 17678 w_ioc[1]
.sym 17679 w_ioc[3]
.sym 17684 spi_if_ins.w_rx_data[1]
.sym 17698 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17701 w_rx_09_fifo_data[13]
.sym 17702 w_rx_09_fifo_data[14]
.sym 17704 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 17706 w_rx_09_fifo_data[25]
.sym 17708 w_rx_09_fifo_data[10]
.sym 17714 w_rx_data[5]
.sym 17715 w_ioc[1]
.sym 17716 w_rx_data[4]
.sym 17718 lvds_rx_09_inst.r_data[28]
.sym 17719 lvds_rx_09_inst.r_data[26]
.sym 17723 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17724 w_rx_data[1]
.sym 17725 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17726 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17727 w_rx_data[4]
.sym 17728 lvds_rx_09_inst.r_data[23]
.sym 17729 w_rx_data[6]
.sym 17730 smi_ctrl_ins.int_cnt_09[4]
.sym 17731 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17732 w_ioc[1]
.sym 17735 w_rx_data[7]
.sym 17736 smi_ctrl_ins.int_cnt_09[3]
.sym 17744 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17754 i_smi_a1$SB_IO_IN
.sym 17755 i_smi_a3$SB_IO_IN
.sym 17756 w_soft_reset
.sym 17765 r_tx_data[7]
.sym 17771 i_smi_a2$SB_IO_IN
.sym 17773 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17787 i_smi_a2$SB_IO_IN
.sym 17788 i_smi_a1$SB_IO_IN
.sym 17789 i_smi_a3$SB_IO_IN
.sym 17796 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17800 r_tx_data[7]
.sym 17811 i_smi_a3$SB_IO_IN
.sym 17812 w_soft_reset
.sym 17813 i_smi_a2$SB_IO_IN
.sym 17814 i_smi_a1$SB_IO_IN
.sym 17821 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17822 r_counter_$glb_clk
.sym 17825 w_rx_09_fifo_pulled_data[23]
.sym 17827 w_tx_data_io[5]
.sym 17828 w_tx_data_io[6]
.sym 17830 w_tx_data_io[7]
.sym 17838 smi_ctrl_ins.int_cnt_09[4]
.sym 17842 smi_ctrl_ins.int_cnt_09[3]
.sym 17845 lvds_rx_09_inst.r_data[8]
.sym 17846 spi_if_ins.r_tx_byte[7]
.sym 17849 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 17851 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17852 lvds_rx_09_inst.r_data[25]
.sym 17853 w_rx_data[6]
.sym 17855 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 17857 i_button_SB_LUT4_I3_O[0]
.sym 17865 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17867 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17877 w_rx_data[5]
.sym 17878 io_ctrl_ins.o_pmod[6]
.sym 17879 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17881 w_rx_data[2]
.sym 17882 io_ctrl_ins.o_pmod[7]
.sym 17883 w_rx_data[0]
.sym 17884 w_ioc[0]
.sym 17889 w_rx_data[6]
.sym 17895 w_rx_data[7]
.sym 17896 o_rx_h_tx_l$SB_IO_OUT
.sym 17898 w_rx_data[2]
.sym 17906 w_rx_data[7]
.sym 17913 w_rx_data[5]
.sym 17916 io_ctrl_ins.o_pmod[7]
.sym 17917 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17918 w_ioc[0]
.sym 17919 o_rx_h_tx_l$SB_IO_OUT
.sym 17922 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17925 w_ioc[0]
.sym 17928 w_rx_data[6]
.sym 17934 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17935 w_ioc[0]
.sym 17936 io_ctrl_ins.o_pmod[6]
.sym 17937 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17943 w_rx_data[0]
.sym 17944 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17945 r_counter_$glb_clk
.sym 17949 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 17951 w_rx_09_fifo_data[26]
.sym 17953 w_rx_09_fifo_data[27]
.sym 17960 w_rx_09_fifo_data[12]
.sym 17969 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 17970 w_soft_reset
.sym 17971 io_ctrl_ins.pmod_dir_state[6]
.sym 17973 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 17975 i_button_SB_LUT4_I3_O[1]
.sym 17976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17978 w_rx_data[7]
.sym 17979 w_rx_09_fifo_data[11]
.sym 17980 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 17981 w_rx_data[4]
.sym 17982 o_rx_h_tx_l$SB_IO_OUT
.sym 17988 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 17993 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 17996 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 17998 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17999 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 18000 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18002 w_ioc[1]
.sym 18006 w_cs[0]
.sym 18013 w_ioc[0]
.sym 18015 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18016 $PACKER_VCC_NET
.sym 18017 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 18034 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 18036 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18042 w_cs[0]
.sym 18046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18047 w_ioc[0]
.sym 18048 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18052 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18054 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18059 w_ioc[0]
.sym 18060 w_ioc[1]
.sym 18063 $PACKER_VCC_NET
.sym 18067 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 18068 r_counter_$glb_clk
.sym 18069 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 18070 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18072 io_ctrl_ins.pmod_dir_state[2]
.sym 18073 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 18074 i_button_SB_LUT4_I3_O[0]
.sym 18075 io_ctrl_ins.pmod_dir_state[5]
.sym 18076 io_ctrl_ins.pmod_dir_state[6]
.sym 18077 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 18084 lvds_rx_09_inst.r_data[24]
.sym 18093 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 18094 i_button_SB_LUT4_I3_O[2]
.sym 18095 rx_09_fifo.wr_addr[9]
.sym 18096 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18097 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18098 w_rx_data[3]
.sym 18099 w_rx_data[1]
.sym 18101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18102 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18104 w_rx_data[2]
.sym 18105 w_rx_data[3]
.sym 18112 w_ioc[0]
.sym 18121 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18122 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18123 w_rx_data[6]
.sym 18125 i_button_SB_LUT4_I3_O[1]
.sym 18126 w_rx_data[5]
.sym 18129 io_ctrl_ins.pmod_dir_state[2]
.sym 18135 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18136 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 18137 o_shdn_tx_lna$SB_IO_OUT
.sym 18138 w_rx_data[7]
.sym 18140 w_soft_reset
.sym 18142 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18146 w_rx_data[7]
.sym 18150 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18152 w_ioc[0]
.sym 18156 w_soft_reset
.sym 18158 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18162 o_shdn_tx_lna$SB_IO_OUT
.sym 18163 io_ctrl_ins.pmod_dir_state[2]
.sym 18164 i_button_SB_LUT4_I3_O[1]
.sym 18165 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 18168 w_rx_data[5]
.sym 18183 w_rx_data[6]
.sym 18186 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18187 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter_$glb_clk
.sym 18193 o_tr_vc1$SB_IO_OUT
.sym 18194 o_tr_vc2$SB_IO_OUT
.sym 18195 o_shdn_tx_lna$SB_IO_OUT
.sym 18196 o_tr_vc1_b$SB_IO_OUT
.sym 18197 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 18198 o_rx_h_tx_l$SB_IO_OUT
.sym 18199 i_button_SB_LUT4_I3_O[2]
.sym 18200 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18205 smi_ctrl_ins.int_cnt_09[4]
.sym 18208 smi_ctrl_ins.int_cnt_09[3]
.sym 18212 smi_ctrl_ins.int_cnt_09[4]
.sym 18217 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18219 w_rx_data[4]
.sym 18224 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18228 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18236 io_ctrl_ins.rf_mode[1]
.sym 18238 io_ctrl_ins.rf_mode[2]
.sym 18239 io_ctrl_ins.rf_mode[0]
.sym 18241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18244 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18245 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18246 i_button_SB_LUT4_I3_O[1]
.sym 18247 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18249 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18251 w_ioc[0]
.sym 18252 w_soft_reset
.sym 18253 w_rx_data[4]
.sym 18258 i_button_SB_LUT4_I3_I2[0]
.sym 18259 w_ioc[1]
.sym 18264 w_rx_data[2]
.sym 18265 w_rx_data[3]
.sym 18267 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 18269 w_ioc[1]
.sym 18270 w_ioc[0]
.sym 18273 io_ctrl_ins.rf_mode[0]
.sym 18274 io_ctrl_ins.rf_mode[1]
.sym 18275 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18276 io_ctrl_ins.rf_mode[2]
.sym 18280 io_ctrl_ins.rf_mode[0]
.sym 18281 io_ctrl_ins.rf_mode[2]
.sym 18285 w_rx_data[2]
.sym 18294 w_rx_data[4]
.sym 18297 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18299 i_button_SB_LUT4_I3_O[1]
.sym 18305 w_rx_data[3]
.sym 18309 i_button_SB_LUT4_I3_I2[0]
.sym 18310 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18312 w_soft_reset
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18314 r_counter_$glb_clk
.sym 18316 o_led1$SB_IO_OUT
.sym 18321 o_led0$SB_IO_OUT
.sym 18322 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 18329 i_button$SB_IO_IN
.sym 18342 w_rx_data[0]
.sym 18347 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18349 i_config[1]$SB_IO_IN
.sym 18357 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18358 o_tr_vc2$SB_IO_OUT
.sym 18360 o_tr_vc1_b$SB_IO_OUT
.sym 18365 i_button_SB_LUT4_I3_I2[0]
.sym 18368 w_ioc[0]
.sym 18369 w_rx_data[1]
.sym 18370 w_rx_data[3]
.sym 18373 i_config[1]$SB_IO_IN
.sym 18374 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18375 io_ctrl_ins.rf_mode[1]
.sym 18376 io_ctrl_ins.o_pmod[4]
.sym 18377 io_ctrl_ins.rf_mode[2]
.sym 18379 w_rx_data[4]
.sym 18384 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18387 io_ctrl_ins.o_pmod[3]
.sym 18388 i_config[0]$SB_IO_IN
.sym 18390 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18391 o_tr_vc1_b$SB_IO_OUT
.sym 18392 w_ioc[0]
.sym 18393 io_ctrl_ins.o_pmod[4]
.sym 18396 o_tr_vc2$SB_IO_OUT
.sym 18397 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 18398 io_ctrl_ins.o_pmod[3]
.sym 18399 w_ioc[0]
.sym 18402 i_config[0]$SB_IO_IN
.sym 18403 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18404 io_ctrl_ins.rf_mode[1]
.sym 18405 i_button_SB_LUT4_I3_I2[0]
.sym 18409 w_rx_data[4]
.sym 18420 i_button_SB_LUT4_I3_I2[0]
.sym 18421 i_config[1]$SB_IO_IN
.sym 18422 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18423 io_ctrl_ins.rf_mode[2]
.sym 18428 w_rx_data[3]
.sym 18434 w_rx_data[1]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18437 r_counter_$glb_clk
.sym 18446 i_config[0]$SB_IO_IN
.sym 18452 i_config[3]$SB_IO_IN
.sym 18471 i_button_SB_LUT4_I3_I2[1]
.sym 18488 w_rx_data[1]
.sym 18498 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18502 w_rx_data[0]
.sym 18532 w_rx_data[0]
.sym 18555 w_rx_data[1]
.sym 18559 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18560 r_counter_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I3_I2[1]
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18651 w_smi_data_output[4]
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18662 w_rx_09_fifo_pulled_data[12]
.sym 18666 w_rx_09_fifo_pulled_data[13]
.sym 18695 w_smi_data_output[0]
.sym 18707 i_ss$SB_IO_IN
.sym 18714 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18718 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18779 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18782 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18783 i_sck$SB_IO_IN_$glb_clk
.sym 18784 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[14]
.sym 18794 w_rx_09_fifo_pulled_data[15]
.sym 18800 w_rx_data[6]
.sym 18801 w_rx_09_fifo_data[21]
.sym 18820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 18830 i_smi_soe_se$SB_IO_IN
.sym 18832 rx_09_fifo.wr_addr[6]
.sym 18834 rx_09_fifo.wr_addr[3]
.sym 18837 rx_09_fifo.wr_addr[0]
.sym 18841 w_rx_09_fifo_pulled_data[12]
.sym 18844 w_smi_data_output[5]
.sym 18845 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 18846 w_rx_09_fifo_pulled_data[30]
.sym 18848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 18850 w_rx_09_fifo_pulled_data[13]
.sym 18851 w_smi_data_output[7]
.sym 18855 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 18871 lvds_rx_09_inst.r_data[18]
.sym 18873 lvds_rx_09_inst.r_data[21]
.sym 18877 $PACKER_VCC_NET
.sym 18879 smi_ctrl_ins.int_cnt_09[3]
.sym 18880 smi_ctrl_ins.int_cnt_09[4]
.sym 18883 w_rx_09_fifo_pulled_data[31]
.sym 18888 w_rx_09_fifo_data[22]
.sym 18895 w_rx_09_fifo_pulled_data[15]
.sym 18902 lvds_rx_09_inst.r_data[18]
.sym 18905 smi_ctrl_ins.int_cnt_09[4]
.sym 18906 w_rx_09_fifo_pulled_data[15]
.sym 18907 w_rx_09_fifo_pulled_data[31]
.sym 18908 smi_ctrl_ins.int_cnt_09[3]
.sym 18917 lvds_rx_09_inst.r_data[21]
.sym 18925 $PACKER_VCC_NET
.sym 18937 w_rx_09_fifo_data[22]
.sym 18945 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 18946 lvds_clock_$glb_clk
.sym 18949 w_rx_09_fifo_pulled_data[28]
.sym 18953 w_rx_09_fifo_pulled_data[29]
.sym 18972 rx_09_fifo.rd_addr[6]
.sym 18974 rx_09_fifo.rd_addr[7]
.sym 18975 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 18976 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 18980 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18981 rx_09_fifo.rd_addr[7]
.sym 18983 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 18990 w_rx_09_fifo_pulled_data[14]
.sym 18991 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18993 i_smi_a2_SB_LUT4_I1_O[2]
.sym 18994 smi_ctrl_ins.int_cnt_09[4]
.sym 18995 smi_ctrl_ins.int_cnt_09[3]
.sym 18997 i_smi_a2_SB_LUT4_I1_O[0]
.sym 18998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 18999 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 19000 i_smi_a1_SB_LUT4_I1_O
.sym 19001 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19002 smi_ctrl_ins.int_cnt_09[4]
.sym 19003 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 19004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 19005 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19006 w_rx_09_fifo_pulled_data[28]
.sym 19007 w_rx_09_fifo_pulled_data[12]
.sym 19009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 19012 w_rx_09_fifo_pulled_data[30]
.sym 19013 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 19014 smi_ctrl_ins.soe_and_reset
.sym 19015 w_rx_09_fifo_pulled_data[13]
.sym 19017 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19018 w_rx_09_fifo_pulled_data[29]
.sym 19020 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19022 smi_ctrl_ins.int_cnt_09[3]
.sym 19023 w_rx_09_fifo_pulled_data[14]
.sym 19024 smi_ctrl_ins.int_cnt_09[4]
.sym 19025 w_rx_09_fifo_pulled_data[30]
.sym 19028 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19029 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 19030 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 19031 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 19034 smi_ctrl_ins.int_cnt_09[3]
.sym 19035 w_rx_09_fifo_pulled_data[13]
.sym 19036 w_rx_09_fifo_pulled_data[29]
.sym 19037 smi_ctrl_ins.int_cnt_09[4]
.sym 19040 i_smi_a2_SB_LUT4_I1_O[1]
.sym 19041 i_smi_a2_SB_LUT4_I1_O[2]
.sym 19042 i_smi_a2_SB_LUT4_I1_O[0]
.sym 19043 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19046 smi_ctrl_ins.int_cnt_09[3]
.sym 19047 w_rx_09_fifo_pulled_data[28]
.sym 19048 w_rx_09_fifo_pulled_data[12]
.sym 19049 smi_ctrl_ins.int_cnt_09[4]
.sym 19058 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19059 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 19060 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 19061 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19064 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19065 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 19066 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 19067 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 19068 i_smi_a1_SB_LUT4_I1_O
.sym 19069 smi_ctrl_ins.soe_and_reset
.sym 19072 w_rx_09_fifo_pulled_data[30]
.sym 19076 w_rx_09_fifo_pulled_data[31]
.sym 19081 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 19082 w_rx_data[5]
.sym 19084 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19086 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19087 smi_ctrl_ins.soe_and_reset
.sym 19089 rx_09_fifo.wr_addr[9]
.sym 19091 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19092 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 19093 w_rx_09_fifo_data[4]
.sym 19095 w_rx_09_fifo_data[18]
.sym 19099 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19100 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 19101 rx_09_fifo.rd_addr[9]
.sym 19103 rx_09_fifo.rd_addr[1]
.sym 19104 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19105 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 19106 rx_09_fifo.wr_addr[9]
.sym 19119 w_rx_09_fifo_empty
.sym 19123 w_soft_reset
.sym 19136 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 19138 lvds_rx_09_inst.r_data[16]
.sym 19139 w_rx_24_fifo_empty
.sym 19141 w_rx_09_fifo_data[7]
.sym 19147 w_rx_09_fifo_data[7]
.sym 19172 lvds_rx_09_inst.r_data[16]
.sym 19175 w_rx_09_fifo_empty
.sym 19178 w_rx_24_fifo_empty
.sym 19183 w_soft_reset
.sym 19184 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 19191 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 19192 lvds_clock_$glb_clk
.sym 19195 w_rx_09_fifo_pulled_data[8]
.sym 19199 w_rx_09_fifo_pulled_data[9]
.sym 19206 w_rx_09_fifo_data[6]
.sym 19215 w_rx_09_fifo_empty
.sym 19217 $PACKER_VCC_NET
.sym 19218 rx_09_fifo.wr_addr[6]
.sym 19219 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19220 rx_09_fifo.wr_addr[8]
.sym 19222 rx_09_fifo.wr_addr[5]
.sym 19223 rx_09_fifo.wr_addr[3]
.sym 19225 w_smi_read_req
.sym 19226 spi_if_ins.spi.r_rx_byte[4]
.sym 19227 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19228 rx_09_fifo.wr_addr[0]
.sym 19229 rx_09_fifo.wr_addr[8]
.sym 19252 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19253 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19258 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19264 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19271 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19299 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19305 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19314 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19318 w_rx_09_fifo_pulled_data[10]
.sym 19322 w_rx_09_fifo_pulled_data[11]
.sym 19331 spi_if_ins.spi.r_rx_byte[1]
.sym 19339 spi_if_ins.w_rx_data[1]
.sym 19343 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19344 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19345 w_rx_09_fifo_data[1]
.sym 19346 spi_if_ins.w_rx_data[6]
.sym 19347 w_rx_09_fifo_pulled_data[9]
.sym 19348 spi_if_ins.w_rx_data[5]
.sym 19349 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19350 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19352 w_rx_09_fifo_pulled_data[27]
.sym 19359 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19360 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19363 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19366 i_mosi$SB_IO_IN
.sym 19367 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19371 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19373 w_rx_09_fifo_pulled_data[9]
.sym 19375 w_rx_09_fifo_pulled_data[10]
.sym 19376 w_rx_09_fifo_pulled_data[27]
.sym 19377 smi_ctrl_ins.int_cnt_09[3]
.sym 19378 smi_ctrl_ins.int_cnt_09[4]
.sym 19379 w_rx_09_fifo_pulled_data[25]
.sym 19384 w_rx_09_fifo_pulled_data[26]
.sym 19385 smi_ctrl_ins.int_cnt_09[3]
.sym 19386 smi_ctrl_ins.int_cnt_09[4]
.sym 19387 w_rx_09_fifo_pulled_data[11]
.sym 19393 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19397 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19403 w_rx_09_fifo_pulled_data[9]
.sym 19404 w_rx_09_fifo_pulled_data[25]
.sym 19405 smi_ctrl_ins.int_cnt_09[4]
.sym 19406 smi_ctrl_ins.int_cnt_09[3]
.sym 19410 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19418 i_mosi$SB_IO_IN
.sym 19421 w_rx_09_fifo_pulled_data[10]
.sym 19422 smi_ctrl_ins.int_cnt_09[3]
.sym 19423 w_rx_09_fifo_pulled_data[26]
.sym 19424 smi_ctrl_ins.int_cnt_09[4]
.sym 19427 w_rx_09_fifo_pulled_data[27]
.sym 19428 smi_ctrl_ins.int_cnt_09[3]
.sym 19429 w_rx_09_fifo_pulled_data[11]
.sym 19430 smi_ctrl_ins.int_cnt_09[4]
.sym 19433 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19437 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[24]
.sym 19445 w_rx_09_fifo_pulled_data[25]
.sym 19450 w_rx_data[0]
.sym 19452 i_mosi$SB_IO_IN
.sym 19453 $PACKER_VCC_NET
.sym 19454 i_smi_a2_SB_LUT4_I1_O[3]
.sym 19456 w_rx_09_fifo_data[19]
.sym 19465 w_rx_09_fifo_data[2]
.sym 19466 spi_if_ins.w_rx_data[0]
.sym 19467 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 19468 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19469 rx_09_fifo.rd_addr[6]
.sym 19470 w_rx_09_fifo_pulled_data[26]
.sym 19471 rx_09_fifo.rd_addr[7]
.sym 19472 spi_if_ins.w_rx_data[6]
.sym 19474 spi_if_ins.w_rx_data[5]
.sym 19475 rx_09_fifo.wr_addr[5]
.sym 19484 spi_if_ins.spi.r_rx_byte[7]
.sym 19485 spi_if_ins.spi.r_rx_byte[0]
.sym 19489 spi_if_ins.spi.r_rx_byte[6]
.sym 19490 spi_if_ins.spi.r_rx_byte[3]
.sym 19493 spi_if_ins.spi.r_rx_byte[2]
.sym 19496 spi_if_ins.spi.r_rx_byte[5]
.sym 19498 spi_if_ins.spi.r_rx_byte[4]
.sym 19499 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19517 spi_if_ins.spi.r_rx_byte[6]
.sym 19523 spi_if_ins.spi.r_rx_byte[5]
.sym 19527 spi_if_ins.spi.r_rx_byte[7]
.sym 19541 spi_if_ins.spi.r_rx_byte[2]
.sym 19547 spi_if_ins.spi.r_rx_byte[0]
.sym 19552 spi_if_ins.spi.r_rx_byte[3]
.sym 19556 spi_if_ins.spi.r_rx_byte[4]
.sym 19560 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19561 r_counter_$glb_clk
.sym 19564 w_rx_09_fifo_pulled_data[26]
.sym 19568 w_rx_09_fifo_pulled_data[27]
.sym 19574 w_rx_data[1]
.sym 19577 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19578 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19583 rx_09_fifo.wr_addr[7]
.sym 19584 rx_09_fifo.wr_addr[9]
.sym 19585 $PACKER_VCC_NET
.sym 19588 rx_09_fifo.rd_addr[1]
.sym 19589 rx_09_fifo.wr_addr[9]
.sym 19590 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19591 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19592 w_rx_data[2]
.sym 19593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 19594 w_rx_data[0]
.sym 19595 rx_09_fifo.wr_addr[7]
.sym 19596 w_rx_data[1]
.sym 19597 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19598 rx_09_fifo.rd_addr[9]
.sym 19604 w_rx_24_fifo_empty
.sym 19606 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 19607 w_rx_09_fifo_empty
.sym 19608 smi_ctrl_ins.int_cnt_09[4]
.sym 19609 smi_ctrl_ins.int_cnt_24[4]
.sym 19610 lvds_rx_09_inst.o_debug_state[0]
.sym 19611 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19614 smi_ctrl_ins.int_cnt_09[3]
.sym 19615 w_soft_reset
.sym 19620 smi_ctrl_ins.soe_and_reset
.sym 19621 w_rx_09_fifo_push
.sym 19637 lvds_rx_09_inst.o_debug_state[0]
.sym 19639 w_soft_reset
.sym 19649 w_soft_reset
.sym 19662 w_rx_09_fifo_empty
.sym 19663 smi_ctrl_ins.int_cnt_09[4]
.sym 19664 smi_ctrl_ins.int_cnt_09[3]
.sym 19667 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19668 w_rx_24_fifo_empty
.sym 19669 smi_ctrl_ins.int_cnt_24[4]
.sym 19679 w_rx_09_fifo_push
.sym 19680 w_soft_reset
.sym 19683 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 19684 smi_ctrl_ins.soe_and_reset
.sym 19687 w_rx_09_fifo_pulled_data[4]
.sym 19691 w_rx_09_fifo_pulled_data[5]
.sym 19698 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 19699 $PACKER_VCC_NET
.sym 19700 smi_ctrl_ins.int_cnt_09[3]
.sym 19703 w_rx_09_fifo_empty
.sym 19704 smi_ctrl_ins.int_cnt_09[4]
.sym 19705 smi_ctrl_ins.int_cnt_24[4]
.sym 19707 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19710 rx_09_fifo.wr_addr[6]
.sym 19711 rx_09_fifo.wr_addr[3]
.sym 19712 rx_09_fifo.wr_addr[8]
.sym 19713 rx_09_fifo.wr_addr[0]
.sym 19714 rx_09_fifo.wr_addr[5]
.sym 19715 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19716 rx_09_fifo.wr_addr[0]
.sym 19719 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 19720 w_rx_data[0]
.sym 19721 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 19729 spi_if_ins.w_rx_data[0]
.sym 19731 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19735 spi_if_ins.w_rx_data[2]
.sym 19737 spi_if_ins.w_rx_data[1]
.sym 19739 spi_if_ins.w_rx_data[3]
.sym 19741 spi_if_ins.w_rx_data[4]
.sym 19744 spi_if_ins.w_rx_data[6]
.sym 19745 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19746 spi_if_ins.w_rx_data[5]
.sym 19763 spi_if_ins.w_rx_data[2]
.sym 19767 spi_if_ins.w_rx_data[0]
.sym 19773 spi_if_ins.w_rx_data[1]
.sym 19778 spi_if_ins.w_rx_data[4]
.sym 19787 spi_if_ins.w_rx_data[6]
.sym 19790 spi_if_ins.w_rx_data[3]
.sym 19799 spi_if_ins.w_rx_data[5]
.sym 19805 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19806 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19810 w_rx_09_fifo_pulled_data[6]
.sym 19814 w_rx_09_fifo_pulled_data[7]
.sym 19827 w_soft_reset
.sym 19834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 19835 w_rx_09_fifo_data[25]
.sym 19839 spi_if_ins.w_rx_data[6]
.sym 19840 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 19841 spi_if_ins.w_rx_data[5]
.sym 19843 w_rx_09_fifo_data[14]
.sym 19844 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 19851 smi_ctrl_ins.int_cnt_09[3]
.sym 19852 lvds_rx_09_inst.r_data[8]
.sym 19859 w_rx_09_fifo_pulled_data[23]
.sym 19865 smi_ctrl_ins.int_cnt_09[4]
.sym 19868 lvds_rx_09_inst.r_data[23]
.sym 19871 w_rx_09_fifo_pulled_data[7]
.sym 19876 lvds_rx_09_inst.r_data[12]
.sym 19877 lvds_rx_09_inst.r_data[11]
.sym 19885 lvds_rx_09_inst.r_data[11]
.sym 19891 lvds_rx_09_inst.r_data[12]
.sym 19901 w_rx_09_fifo_pulled_data[7]
.sym 19902 w_rx_09_fifo_pulled_data[23]
.sym 19903 smi_ctrl_ins.int_cnt_09[3]
.sym 19904 smi_ctrl_ins.int_cnt_09[4]
.sym 19916 lvds_rx_09_inst.r_data[23]
.sym 19926 lvds_rx_09_inst.r_data[8]
.sym 19929 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 19930 lvds_clock_$glb_clk
.sym 19933 w_rx_09_fifo_pulled_data[20]
.sym 19937 w_rx_09_fifo_pulled_data[21]
.sym 19949 w_rx_09_fifo_data[31]
.sym 19952 $PACKER_VCC_NET
.sym 19955 $PACKER_VCC_NET
.sym 19956 rx_09_fifo.wr_addr[5]
.sym 19958 spi_if_ins.w_rx_data[0]
.sym 19960 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19961 rx_09_fifo.rd_addr[6]
.sym 19963 rx_09_fifo.rd_addr[7]
.sym 19964 w_rx_09_fifo_data[9]
.sym 19967 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 19975 io_ctrl_ins.o_pmod[5]
.sym 19976 i_button_SB_LUT4_I3_O[3]
.sym 19977 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 19979 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 19982 i_button_SB_LUT4_I3_O[2]
.sym 19984 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 19985 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 19986 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 19989 i_button_SB_LUT4_I3_O[0]
.sym 19993 io_ctrl_ins.pmod_dir_state[6]
.sym 19994 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 19997 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 20002 w_rx_09_fifo_pulled_data[23]
.sym 20003 i_button_SB_LUT4_I3_O[1]
.sym 20013 w_rx_09_fifo_pulled_data[23]
.sym 20024 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 20025 io_ctrl_ins.o_pmod[5]
.sym 20026 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 20027 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 20030 io_ctrl_ins.pmod_dir_state[6]
.sym 20031 i_button_SB_LUT4_I3_O[1]
.sym 20032 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 20033 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 20042 i_button_SB_LUT4_I3_O[2]
.sym 20043 i_button_SB_LUT4_I3_O[1]
.sym 20044 i_button_SB_LUT4_I3_O[0]
.sym 20045 i_button_SB_LUT4_I3_O[3]
.sym 20052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20054 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20056 w_rx_09_fifo_pulled_data[22]
.sym 20060 w_rx_09_fifo_pulled_data[23]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20068 i_button_SB_LUT4_I3_O[2]
.sym 20070 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20072 rx_09_fifo.wr_addr[9]
.sym 20078 $PACKER_VCC_NET
.sym 20079 rx_09_fifo.rd_addr[5]
.sym 20080 w_rx_data[2]
.sym 20081 rx_09_fifo.rd_addr[1]
.sym 20082 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 20083 w_rx_09_fifo_data[27]
.sym 20084 w_rx_09_fifo_data[10]
.sym 20085 w_rx_data[2]
.sym 20086 rx_09_fifo.wr_addr[9]
.sym 20087 w_rx_data[0]
.sym 20088 w_rx_data[1]
.sym 20089 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20090 rx_09_fifo.rd_addr[9]
.sym 20104 lvds_rx_09_inst.r_data[25]
.sym 20106 smi_ctrl_ins.int_cnt_09[3]
.sym 20108 smi_ctrl_ins.int_cnt_09[4]
.sym 20111 lvds_rx_09_inst.r_data[24]
.sym 20125 w_rx_09_fifo_pulled_data[17]
.sym 20127 w_rx_09_fifo_pulled_data[1]
.sym 20141 w_rx_09_fifo_pulled_data[1]
.sym 20142 smi_ctrl_ins.int_cnt_09[3]
.sym 20143 w_rx_09_fifo_pulled_data[17]
.sym 20144 smi_ctrl_ins.int_cnt_09[4]
.sym 20155 lvds_rx_09_inst.r_data[24]
.sym 20166 lvds_rx_09_inst.r_data[25]
.sym 20175 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 20176 lvds_clock_$glb_clk
.sym 20179 w_rx_09_fifo_pulled_data[16]
.sym 20183 w_rx_09_fifo_pulled_data[17]
.sym 20190 $PACKER_VCC_NET
.sym 20201 w_rx_09_fifo_data[15]
.sym 20202 rx_09_fifo.wr_addr[5]
.sym 20203 rx_09_fifo.wr_addr[3]
.sym 20205 w_rx_data[0]
.sym 20206 rx_09_fifo.wr_addr[0]
.sym 20207 w_rx_09_fifo_data[26]
.sym 20208 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 20209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20210 rx_09_fifo.wr_addr[6]
.sym 20211 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20212 rx_09_fifo.wr_addr[8]
.sym 20213 w_rx_09_fifo_pulled_data[1]
.sym 20219 smi_ctrl_ins.int_cnt_09[4]
.sym 20221 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20222 w_rx_data[7]
.sym 20224 smi_ctrl_ins.int_cnt_09[4]
.sym 20227 o_tr_vc1$SB_IO_OUT
.sym 20228 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 20233 smi_ctrl_ins.int_cnt_09[3]
.sym 20239 w_rx_data[5]
.sym 20240 io_ctrl_ins.pmod_dir_state[5]
.sym 20241 i_button_SB_LUT4_I3_O[1]
.sym 20242 w_rx_09_fifo_pulled_data[2]
.sym 20243 w_rx_data[6]
.sym 20244 w_rx_09_fifo_pulled_data[18]
.sym 20245 w_rx_data[2]
.sym 20248 w_rx_09_fifo_pulled_data[19]
.sym 20250 w_rx_09_fifo_pulled_data[3]
.sym 20252 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 20253 o_tr_vc1$SB_IO_OUT
.sym 20254 i_button_SB_LUT4_I3_O[1]
.sym 20255 io_ctrl_ins.pmod_dir_state[5]
.sym 20265 w_rx_data[2]
.sym 20270 w_rx_09_fifo_pulled_data[2]
.sym 20271 smi_ctrl_ins.int_cnt_09[4]
.sym 20272 smi_ctrl_ins.int_cnt_09[3]
.sym 20273 w_rx_09_fifo_pulled_data[18]
.sym 20279 w_rx_data[7]
.sym 20283 w_rx_data[5]
.sym 20291 w_rx_data[6]
.sym 20294 smi_ctrl_ins.int_cnt_09[4]
.sym 20295 w_rx_09_fifo_pulled_data[19]
.sym 20296 smi_ctrl_ins.int_cnt_09[3]
.sym 20297 w_rx_09_fifo_pulled_data[3]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_09_fifo_pulled_data[18]
.sym 20306 w_rx_09_fifo_pulled_data[19]
.sym 20328 w_rx_09_fifo_pulled_data[2]
.sym 20333 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20335 w_rx_09_fifo_data[25]
.sym 20336 w_rx_09_fifo_pulled_data[3]
.sym 20343 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20345 io_ctrl_ins.rf_pin_state[2]
.sym 20346 i_button$SB_IO_IN
.sym 20350 i_button_SB_LUT4_I3_I2[0]
.sym 20351 i_button_SB_LUT4_I3_I2[1]
.sym 20352 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20354 io_ctrl_ins.rf_pin_state[4]
.sym 20356 io_ctrl_ins.rf_pin_state[3]
.sym 20358 io_ctrl_ins.rf_pin_state[7]
.sym 20362 io_ctrl_ins.rf_mode[1]
.sym 20364 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20366 io_ctrl_ins.rf_mode[2]
.sym 20369 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20370 io_ctrl_ins.rf_pin_state[5]
.sym 20372 io_ctrl_ins.rf_pin_state[6]
.sym 20375 io_ctrl_ins.rf_mode[1]
.sym 20376 io_ctrl_ins.rf_pin_state[5]
.sym 20377 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20378 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20381 io_ctrl_ins.rf_mode[2]
.sym 20382 io_ctrl_ins.rf_mode[1]
.sym 20383 io_ctrl_ins.rf_pin_state[3]
.sym 20384 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20387 io_ctrl_ins.rf_mode[1]
.sym 20388 io_ctrl_ins.rf_pin_state[2]
.sym 20389 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20390 io_ctrl_ins.rf_mode[2]
.sym 20393 io_ctrl_ins.rf_pin_state[4]
.sym 20394 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20395 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20396 io_ctrl_ins.rf_mode[1]
.sym 20399 i_button_SB_LUT4_I3_I2[1]
.sym 20402 i_button_SB_LUT4_I3_I2[0]
.sym 20406 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20407 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20408 io_ctrl_ins.rf_pin_state[7]
.sym 20412 i_button_SB_LUT4_I3_I2[0]
.sym 20413 i_button$SB_IO_IN
.sym 20417 io_ctrl_ins.rf_pin_state[6]
.sym 20418 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 20419 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20422 r_counter_$glb_clk
.sym 20425 w_rx_09_fifo_pulled_data[0]
.sym 20429 w_rx_09_fifo_pulled_data[1]
.sym 20436 o_tr_vc1$SB_IO_OUT
.sym 20440 o_tr_vc2$SB_IO_OUT
.sym 20441 w_rx_09_fifo_data[11]
.sym 20444 o_tr_vc1_b$SB_IO_OUT
.sym 20447 i_button_SB_LUT4_I3_I2[1]
.sym 20451 rx_09_fifo.rd_addr[7]
.sym 20454 rx_09_fifo.rd_addr[6]
.sym 20455 o_rx_h_tx_l$SB_IO_OUT
.sym 20456 o_led1$SB_IO_OUT
.sym 20457 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20467 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20469 i_config[3]$SB_IO_IN
.sym 20481 i_button_SB_LUT4_I3_I2[0]
.sym 20489 w_rx_data[1]
.sym 20495 w_rx_data[0]
.sym 20499 w_rx_data[1]
.sym 20530 w_rx_data[0]
.sym 20534 i_config[3]$SB_IO_IN
.sym 20536 i_button_SB_LUT4_I3_I2[0]
.sym 20544 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20545 r_counter_$glb_clk
.sym 20546 w_soft_reset_$glb_sr
.sym 20548 w_rx_09_fifo_pulled_data[2]
.sym 20552 w_rx_09_fifo_pulled_data[3]
.sym 20556 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 20559 rx_09_fifo.wr_addr[9]
.sym 20560 $PACKER_VCC_NET
.sym 20564 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20571 rx_09_fifo.rd_addr[9]
.sym 20578 rx_09_fifo.rd_addr[1]
.sym 20580 w_rx_09_fifo_data[27]
.sym 20618 i_config[0]$SB_IO_IN
.sym 20663 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20689 $PACKER_VCC_NET
.sym 20691 w_rx_09_fifo_data[26]
.sym 20696 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20758 i_smi_a3$SB_IO_IN
.sym 20759 w_smi_data_output[5]
.sym 20802 i_sck$SB_IO_IN
.sym 20810 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20811 rx_09_fifo.wr_addr[5]
.sym 20812 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 20817 rx_09_fifo.wr_addr[7]
.sym 20820 rx_09_fifo.wr_addr[9]
.sym 20821 rx_09_fifo.wr_addr[8]
.sym 20823 w_rx_09_fifo_data[21]
.sym 20825 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 20826 w_rx_09_fifo_data[20]
.sym 20828 rx_09_fifo.wr_addr[6]
.sym 20830 $PACKER_VCC_NET
.sym 20831 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20832 rx_09_fifo.wr_addr[0]
.sym 20838 rx_09_fifo.wr_addr[3]
.sym 20844 i_mosi$SB_IO_IN
.sym 20851 o_miso_$_TBUF__Y_E
.sym 20862 rx_09_fifo.wr_addr[0]
.sym 20863 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 20866 rx_09_fifo.wr_addr[3]
.sym 20867 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20868 rx_09_fifo.wr_addr[5]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.wr_addr[8]
.sym 20872 rx_09_fifo.wr_addr[9]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 20876 w_rx_09_fifo_data[20]
.sym 20880 w_rx_09_fifo_data[21]
.sym 20883 $PACKER_VCC_NET
.sym 20886 rx_09_fifo.rd_addr[5]
.sym 20889 rx_09_fifo.wr_addr[5]
.sym 20890 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 20892 rx_09_fifo.wr_addr[9]
.sym 20893 rx_09_fifo.wr_addr[8]
.sym 20897 rx_09_fifo.wr_addr[7]
.sym 20898 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 20916 o_miso_$_TBUF__Y_E
.sym 20919 rx_09_fifo.rd_addr[5]
.sym 20939 i_mosi$SB_IO_IN
.sym 20953 rx_09_fifo.rd_addr[1]
.sym 20954 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 20955 rx_09_fifo.rd_addr[9]
.sym 20956 $PACKER_VCC_NET
.sym 20958 w_rx_09_fifo_data[22]
.sym 20963 w_rx_09_fifo_data[23]
.sym 20965 rx_09_fifo.rd_addr[8]
.sym 20970 rx_09_fifo.rd_addr[6]
.sym 20973 rx_09_fifo.rd_addr[7]
.sym 20975 rx_09_fifo.rd_addr[5]
.sym 20977 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20979 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 20981 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20982 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 20989 smi_ctrl_ins.soe_and_reset
.sym 21000 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21001 rx_09_fifo.rd_addr[1]
.sym 21003 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21004 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21005 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21006 rx_09_fifo.rd_addr[5]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.rd_addr[7]
.sym 21009 rx_09_fifo.rd_addr[8]
.sym 21010 rx_09_fifo.rd_addr[9]
.sym 21011 r_counter_$glb_clk
.sym 21012 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[23]
.sym 21021 w_rx_09_fifo_data[22]
.sym 21028 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21031 rx_09_fifo.rd_addr[9]
.sym 21033 rx_09_fifo.rd_addr[8]
.sym 21037 rx_09_fifo.rd_addr[1]
.sym 21040 rx_09_fifo.rd_addr[5]
.sym 21041 smi_ctrl_ins.soe_and_reset
.sym 21043 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21045 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21047 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21048 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21049 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21054 rx_09_fifo.wr_addr[6]
.sym 21055 rx_09_fifo.wr_addr[9]
.sym 21058 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21059 rx_09_fifo.wr_addr[5]
.sym 21060 rx_09_fifo.wr_addr[0]
.sym 21063 rx_09_fifo.wr_addr[8]
.sym 21065 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21066 rx_09_fifo.wr_addr[3]
.sym 21067 w_rx_09_fifo_data[4]
.sym 21068 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21070 w_rx_09_fifo_data[5]
.sym 21072 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21074 $PACKER_VCC_NET
.sym 21082 rx_09_fifo.wr_addr[7]
.sym 21102 rx_09_fifo.wr_addr[0]
.sym 21103 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21105 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21106 rx_09_fifo.wr_addr[3]
.sym 21107 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21108 rx_09_fifo.wr_addr[5]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.wr_addr[8]
.sym 21112 rx_09_fifo.wr_addr[9]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21116 w_rx_09_fifo_data[4]
.sym 21120 w_rx_09_fifo_data[5]
.sym 21123 $PACKER_VCC_NET
.sym 21126 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21128 i_smi_soe_se$SB_IO_IN
.sym 21129 rx_09_fifo.wr_addr[8]
.sym 21131 w_smi_read_req
.sym 21134 rx_09_fifo.wr_addr[3]
.sym 21135 rx_09_fifo.wr_addr[5]
.sym 21136 rx_09_fifo.wr_addr[0]
.sym 21138 rx_09_fifo.wr_addr[6]
.sym 21142 w_rx_09_fifo_pulled_data[31]
.sym 21144 rx_09_fifo.rd_addr[8]
.sym 21145 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21146 smi_ctrl_ins.soe_and_reset
.sym 21147 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21149 $PACKER_VCC_NET
.sym 21150 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21151 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21156 w_rx_09_fifo_data[7]
.sym 21160 $PACKER_VCC_NET
.sym 21167 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21169 w_rx_09_fifo_data[6]
.sym 21170 rx_09_fifo.rd_addr[7]
.sym 21173 rx_09_fifo.rd_addr[1]
.sym 21174 rx_09_fifo.rd_addr[6]
.sym 21176 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21179 rx_09_fifo.rd_addr[9]
.sym 21181 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21182 rx_09_fifo.rd_addr[5]
.sym 21185 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21186 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21187 rx_09_fifo.rd_addr[8]
.sym 21188 spi_if_ins.w_rx_data[1]
.sym 21204 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21205 rx_09_fifo.rd_addr[1]
.sym 21207 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21208 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21209 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21210 rx_09_fifo.rd_addr[5]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21214 rx_09_fifo.rd_addr[9]
.sym 21215 r_counter_$glb_clk
.sym 21216 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[7]
.sym 21225 w_rx_09_fifo_data[6]
.sym 21243 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21244 rx_09_fifo.rd_addr[6]
.sym 21245 rx_09_fifo.rd_addr[5]
.sym 21246 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21247 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21250 rx_09_fifo.wr_addr[7]
.sym 21252 rx_09_fifo.rd_addr[7]
.sym 21260 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21263 rx_09_fifo.wr_addr[5]
.sym 21265 rx_09_fifo.wr_addr[9]
.sym 21269 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21271 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21274 w_rx_09_fifo_data[17]
.sym 21276 rx_09_fifo.wr_addr[8]
.sym 21280 w_rx_09_fifo_data[16]
.sym 21282 rx_09_fifo.wr_addr[7]
.sym 21283 rx_09_fifo.wr_addr[6]
.sym 21284 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21285 rx_09_fifo.wr_addr[0]
.sym 21286 rx_09_fifo.wr_addr[3]
.sym 21287 $PACKER_VCC_NET
.sym 21291 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 21294 w_smi_data_output[0]
.sym 21306 rx_09_fifo.wr_addr[0]
.sym 21307 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21309 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21310 rx_09_fifo.wr_addr[3]
.sym 21311 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21312 rx_09_fifo.wr_addr[5]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.wr_addr[8]
.sym 21316 rx_09_fifo.wr_addr[9]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21320 w_rx_09_fifo_data[16]
.sym 21324 w_rx_09_fifo_data[17]
.sym 21327 $PACKER_VCC_NET
.sym 21336 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21337 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21339 rx_09_fifo.wr_addr[5]
.sym 21345 w_smi_data_output[0]
.sym 21346 rx_09_fifo.rd_addr[6]
.sym 21347 smi_ctrl_ins.int_cnt_09[3]
.sym 21350 rx_09_fifo.rd_addr[8]
.sym 21351 rx_09_fifo.rd_addr[5]
.sym 21353 w_rx_09_fifo_data[0]
.sym 21361 rx_09_fifo.rd_addr[1]
.sym 21364 $PACKER_VCC_NET
.sym 21367 rx_09_fifo.rd_addr[9]
.sym 21369 w_rx_09_fifo_data[18]
.sym 21371 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21372 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21373 rx_09_fifo.rd_addr[8]
.sym 21375 w_rx_09_fifo_data[19]
.sym 21376 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21378 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21382 rx_09_fifo.rd_addr[6]
.sym 21383 rx_09_fifo.rd_addr[5]
.sym 21385 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21390 rx_09_fifo.rd_addr[7]
.sym 21392 int_miso
.sym 21408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21409 rx_09_fifo.rd_addr[1]
.sym 21411 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21412 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21413 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21414 rx_09_fifo.rd_addr[5]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21418 rx_09_fifo.rd_addr[9]
.sym 21419 r_counter_$glb_clk
.sym 21420 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[19]
.sym 21429 w_rx_09_fifo_data[18]
.sym 21448 rx_09_fifo.rd_addr[5]
.sym 21449 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21451 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21454 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21456 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21462 w_rx_09_fifo_data[1]
.sym 21464 rx_09_fifo.wr_addr[8]
.sym 21465 rx_09_fifo.wr_addr[7]
.sym 21467 rx_09_fifo.wr_addr[5]
.sym 21468 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21470 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21471 rx_09_fifo.wr_addr[6]
.sym 21472 rx_09_fifo.wr_addr[9]
.sym 21473 rx_09_fifo.wr_addr[0]
.sym 21474 rx_09_fifo.wr_addr[3]
.sym 21475 $PACKER_VCC_NET
.sym 21477 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21480 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21491 w_rx_09_fifo_data[0]
.sym 21494 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 21495 smi_ctrl_ins.int_cnt_09[3]
.sym 21500 smi_ctrl_ins.int_cnt_09[4]
.sym 21510 rx_09_fifo.wr_addr[0]
.sym 21511 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21513 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21514 rx_09_fifo.wr_addr[3]
.sym 21515 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21516 rx_09_fifo.wr_addr[5]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.wr_addr[8]
.sym 21520 rx_09_fifo.wr_addr[9]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21524 w_rx_09_fifo_data[0]
.sym 21528 w_rx_09_fifo_data[1]
.sym 21531 $PACKER_VCC_NET
.sym 21548 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 21549 rx_09_fifo.wr_addr[8]
.sym 21550 i_smi_a2_SB_LUT4_I1_O[3]
.sym 21551 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21552 rx_09_fifo.rd_addr[8]
.sym 21553 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21554 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21555 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21556 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21557 $PACKER_VCC_NET
.sym 21564 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21566 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21567 rx_09_fifo.rd_addr[7]
.sym 21568 $PACKER_VCC_NET
.sym 21573 w_rx_09_fifo_data[3]
.sym 21575 rx_09_fifo.rd_addr[6]
.sym 21577 w_rx_09_fifo_data[2]
.sym 21578 rx_09_fifo.rd_addr[5]
.sym 21579 rx_09_fifo.rd_addr[8]
.sym 21588 rx_09_fifo.rd_addr[1]
.sym 21589 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21590 rx_09_fifo.rd_addr[9]
.sym 21592 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21596 w_rx_09_fifo_data[28]
.sym 21597 w_rx_09_fifo_data[30]
.sym 21600 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 21601 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 21603 i_smi_a2_SB_LUT4_I1_O[1]
.sym 21612 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21613 rx_09_fifo.rd_addr[1]
.sym 21615 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21616 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21617 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21618 rx_09_fifo.rd_addr[5]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.rd_addr[7]
.sym 21621 rx_09_fifo.rd_addr[8]
.sym 21622 rx_09_fifo.rd_addr[9]
.sym 21623 r_counter_$glb_clk
.sym 21624 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[3]
.sym 21633 w_rx_09_fifo_data[2]
.sym 21651 rx_09_fifo.rd_addr[7]
.sym 21652 rx_09_fifo.rd_addr[6]
.sym 21653 rx_09_fifo.rd_addr[5]
.sym 21655 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21657 rx_09_fifo.rd_addr[6]
.sym 21658 rx_09_fifo.wr_addr[7]
.sym 21659 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21660 w_rx_09_fifo_pulled_data[21]
.sym 21668 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21672 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21676 rx_09_fifo.wr_addr[5]
.sym 21677 w_rx_09_fifo_data[29]
.sym 21678 rx_09_fifo.wr_addr[7]
.sym 21680 rx_09_fifo.wr_addr[9]
.sym 21681 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21682 w_rx_09_fifo_data[28]
.sym 21690 rx_09_fifo.wr_addr[3]
.sym 21691 rx_09_fifo.wr_addr[6]
.sym 21693 rx_09_fifo.wr_addr[8]
.sym 21694 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21695 $PACKER_VCC_NET
.sym 21697 rx_09_fifo.wr_addr[0]
.sym 21714 rx_09_fifo.wr_addr[0]
.sym 21715 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21717 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21718 rx_09_fifo.wr_addr[3]
.sym 21719 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21720 rx_09_fifo.wr_addr[5]
.sym 21721 rx_09_fifo.wr_addr[6]
.sym 21722 rx_09_fifo.wr_addr[7]
.sym 21723 rx_09_fifo.wr_addr[8]
.sym 21724 rx_09_fifo.wr_addr[9]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21728 w_rx_09_fifo_data[28]
.sym 21732 w_rx_09_fifo_data[29]
.sym 21735 $PACKER_VCC_NET
.sym 21745 w_rx_09_fifo_data[29]
.sym 21754 w_rx_09_fifo_pulled_data[22]
.sym 21758 rx_09_fifo.rd_addr[8]
.sym 21759 w_rx_09_fifo_pulled_data[20]
.sym 21772 $PACKER_VCC_NET
.sym 21774 w_rx_09_fifo_data[31]
.sym 21776 rx_09_fifo.rd_addr[1]
.sym 21777 w_rx_09_fifo_data[30]
.sym 21778 rx_09_fifo.rd_addr[9]
.sym 21779 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21781 rx_09_fifo.rd_addr[8]
.sym 21782 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21783 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21784 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21789 rx_09_fifo.rd_addr[7]
.sym 21791 rx_09_fifo.rd_addr[5]
.sym 21795 rx_09_fifo.rd_addr[6]
.sym 21797 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21816 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21817 rx_09_fifo.rd_addr[1]
.sym 21819 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21820 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21821 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21822 rx_09_fifo.rd_addr[5]
.sym 21823 rx_09_fifo.rd_addr[6]
.sym 21824 rx_09_fifo.rd_addr[7]
.sym 21825 rx_09_fifo.rd_addr[8]
.sym 21826 rx_09_fifo.rd_addr[9]
.sym 21827 r_counter_$glb_clk
.sym 21828 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_09_fifo_data[31]
.sym 21837 w_rx_09_fifo_data[30]
.sym 21845 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21859 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21860 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21862 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21864 rx_09_fifo.rd_addr[5]
.sym 21865 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21870 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21872 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21874 $PACKER_VCC_NET
.sym 21875 rx_09_fifo.wr_addr[5]
.sym 21878 rx_09_fifo.wr_addr[3]
.sym 21879 rx_09_fifo.wr_addr[6]
.sym 21881 rx_09_fifo.wr_addr[8]
.sym 21882 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21883 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21884 rx_09_fifo.wr_addr[9]
.sym 21885 rx_09_fifo.wr_addr[0]
.sym 21886 w_rx_09_fifo_data[13]
.sym 21887 rx_09_fifo.wr_addr[7]
.sym 21895 w_rx_09_fifo_data[12]
.sym 21918 rx_09_fifo.wr_addr[0]
.sym 21919 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 21922 rx_09_fifo.wr_addr[3]
.sym 21923 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 21924 rx_09_fifo.wr_addr[5]
.sym 21925 rx_09_fifo.wr_addr[6]
.sym 21926 rx_09_fifo.wr_addr[7]
.sym 21927 rx_09_fifo.wr_addr[8]
.sym 21928 rx_09_fifo.wr_addr[9]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 21932 w_rx_09_fifo_data[12]
.sym 21936 w_rx_09_fifo_data[13]
.sym 21939 $PACKER_VCC_NET
.sym 21956 $PACKER_VCC_NET
.sym 21958 rx_09_fifo.wr_addr[8]
.sym 21959 rx_09_fifo.wr_addr[7]
.sym 21960 $PACKER_VCC_NET
.sym 21962 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 21963 w_rx_09_fifo_data[8]
.sym 21965 rx_09_fifo.rd_addr[8]
.sym 21967 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 21972 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21974 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 21975 rx_09_fifo.rd_addr[7]
.sym 21976 w_rx_09_fifo_data[15]
.sym 21979 rx_09_fifo.rd_addr[1]
.sym 21981 rx_09_fifo.rd_addr[6]
.sym 21983 w_rx_09_fifo_data[14]
.sym 21985 $PACKER_VCC_NET
.sym 21986 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 21987 rx_09_fifo.rd_addr[8]
.sym 21997 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21998 rx_09_fifo.rd_addr[9]
.sym 22002 rx_09_fifo.rd_addr[5]
.sym 22003 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 22020 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22021 rx_09_fifo.rd_addr[1]
.sym 22023 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22024 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22025 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22026 rx_09_fifo.rd_addr[5]
.sym 22027 rx_09_fifo.rd_addr[6]
.sym 22028 rx_09_fifo.rd_addr[7]
.sym 22029 rx_09_fifo.rd_addr[8]
.sym 22030 rx_09_fifo.rd_addr[9]
.sym 22031 r_counter_$glb_clk
.sym 22032 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_09_fifo_data[15]
.sym 22041 w_rx_09_fifo_data[14]
.sym 22059 rx_09_fifo.rd_addr[7]
.sym 22060 rx_09_fifo.rd_addr[6]
.sym 22061 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22064 w_rx_09_fifo_data[24]
.sym 22065 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22066 rx_09_fifo.wr_addr[7]
.sym 22067 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22075 rx_09_fifo.wr_addr[5]
.sym 22076 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 22077 rx_09_fifo.wr_addr[9]
.sym 22080 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22082 rx_09_fifo.wr_addr[3]
.sym 22083 w_rx_09_fifo_data[9]
.sym 22089 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 22094 $PACKER_VCC_NET
.sym 22096 rx_09_fifo.wr_addr[8]
.sym 22097 rx_09_fifo.wr_addr[7]
.sym 22099 rx_09_fifo.wr_addr[6]
.sym 22100 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22101 w_rx_09_fifo_data[8]
.sym 22103 rx_09_fifo.wr_addr[0]
.sym 22122 rx_09_fifo.wr_addr[0]
.sym 22123 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22125 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 22126 rx_09_fifo.wr_addr[3]
.sym 22127 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22128 rx_09_fifo.wr_addr[5]
.sym 22129 rx_09_fifo.wr_addr[6]
.sym 22130 rx_09_fifo.wr_addr[7]
.sym 22131 rx_09_fifo.wr_addr[8]
.sym 22132 rx_09_fifo.wr_addr[9]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 22136 w_rx_09_fifo_data[8]
.sym 22140 w_rx_09_fifo_data[9]
.sym 22143 $PACKER_VCC_NET
.sym 22151 o_rx_h_tx_l$SB_IO_OUT
.sym 22166 rx_09_fifo.rd_addr[8]
.sym 22167 w_rx_09_fifo_pulled_data[0]
.sym 22177 rx_09_fifo.rd_addr[5]
.sym 22178 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 22179 rx_09_fifo.rd_addr[1]
.sym 22180 w_rx_09_fifo_data[10]
.sym 22182 w_rx_09_fifo_data[11]
.sym 22186 rx_09_fifo.rd_addr[9]
.sym 22192 rx_09_fifo.rd_addr[8]
.sym 22194 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22196 $PACKER_VCC_NET
.sym 22197 rx_09_fifo.rd_addr[7]
.sym 22198 rx_09_fifo.rd_addr[6]
.sym 22199 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22203 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22205 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22224 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22225 rx_09_fifo.rd_addr[1]
.sym 22227 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22228 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22229 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22230 rx_09_fifo.rd_addr[5]
.sym 22231 rx_09_fifo.rd_addr[6]
.sym 22232 rx_09_fifo.rd_addr[7]
.sym 22233 rx_09_fifo.rd_addr[8]
.sym 22234 rx_09_fifo.rd_addr[9]
.sym 22235 r_counter_$glb_clk
.sym 22236 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_09_fifo_data[11]
.sym 22245 w_rx_09_fifo_data[10]
.sym 22265 rx_09_fifo.rd_addr[5]
.sym 22270 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22273 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22278 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22279 rx_09_fifo.wr_addr[5]
.sym 22280 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 22282 $PACKER_VCC_NET
.sym 22283 rx_09_fifo.wr_addr[9]
.sym 22284 w_rx_09_fifo_data[25]
.sym 22286 rx_09_fifo.wr_addr[3]
.sym 22287 rx_09_fifo.wr_addr[6]
.sym 22289 rx_09_fifo.wr_addr[8]
.sym 22290 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22291 rx_09_fifo.wr_addr[0]
.sym 22293 w_rx_09_fifo_data[24]
.sym 22295 rx_09_fifo.wr_addr[7]
.sym 22303 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 22326 rx_09_fifo.wr_addr[0]
.sym 22327 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22329 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 22330 rx_09_fifo.wr_addr[3]
.sym 22331 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 22332 rx_09_fifo.wr_addr[5]
.sym 22333 rx_09_fifo.wr_addr[6]
.sym 22334 rx_09_fifo.wr_addr[7]
.sym 22335 rx_09_fifo.wr_addr[8]
.sym 22336 rx_09_fifo.wr_addr[9]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 rx_09_fifo.mem_i.0.0.0_WCLKE
.sym 22340 w_rx_09_fifo_data[24]
.sym 22344 w_rx_09_fifo_data[25]
.sym 22347 $PACKER_VCC_NET
.sym 22353 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 22364 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22382 rx_09_fifo.rd_addr[6]
.sym 22384 $PACKER_VCC_NET
.sym 22387 rx_09_fifo.rd_addr[7]
.sym 22389 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22395 rx_09_fifo.rd_addr[8]
.sym 22396 w_rx_09_fifo_data[27]
.sym 22397 rx_09_fifo.rd_addr[9]
.sym 22398 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 22403 rx_09_fifo.rd_addr[5]
.sym 22408 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22409 w_rx_09_fifo_data[26]
.sym 22410 rx_09_fifo.rd_addr[1]
.sym 22411 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22424 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 22425 rx_09_fifo.rd_addr[1]
.sym 22427 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22428 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 22429 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22430 rx_09_fifo.rd_addr[5]
.sym 22431 rx_09_fifo.rd_addr[6]
.sym 22432 rx_09_fifo.rd_addr[7]
.sym 22433 rx_09_fifo.rd_addr[8]
.sym 22434 rx_09_fifo.rd_addr[9]
.sym 22435 r_counter_$glb_clk
.sym 22436 rx_09_fifo.mem_i.0.0.0_RCLKE
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_09_fifo_data[27]
.sym 22445 w_rx_09_fifo_data[26]
.sym 22465 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22530 int_miso
.sym 22533 o_miso_$_TBUF__Y_E
.sym 22554 int_miso
.sym 22556 smi_ctrl_ins.soe_and_reset
.sym 22576 i_mosi$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22723 smi_ctrl_ins.soe_and_reset
.sym 22726 o_miso_$_TBUF__Y_E
.sym 22728 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22732 w_soft_reset
.sym 22772 i_ss$SB_IO_IN
.sym 22813 i_ss$SB_IO_IN
.sym 22840 smi_ctrl_ins.int_cnt_09[4]
.sym 22875 i_smi_soe_se$SB_IO_IN
.sym 22897 w_soft_reset
.sym 22933 i_smi_soe_se$SB_IO_IN
.sym 22936 w_soft_reset
.sym 22966 smi_ctrl_ins.soe_and_reset
.sym 22972 i_smi_a3$SB_IO_IN
.sym 22979 smi_ctrl_ins.int_cnt_09[3]
.sym 22980 smi_ctrl_ins.int_cnt_09[4]
.sym 23087 w_smi_data_output[0]
.sym 23099 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 23105 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23106 i_smi_a1_SB_LUT4_I1_O
.sym 23109 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 23118 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23134 spi_if_ins.spi.r_rx_byte[1]
.sym 23151 spi_if_ins.spi.r_rx_byte[1]
.sym 23195 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23196 r_counter_$glb_clk
.sym 23240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 23248 smi_ctrl_ins.soe_and_reset
.sym 23256 w_rx_09_fifo_pulled_data[24]
.sym 23257 smi_ctrl_ins.int_cnt_09[3]
.sym 23259 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 23260 smi_ctrl_ins.int_cnt_09[4]
.sym 23264 w_rx_09_fifo_pulled_data[8]
.sym 23265 i_smi_a2_SB_LUT4_I1_O[3]
.sym 23266 i_smi_a1_SB_LUT4_I1_O
.sym 23270 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 23278 smi_ctrl_ins.int_cnt_09[4]
.sym 23279 smi_ctrl_ins.int_cnt_09[3]
.sym 23280 w_rx_09_fifo_pulled_data[24]
.sym 23281 w_rx_09_fifo_pulled_data[8]
.sym 23296 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 23297 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 23298 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 23299 i_smi_a2_SB_LUT4_I1_O[3]
.sym 23318 i_smi_a1_SB_LUT4_I1_O
.sym 23319 smi_ctrl_ins.soe_and_reset
.sym 23334 smi_ctrl_ins.soe_and_reset
.sym 23346 smi_ctrl_ins.int_cnt_09[4]
.sym 23352 smi_ctrl_ins.int_cnt_09[3]
.sym 23373 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23379 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23391 spi_if_ins.r_tx_byte[7]
.sym 23395 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 23396 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23397 spi_if_ins.r_tx_byte[7]
.sym 23441 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23472 smi_ctrl_ins.int_cnt_09[4]
.sym 23476 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23477 spi_if_ins.r_tx_byte[7]
.sym 23478 smi_ctrl_ins.int_cnt_09[3]
.sym 23486 smi_ctrl_ins.int_cnt_09[3]
.sym 23487 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23496 w_soft_reset
.sym 23510 smi_ctrl_ins.soe_and_reset
.sym 23512 i_smi_a2_SB_LUT4_I1_O[3]
.sym 23515 smi_ctrl_ins.int_cnt_09[4]
.sym 23518 i_smi_a2_SB_LUT4_I1_O[3]
.sym 23520 w_soft_reset
.sym 23524 smi_ctrl_ins.int_cnt_09[3]
.sym 23555 smi_ctrl_ins.int_cnt_09[3]
.sym 23557 smi_ctrl_ins.int_cnt_09[4]
.sym 23564 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 23565 smi_ctrl_ins.soe_and_reset
.sym 23566 w_soft_reset_$glb_sr
.sym 23582 w_soft_reset
.sym 23591 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 23593 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 23597 i_smi_a2_SB_LUT4_I1_O[1]
.sym 23609 w_rx_09_fifo_pulled_data[4]
.sym 23613 w_rx_09_fifo_pulled_data[5]
.sym 23614 smi_ctrl_ins.int_cnt_09[4]
.sym 23617 smi_ctrl_ins.int_cnt_09[3]
.sym 23622 smi_ctrl_ins.int_cnt_09[4]
.sym 23625 w_rx_09_fifo_pulled_data[6]
.sym 23627 w_rx_09_fifo_pulled_data[20]
.sym 23630 lvds_rx_09_inst.r_data[28]
.sym 23633 lvds_rx_09_inst.r_data[26]
.sym 23635 w_rx_09_fifo_pulled_data[21]
.sym 23638 w_rx_09_fifo_pulled_data[22]
.sym 23643 lvds_rx_09_inst.r_data[26]
.sym 23650 lvds_rx_09_inst.r_data[28]
.sym 23665 w_rx_09_fifo_pulled_data[21]
.sym 23666 smi_ctrl_ins.int_cnt_09[4]
.sym 23667 smi_ctrl_ins.int_cnt_09[3]
.sym 23668 w_rx_09_fifo_pulled_data[5]
.sym 23671 w_rx_09_fifo_pulled_data[4]
.sym 23672 smi_ctrl_ins.int_cnt_09[4]
.sym 23673 w_rx_09_fifo_pulled_data[20]
.sym 23674 smi_ctrl_ins.int_cnt_09[3]
.sym 23683 w_rx_09_fifo_pulled_data[22]
.sym 23684 smi_ctrl_ins.int_cnt_09[3]
.sym 23685 w_rx_09_fifo_pulled_data[6]
.sym 23686 smi_ctrl_ins.int_cnt_09[4]
.sym 23687 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 23688 lvds_clock_$glb_clk
.sym 23702 i_glob_clock$SB_IO_IN
.sym 23723 $PACKER_GND_NET
.sym 23838 smi_ctrl_ins.int_cnt_09[4]
.sym 23844 smi_ctrl_ins.int_cnt_09[3]
.sym 23940 $PACKER_GND_NET
.sym 23948 i_glob_clock$SB_IO_IN
.sym 23963 smi_ctrl_ins.int_cnt_09[3]
.sym 24109 w_rx_09_fifo_pulled_data[16]
.sym 24119 smi_ctrl_ins.int_cnt_09[4]
.sym 24123 smi_ctrl_ins.int_cnt_09[3]
.sym 24127 w_rx_09_fifo_pulled_data[0]
.sym 24133 w_rx_09_fifo_pulled_data[0]
.sym 24134 smi_ctrl_ins.int_cnt_09[3]
.sym 24135 w_rx_09_fifo_pulled_data[16]
.sym 24136 smi_ctrl_ins.int_cnt_09[4]
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 24624 o_tr_vc1_b$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27292 w_smi_read_req
.sym 27300 i_smi_a3$SB_IO_IN
.sym 27367 i_glob_clock$SB_IO_IN
.sym 27398 $PACKER_VCC_NET
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27429 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 27444 lvds_rx_09_inst.r_data_SB_DFFESR_Q_E
.sym 27459 w_soft_reset
.sym 27460 $PACKER_VCC_NET
.sym 27470 w_soft_reset
.sym 27484 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27570 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27627 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27646 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27746 lvds_rx_24_inst.r_data[17]
.sym 27774 lvds_rx_24_inst.r_data[19]
.sym 27778 lvds_rx_24_inst.r_data[21]
.sym 27782 lvds_rx_24_inst.r_data[16]
.sym 27790 lvds_rx_24_inst.r_data[23]
.sym 27794 lvds_rx_24_inst.r_data[14]
.sym 27806 lvds_rx_24_inst.r_data[15]
.sym 27810 lvds_rx_24_inst.r_data[8]
.sym 27814 lvds_rx_24_inst.r_data[10]
.sym 27822 lvds_rx_24_inst.r_data[2]
.sym 27826 lvds_rx_24_inst.r_data[6]
.sym 27830 lvds_rx_24_inst.r_data[12]
.sym 27838 lvds_rx_24_inst.r_data[4]
.sym 27842 lvds_rx_24_inst.r_data[11]
.sym 27846 lvds_rx_24_inst.r_data[9]
.sym 27850 lvds_rx_24_inst.r_data[3]
.sym 27854 lvds_rx_24_inst.r_data[7]
.sym 27858 lvds_rx_24_inst.r_data[1]
.sym 27862 lvds_rx_24_inst.r_data[5]
.sym 27866 lvds_rx_24_inst.r_data[13]
.sym 27875 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 27880 rx_24_fifo.wr_addr[2]
.sym 27881 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 27884 rx_24_fifo.wr_addr[3]
.sym 27885 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 27888 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 27889 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 27892 rx_24_fifo.wr_addr[5]
.sym 27893 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 27896 rx_24_fifo.wr_addr[6]
.sym 27897 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 27900 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 27901 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 27904 rx_24_fifo.wr_addr[8]
.sym 27905 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 27908 rx_24_fifo.wr_addr[9]
.sym 27909 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 27913 $nextpnr_ICESTORM_LC_2$I3
.sym 27914 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 27915 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 27916 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 27917 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 27918 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 27919 rx_24_fifo.rd_addr[5]
.sym 27920 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 27921 w_rx_24_fifo_push
.sym 27922 rx_24_fifo.rd_addr[8]
.sym 27923 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 27924 rx_24_fifo.rd_addr[9]
.sym 27925 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 27926 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 27927 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27928 rx_24_fifo.rd_addr[6]
.sym 27929 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 27930 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 27931 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 27932 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 27933 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 27934 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 27935 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 27936 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 27937 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27939 rx_24_fifo.rd_addr[0]
.sym 27944 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27948 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 27949 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27952 rx_24_fifo.rd_addr[3]
.sym 27953 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 27956 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 27957 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 27960 rx_24_fifo.rd_addr[5]
.sym 27961 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 27964 rx_24_fifo.rd_addr[6]
.sym 27965 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 27968 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27969 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 27972 rx_24_fifo.rd_addr[8]
.sym 27973 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 27976 rx_24_fifo.rd_addr[9]
.sym 27977 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 27980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27981 rx_24_fifo.rd_addr[0]
.sym 27988 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 27989 w_soft_reset
.sym 27990 w_soft_reset
.sym 27991 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 27992 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 27993 lvds_rx_24_inst.o_debug_state[0]
.sym 27997 rx_24_fifo.rd_addr[0]
.sym 27998 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27999 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 28000 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 28001 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 28006 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28007 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28008 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28009 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28010 w_lvds_rx_24_d0
.sym 28018 w_lvds_rx_24_d1
.sym 28022 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28023 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 28024 rx_24_fifo.rd_addr[8]
.sym 28025 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 28026 lvds_rx_24_inst.r_data[0]
.sym 28030 w_rx_24_fifo_push
.sym 28031 rx_24_fifo.rd_addr[9]
.sym 28032 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 28033 w_rx_24_fifo_full
.sym 28039 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28040 lvds_rx_24_inst.o_debug_state[0]
.sym 28041 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28042 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28043 w_lvds_rx_24_d1
.sym 28044 w_lvds_rx_24_d0
.sym 28045 lvds_rx_24_inst.o_debug_state[0]
.sym 28050 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28051 lvds_rx_24_inst.o_debug_state[0]
.sym 28052 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28053 w_soft_reset
.sym 28054 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28055 w_lvds_rx_24_d1
.sym 28056 w_lvds_rx_24_d0
.sym 28057 lvds_rx_24_inst.o_debug_state[0]
.sym 28064 w_lvds_rx_24_d0
.sym 28065 w_lvds_rx_24_d1
.sym 28066 w_lvds_rx_24_d0
.sym 28070 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28071 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28072 w_soft_reset
.sym 28073 lvds_rx_24_inst.o_debug_state[0]
.sym 28074 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28075 w_lvds_rx_24_d1
.sym 28076 w_lvds_rx_24_d0
.sym 28077 w_lvds_rx_24_d1_SB_LUT4_I1_I3[3]
.sym 28078 w_lvds_rx_24_d1
.sym 28085 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28198 lvds_rx_24_inst.r_data[27]
.sym 28202 lvds_rx_24_inst.r_data[28]
.sym 28210 lvds_rx_24_inst.r_data[29]
.sym 28214 lvds_rx_24_inst.r_data[26]
.sym 28226 lvds_rx_24_inst.r_data[22]
.sym 28230 lvds_rx_24_inst.r_data[20]
.sym 28238 lvds_rx_24_inst.r_data[26]
.sym 28242 lvds_rx_24_inst.r_data[24]
.sym 28246 lvds_rx_24_inst.r_data[27]
.sym 28250 lvds_rx_24_inst.r_data[25]
.sym 28254 lvds_rx_24_inst.r_data[18]
.sym 28266 lvds_rx_24_inst.r_data[24]
.sym 28270 lvds_rx_24_inst.r_data[18]
.sym 28274 lvds_rx_24_inst.r_data[21]
.sym 28278 lvds_rx_24_inst.r_data[22]
.sym 28282 lvds_rx_24_inst.r_data[19]
.sym 28286 lvds_rx_24_inst.r_data[20]
.sym 28290 lvds_rx_24_inst.r_data[17]
.sym 28302 lvds_rx_24_inst.r_data[16]
.sym 28310 w_rx_24_fifo_pulled_data[5]
.sym 28311 w_rx_24_fifo_pulled_data[21]
.sym 28312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28313 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28318 lvds_rx_24_inst.r_data[23]
.sym 28322 lvds_rx_24_inst.r_data[4]
.sym 28326 lvds_rx_24_inst.r_data[12]
.sym 28330 lvds_rx_24_inst.r_data[2]
.sym 28334 lvds_rx_24_inst.r_data[6]
.sym 28338 lvds_rx_24_inst.r_data[10]
.sym 28342 lvds_rx_24_inst.r_data[25]
.sym 28346 lvds_rx_24_inst.r_data[14]
.sym 28350 lvds_rx_24_inst.r_data[3]
.sym 28354 lvds_rx_24_inst.r_data[15]
.sym 28358 lvds_rx_24_inst.r_data[5]
.sym 28362 w_rx_24_fifo_pulled_data[1]
.sym 28363 w_rx_24_fifo_pulled_data[17]
.sym 28364 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28365 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28366 lvds_rx_24_inst.r_data[9]
.sym 28370 w_rx_24_fifo_pulled_data[10]
.sym 28371 w_rx_24_fifo_pulled_data[26]
.sym 28372 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28373 smi_ctrl_ins.int_cnt_24[4]
.sym 28374 lvds_rx_24_inst.r_data[13]
.sym 28378 w_rx_24_fifo_pulled_data[2]
.sym 28379 w_rx_24_fifo_pulled_data[18]
.sym 28380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28381 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28382 lvds_rx_24_inst.r_data[8]
.sym 28387 smi_ctrl_ins.r_fifo_24_pull_1
.sym 28388 w_rx_24_fifo_empty
.sym 28389 smi_ctrl_ins.r_fifo_24_pull
.sym 28390 w_rx_24_fifo_pulled_data[11]
.sym 28391 w_rx_24_fifo_pulled_data[27]
.sym 28392 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28393 smi_ctrl_ins.int_cnt_24[4]
.sym 28394 smi_ctrl_ins.r_fifo_24_pull
.sym 28398 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28399 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 28400 rx_24_fifo.rd_addr[3]
.sym 28401 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 28402 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[0]
.sym 28403 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 28404 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[2]
.sym 28405 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[3]
.sym 28410 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 28414 w_rx_24_fifo_pulled_data[3]
.sym 28415 w_rx_24_fifo_pulled_data[19]
.sym 28416 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28417 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28418 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 28419 rx_24_fifo.wr_addr[2]
.sym 28420 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 28421 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[7]
.sym 28422 rx_24_fifo.wr_addr[5]
.sym 28423 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[5]
.sym 28424 rx_24_fifo.wr_addr[6]
.sym 28425 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[6]
.sym 28426 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 28427 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 28428 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 28429 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28430 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 28434 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 28438 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 28442 rx_24_fifo.wr_addr[2]
.sym 28443 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 28444 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 28445 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[4]
.sym 28446 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 28451 rx_24_fifo.rd_addr[0]
.sym 28456 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28460 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28461 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[2]
.sym 28462 rx_24_fifo.wr_addr[3]
.sym 28464 rx_24_fifo.rd_addr[3]
.sym 28465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[3]
.sym 28468 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 28469 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[4]
.sym 28472 rx_24_fifo.rd_addr[5]
.sym 28473 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[5]
.sym 28476 rx_24_fifo.rd_addr[6]
.sym 28477 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[6]
.sym 28480 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28481 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[7]
.sym 28484 rx_24_fifo.rd_addr[8]
.sym 28485 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[8]
.sym 28488 rx_24_fifo.rd_addr[9]
.sym 28489 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_I1_I0[9]
.sym 28493 $nextpnr_ICESTORM_LC_14$I3
.sym 28494 rx_24_fifo.rd_addr[5]
.sym 28495 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 28496 rx_24_fifo.rd_addr[6]
.sym 28497 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 28498 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 28502 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 28506 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 28510 rx_24_fifo.wr_addr[8]
.sym 28511 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[8]
.sym 28512 rx_24_fifo.wr_addr[9]
.sym 28513 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[9]
.sym 28515 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28520 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28521 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28524 rx_24_fifo.wr_addr[2]
.sym 28525 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28528 rx_24_fifo.wr_addr[3]
.sym 28529 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 28532 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 28536 rx_24_fifo.wr_addr[5]
.sym 28537 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 28540 rx_24_fifo.wr_addr[6]
.sym 28541 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 28544 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 28545 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 28548 rx_24_fifo.wr_addr[8]
.sym 28549 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 28552 rx_24_fifo.wr_addr[9]
.sym 28553 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 28562 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28563 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 28564 rx_24_fifo.rd_addr[3]
.sym 28565 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 28570 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28571 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28572 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 28573 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28579 lvds_rx_24_inst.r_phase_count[0]
.sym 28583 lvds_rx_24_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_24_inst.r_phase_count[0]
.sym 28586 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28590 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28591 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28592 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28593 lvds_rx_24_inst.o_debug_state[0]
.sym 28594 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28595 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28596 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28597 lvds_rx_24_inst.o_debug_state[0]
.sym 28601 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28603 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28604 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28605 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28606 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 28607 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 28608 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28609 lvds_rx_24_inst.o_debug_state[0]
.sym 28610 lvds_rx_24_inst.r_data[7]
.sym 28630 lvds_rx_09_inst.o_debug_state[1]
.sym 28631 w_lvds_rx_09_d1
.sym 28632 w_lvds_rx_09_d0
.sym 28633 w_soft_reset
.sym 28650 lvds_rx_09_inst.o_debug_state[0]
.sym 28651 lvds_rx_09_inst.o_debug_state[1]
.sym 28652 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28653 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28654 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28655 lvds_rx_09_inst.o_debug_state[0]
.sym 28656 lvds_rx_09_inst.o_debug_state[1]
.sym 28657 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28675 lvds_rx_09_inst.r_phase_count[0]
.sym 28679 lvds_rx_09_inst.r_phase_count[1]
.sym 28680 $PACKER_VCC_NET
.sym 28681 lvds_rx_09_inst.r_phase_count[0]
.sym 28682 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 28684 $PACKER_VCC_NET
.sym 28685 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28689 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28690 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28691 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28692 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I1_I2[0]
.sym 28693 lvds_rx_09_inst.o_debug_state[0]
.sym 28694 lvds_rx_09_inst.o_debug_state[1]
.sym 28695 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28696 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[2]
.sym 28697 lvds_rx_09_inst.o_debug_state[0]
.sym 28698 lvds_rx_09_inst.o_debug_state[1]
.sym 28699 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28700 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[1]
.sym 28701 lvds_rx_09_inst.o_debug_state[0]
.sym 28705 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_DFFESR_E_1_Q[0]
.sym 28762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28763 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28764 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 28765 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 28802 w_rx_24_fifo_pulled_data[4]
.sym 28803 w_rx_24_fifo_pulled_data[20]
.sym 28804 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28806 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28807 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28808 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28809 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 28814 w_rx_24_fifo_pulled_data[14]
.sym 28815 w_rx_24_fifo_pulled_data[30]
.sym 28816 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28817 smi_ctrl_ins.int_cnt_24[4]
.sym 28818 w_rx_24_fifo_pulled_data[12]
.sym 28819 w_rx_24_fifo_pulled_data[28]
.sym 28820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28821 smi_ctrl_ins.int_cnt_24[4]
.sym 28822 w_rx_24_fifo_pulled_data[15]
.sym 28823 w_rx_24_fifo_pulled_data[31]
.sym 28824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28825 smi_ctrl_ins.int_cnt_24[4]
.sym 28826 w_rx_24_fifo_pulled_data[7]
.sym 28827 w_rx_24_fifo_pulled_data[23]
.sym 28828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28829 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28830 w_rx_24_fifo_pulled_data[13]
.sym 28831 w_rx_24_fifo_pulled_data[29]
.sym 28832 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28833 smi_ctrl_ins.int_cnt_24[4]
.sym 28848 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28849 smi_ctrl_ins.int_cnt_24[4]
.sym 28857 $PACKER_VCC_NET
.sym 28865 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28870 lvds_rx_24_inst.r_data[11]
.sym 28878 w_rx_24_fifo_pulled_data[0]
.sym 28879 w_rx_24_fifo_pulled_data[16]
.sym 28880 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28881 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28882 w_rx_24_fifo_pulled_data[9]
.sym 28883 w_rx_24_fifo_pulled_data[25]
.sym 28884 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28885 smi_ctrl_ins.int_cnt_24[4]
.sym 28894 w_rx_24_fifo_pulled_data[8]
.sym 28895 w_rx_24_fifo_pulled_data[24]
.sym 28896 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28897 smi_ctrl_ins.int_cnt_24[4]
.sym 28902 spi_if_ins.r_tx_byte[4]
.sym 28906 spi_if_ins.r_tx_byte[0]
.sym 28913 rx_24_fifo.mem_i.0.0.0_RCLKE
.sym 28918 spi_if_ins.r_tx_byte[6]
.sym 28927 rx_24_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 28928 rx_24_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 28929 rx_24_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 28930 lvds_rx_09_inst.r_push
.sym 28934 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 28935 rx_24_fifo.wr_addr[2]
.sym 28936 rx_24_fifo.rd_addr[3]
.sym 28937 rx_24_fifo.wr_addr[3]
.sym 28940 w_soft_reset
.sym 28941 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O[1]
.sym 28944 w_soft_reset
.sym 28945 w_rx_24_fifo_push
.sym 28946 w_rx_24_fifo_empty
.sym 28947 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 28948 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 28949 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 28950 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28951 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28952 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28953 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 28954 rx_24_fifo.rd_addr[5]
.sym 28955 rx_24_fifo.wr_addr[5]
.sym 28956 rx_24_fifo.rd_addr[8]
.sym 28957 rx_24_fifo.wr_addr[8]
.sym 28958 rx_24_fifo.rd_addr[6]
.sym 28959 rx_24_fifo.wr_addr[6]
.sym 28960 rx_24_fifo.rd_addr[9]
.sym 28961 rx_24_fifo.wr_addr[9]
.sym 28966 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28967 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28968 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28969 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28970 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 28971 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 28972 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28981 rx_24_fifo.rd_addr[0]
.sym 28984 w_soft_reset
.sym 28985 w_rx_24_fifo_push
.sym 28986 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 28990 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29001 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 29004 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29005 rx_24_fifo.rd_addr[0]
.sym 29009 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 29017 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29054 lvds_rx_24_inst.r_push
.sym 29073 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 29078 lvds_rx_24_inst.r_data[1]
.sym 29082 lvds_rx_24_inst.r_data[0]
.sym 29093 w_rx_24_fifo_data[2]
.sym 29099 w_rx_24_fifo_full
.sym 29100 lvds_rx_24_inst.o_debug_state[0]
.sym 29101 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29102 lvds_rx_09_inst.o_debug_state[1]
.sym 29103 lvds_rx_09_inst.o_debug_state[0]
.sym 29104 w_lvds_rx_09_d0
.sym 29105 w_lvds_rx_09_d1
.sym 29115 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 29116 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 29117 w_soft_reset
.sym 29118 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29119 w_soft_reset
.sym 29120 w_lvds_rx_24_d1_SB_LUT4_I1_I3[0]
.sym 29121 lvds_rx_24_inst.o_debug_state[0]
.sym 29134 lvds_rx_09_inst.o_debug_state[0]
.sym 29135 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 29136 w_soft_reset
.sym 29137 lvds_rx_09_inst.o_debug_state[1]
.sym 29151 w_rx_09_fifo_full
.sym 29152 lvds_rx_09_inst.o_debug_state[0]
.sym 29153 lvds_rx_09_inst.o_debug_state[1]
.sym 29242 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 29243 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29244 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29245 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 29251 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29256 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29257 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29260 rx_09_fifo.wr_addr[3]
.sym 29261 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29264 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29265 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29268 rx_09_fifo.wr_addr[5]
.sym 29269 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 29272 rx_09_fifo.wr_addr[6]
.sym 29273 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 29276 rx_09_fifo.wr_addr[7]
.sym 29277 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 29280 rx_09_fifo.wr_addr[8]
.sym 29281 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 29284 rx_09_fifo.wr_addr[9]
.sym 29285 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 29289 $nextpnr_ICESTORM_LC_8$I3
.sym 29292 w_soft_reset
.sym 29293 w_rx_09_fifo_push
.sym 29294 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29298 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 29302 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29306 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29310 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[9]
.sym 29311 rx_09_fifo.rd_addr[8]
.sym 29312 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[7]
.sym 29313 w_rx_09_fifo_push
.sym 29326 lvds_rx_09_inst.r_data[21]
.sym 29350 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29351 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29352 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29353 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29354 lvds_rx_09_inst.r_data[1]
.sym 29370 lvds_rx_09_inst.r_data[13]
.sym 29379 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29380 w_rx_09_fifo_empty
.sym 29381 smi_ctrl_ins.r_fifo_09_pull
.sym 29390 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 29392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29394 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29395 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29396 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29397 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29398 smi_ctrl_ins.r_fifo_09_pull
.sym 29402 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 29406 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 29407 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 29408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 29409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 29411 spi_if_ins.spi.r_tx_byte[0]
.sym 29412 spi_if_ins.spi.r_tx_byte[4]
.sym 29413 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29414 lvds_rx_09_inst.r_data[7]
.sym 29418 lvds_rx_09_inst.r_data[5]
.sym 29422 lvds_rx_09_inst.r_data[11]
.sym 29426 w_lvds_rx_09_d0
.sym 29430 lvds_rx_09_inst.r_data[9]
.sym 29442 w_lvds_rx_09_d0
.sym 29446 lvds_rx_09_inst.r_data[27]
.sym 29454 lvds_rx_09_inst.r_data[7]
.sym 29470 lvds_rx_09_inst.r_data[1]
.sym 29474 lvds_rx_09_inst.r_data[23]
.sym 29478 lvds_rx_09_inst.r_data[25]
.sym 29486 w_lvds_rx_09_d1
.sym 29494 lvds_rx_09_inst.r_data[27]
.sym 29498 lvds_rx_09_inst.r_data[24]
.sym 29502 lvds_rx_09_inst.r_data[26]
.sym 29506 lvds_rx_09_inst.r_data[29]
.sym 29514 lvds_rx_09_inst.r_data[9]
.sym 29522 lvds_rx_09_inst.r_data[13]
.sym 29548 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29549 w_tx_data_io[4]
.sym 29606 lvds_rx_09_inst.o_debug_state[1]
.sym 29607 w_lvds_rx_09_d1
.sym 29608 w_lvds_rx_09_d0
.sym 29609 lvds_rx_09_inst.o_debug_state[0]
.sym 29622 lvds_rx_09_inst.o_debug_state[1]
.sym 29623 w_lvds_rx_09_d1
.sym 29624 w_lvds_rx_09_d0
.sym 29625 lvds_rx_09_inst.o_debug_state[0]
.sym 29730 spi_if_ins.spi.r_rx_done
.sym 29734 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29735 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 29736 rx_09_fifo.rd_addr[9]
.sym 29737 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[8]
.sym 29742 rx_09_fifo.rd_addr[5]
.sym 29743 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 29744 rx_09_fifo.rd_addr[7]
.sym 29745 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[6]
.sym 29746 spi_if_ins.spi.r2_rx_done
.sym 29750 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29751 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 29752 rx_09_fifo.rd_addr[6]
.sym 29753 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 29756 spi_if_ins.spi.r3_rx_done
.sym 29757 spi_if_ins.spi.r2_rx_done
.sym 29760 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29761 rx_09_fifo.rd_addr[1]
.sym 29763 rx_09_fifo.wr_addr[0]
.sym 29768 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29769 rx_09_fifo.wr_addr[0]
.sym 29772 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29773 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29776 rx_09_fifo.wr_addr[3]
.sym 29777 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29780 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29781 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29784 rx_09_fifo.wr_addr[5]
.sym 29785 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29788 rx_09_fifo.wr_addr[6]
.sym 29789 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29792 rx_09_fifo.wr_addr[7]
.sym 29793 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29796 rx_09_fifo.wr_addr[8]
.sym 29797 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29800 rx_09_fifo.wr_addr[9]
.sym 29801 rx_09_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29802 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29809 rx_09_fifo.wr_addr[0]
.sym 29810 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29814 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 29818 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 29822 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29826 rx_09_fifo.full_o_SB_LUT4_I3_I0[0]
.sym 29827 w_rx_09_fifo_push
.sym 29828 rx_09_fifo.full_o_SB_LUT4_I3_I0[2]
.sym 29829 w_rx_09_fifo_full
.sym 29830 rx_09_fifo.rd_addr[7]
.sym 29831 rx_09_fifo.wr_addr[7]
.sym 29832 rx_09_fifo.rd_addr[8]
.sym 29833 rx_09_fifo.wr_addr[8]
.sym 29835 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29836 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29837 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29838 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29839 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 29840 rx_09_fifo.wr_addr[5]
.sym 29841 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 29842 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29843 rx_09_fifo.wr_addr[3]
.sym 29844 rx_09_fifo.rd_addr[5]
.sym 29845 rx_09_fifo.wr_addr[5]
.sym 29846 w_rx_09_fifo_empty
.sym 29847 rx_09_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 29848 rx_09_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 29849 rx_09_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 29850 rx_09_fifo.rd_addr[6]
.sym 29851 rx_09_fifo.wr_addr[6]
.sym 29852 rx_09_fifo.rd_addr[9]
.sym 29853 rx_09_fifo.wr_addr[9]
.sym 29854 lvds_rx_09_inst.r_data[3]
.sym 29859 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 29864 rx_09_fifo.rd_addr[1]
.sym 29867 $PACKER_VCC_NET
.sym 29869 $nextpnr_ICESTORM_LC_5$I3
.sym 29872 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29876 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29877 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[3]
.sym 29880 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29881 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[4]
.sym 29884 rx_09_fifo.rd_addr[5]
.sym 29885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[5]
.sym 29888 rx_09_fifo.rd_addr[6]
.sym 29889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[6]
.sym 29892 rx_09_fifo.rd_addr[7]
.sym 29893 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[7]
.sym 29896 rx_09_fifo.rd_addr[8]
.sym 29897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[8]
.sym 29900 rx_09_fifo.rd_addr[9]
.sym 29901 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[9]
.sym 29905 $nextpnr_ICESTORM_LC_6$I3
.sym 29906 rx_09_fifo.wr_addr[6]
.sym 29907 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 29908 rx_09_fifo.wr_addr[9]
.sym 29909 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 29912 rx_09_fifo.wr_addr[0]
.sym 29913 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 29914 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29919 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[10]
.sym 29920 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 29921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 29922 spi_if_ins.spi.r_tx_byte[3]
.sym 29923 spi_if_ins.spi.r_tx_byte[7]
.sym 29924 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29925 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29926 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29931 spi_if_ins.spi.r_tx_byte[1]
.sym 29932 spi_if_ins.spi.r_tx_byte[5]
.sym 29933 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29939 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29940 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29946 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 29947 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 29948 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29949 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 29950 spi_if_ins.spi.r_tx_byte[2]
.sym 29951 spi_if_ins.spi.r_tx_byte[6]
.sym 29952 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29953 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29954 spi_if_ins.r_tx_byte[7]
.sym 29958 spi_if_ins.r_tx_byte[3]
.sym 29962 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29963 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 29964 spi_if_ins.state_if[0]
.sym 29965 spi_if_ins.state_if[1]
.sym 29969 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 29970 spi_if_ins.r_tx_byte[1]
.sym 29975 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29976 spi_if_ins.state_if[1]
.sym 29977 spi_if_ins.state_if[0]
.sym 29978 spi_if_ins.r_tx_byte[2]
.sym 29982 spi_if_ins.r_tx_byte[5]
.sym 29998 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30018 r_tx_data[5]
.sym 30022 r_tx_data[6]
.sym 30026 r_tx_data[1]
.sym 30030 r_tx_data[0]
.sym 30034 r_tx_data[3]
.sym 30038 i_smi_a1$SB_IO_IN
.sym 30039 i_smi_a3$SB_IO_IN
.sym 30040 i_smi_a2$SB_IO_IN
.sym 30041 w_soft_reset
.sym 30042 r_tx_data[2]
.sym 30046 r_tx_data[4]
.sym 30050 w_rx_09_fifo_empty
.sym 30054 w_rx_24_fifo_empty
.sym 30062 w_rx_24_fifo_full
.sym 30066 w_rx_09_fifo_full
.sym 30074 w_soft_reset
.sym 30075 w_ioc[1]
.sym 30076 w_cs[2]
.sym 30077 w_fetch
.sym 30080 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30081 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30084 spi_if_ins.w_rx_data[5]
.sym 30085 spi_if_ins.w_rx_data[6]
.sym 30088 spi_if_ins.w_rx_data[6]
.sym 30089 spi_if_ins.w_rx_data[5]
.sym 30090 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30091 w_tx_data_smi[0]
.sym 30092 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30093 w_tx_data_io[0]
.sym 30096 spi_if_ins.w_rx_data[5]
.sym 30097 spi_if_ins.w_rx_data[6]
.sym 30098 w_cs[2]
.sym 30099 w_cs[1]
.sym 30100 w_cs[3]
.sym 30101 w_cs[0]
.sym 30102 w_cs[0]
.sym 30103 w_cs[2]
.sym 30104 w_cs[1]
.sym 30105 w_cs[3]
.sym 30106 w_cs[0]
.sym 30107 w_cs[1]
.sym 30108 w_cs[3]
.sym 30109 w_cs[2]
.sym 30110 w_cs[0]
.sym 30111 w_cs[2]
.sym 30112 w_cs[3]
.sym 30113 w_cs[1]
.sym 30127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30128 w_cs[0]
.sym 30129 w_fetch
.sym 30142 w_tx_data_sys[0]
.sym 30143 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 30144 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30145 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 30162 i_button_SB_LUT4_I3_O[1]
.sym 30171 w_ioc[0]
.sym 30172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 30182 io_ctrl_ins.pmod_dir_state[3]
.sym 30183 i_button_SB_LUT4_I3_O[1]
.sym 30184 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30185 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30186 io_ctrl_ins.pmod_dir_state[4]
.sym 30187 i_button_SB_LUT4_I3_O[1]
.sym 30188 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30189 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30190 io_ctrl_ins.o_pmod[1]
.sym 30191 o_shdn_rx_lna$SB_IO_OUT
.sym 30192 w_ioc[0]
.sym 30193 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 30202 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30203 i_button_SB_LUT4_I3_O[1]
.sym 30204 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30205 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30206 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 30207 i_button_SB_LUT4_I3_O[1]
.sym 30208 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30209 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30233 r_counter
.sym 30235 w_soft_reset
.sym 30236 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30237 lvds_rx_09_inst.o_debug_state[1]
.sym 30243 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 30248 rx_09_fifo.rd_addr[1]
.sym 30252 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30253 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30256 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30257 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30261 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30264 rx_09_fifo.rd_addr[5]
.sym 30265 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30268 rx_09_fifo.rd_addr[6]
.sym 30269 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30272 rx_09_fifo.rd_addr[7]
.sym 30273 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30276 rx_09_fifo.rd_addr[8]
.sym 30277 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 rx_09_fifo.rd_addr[9]
.sym 30281 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30284 rx_09_fifo.rd_addr[1]
.sym 30285 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 30289 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 30290 rx_09_fifo.rd_addr[6]
.sym 30291 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 30292 rx_09_fifo.rd_addr[8]
.sym 30293 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[8]
.sym 30294 rx_09_fifo.rd_addr[1]
.sym 30295 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 30296 rx_09_fifo.rd_addr[7]
.sym 30297 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30298 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 30299 rx_09_fifo.rd_addr[9]
.sym 30300 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30301 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 30302 rx_09_fifo.rd_addr[5]
.sym 30303 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 30304 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30305 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 30308 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 30309 w_soft_reset
.sym 30310 lvds_rx_09_inst.r_data[2]
.sym 30316 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 30317 rx_09_fifo.rd_addr[5]
.sym 30318 rx_09_fifo.rd_addr[9]
.sym 30319 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[9]
.sym 30320 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 30321 rx_09_fifo.rd_addr[6]
.sym 30322 lvds_rx_09_inst.r_data[4]
.sym 30326 lvds_rx_09_inst.r_data[19]
.sym 30334 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 30335 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 30336 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 30337 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 30338 lvds_rx_09_inst.r_data[18]
.sym 30344 rx_09_fifo.rd_addr[1]
.sym 30345 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_I3[1]
.sym 30346 lvds_rx_09_inst.r_data[17]
.sym 30350 lvds_rx_09_inst.r_data[20]
.sym 30354 lvds_rx_09_inst.r_data[0]
.sym 30358 lvds_rx_09_inst.r_data[14]
.sym 30362 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30363 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 30364 rx_09_fifo.wr_addr[3]
.sym 30365 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 30366 lvds_rx_09_inst.r_data[16]
.sym 30370 lvds_rx_09_inst.r_data[6]
.sym 30374 lvds_rx_09_inst.r_data[10]
.sym 30378 lvds_rx_09_inst.r_data[8]
.sym 30382 lvds_rx_09_inst.r_data[22]
.sym 30386 lvds_rx_09_inst.r_data[12]
.sym 30394 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 30395 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[1]
.sym 30396 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 30397 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30398 lvds_rx_09_inst.r_data[15]
.sym 30402 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30420 i_ss$SB_IO_IN
.sym 30421 spi_if_ins.r_tx_data_valid
.sym 30430 rx_09_fifo.wr_addr[7]
.sym 30431 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 30432 rx_09_fifo.wr_addr[8]
.sym 30433 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 30435 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30439 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30440 $PACKER_VCC_NET
.sym 30443 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30444 $PACKER_VCC_NET
.sym 30445 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30447 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30448 $PACKER_VCC_NET
.sym 30449 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30453 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30455 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30456 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30457 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30461 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30462 spi_if_ins.spi.SCKr[2]
.sym 30463 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30464 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30465 spi_if_ins.spi.SCKr[1]
.sym 30467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30468 spi_if_ins.state_if[0]
.sym 30469 spi_if_ins.state_if[1]
.sym 30472 w_soft_reset
.sym 30473 lvds_rx_24_inst.o_debug_state[0]
.sym 30474 lvds_rx_09_inst.r_data[22]
.sym 30478 w_lvds_rx_09_d1
.sym 30482 lvds_rx_09_inst.r_data[6]
.sym 30487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30488 spi_if_ins.state_if[0]
.sym 30489 spi_if_ins.state_if[1]
.sym 30490 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30491 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30492 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30494 spi_if_ins.state_if[0]
.sym 30495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30496 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30497 spi_if_ins.state_if[1]
.sym 30501 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30503 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30504 spi_if_ins.state_if[0]
.sym 30505 spi_if_ins.state_if[1]
.sym 30508 spi_if_ins.state_if[0]
.sym 30509 spi_if_ins.state_if[1]
.sym 30512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30515 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30516 spi_if_ins.state_if[0]
.sym 30517 spi_if_ins.state_if[1]
.sym 30519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30525 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30528 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30529 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30538 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30545 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 30562 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30563 w_tx_data_smi[3]
.sym 30564 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30565 w_tx_data_io[3]
.sym 30571 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30572 w_tx_data_io[5]
.sym 30573 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30574 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30575 w_tx_data_smi[2]
.sym 30576 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30577 w_tx_data_io[2]
.sym 30580 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30581 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[1]
.sym 30582 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30583 w_tx_data_smi[1]
.sym 30584 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30585 w_tx_data_io[1]
.sym 30588 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30589 w_tx_data_io[6]
.sym 30591 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30592 w_tx_data_io[7]
.sym 30593 smi_ctrl_ins.o_data_out_SB_LUT4_I1_2_O[0]
.sym 30595 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 30596 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30597 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30599 w_ioc[0]
.sym 30600 w_ioc[1]
.sym 30601 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30603 w_soft_reset
.sym 30604 w_cs[1]
.sym 30605 w_fetch
.sym 30606 w_fetch
.sym 30607 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 30608 w_load
.sym 30609 w_cs[0]
.sym 30610 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[0]
.sym 30611 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 30612 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[2]
.sym 30613 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[3]
.sym 30614 w_cs[0]
.sym 30615 w_cs[2]
.sym 30616 w_cs[1]
.sym 30617 w_cs[3]
.sym 30620 spi_if_ins.w_rx_data[5]
.sym 30621 spi_if_ins.w_rx_data[6]
.sym 30623 w_fetch
.sym 30624 w_cs[1]
.sym 30625 w_load
.sym 30630 spi_if_ins.w_rx_data[0]
.sym 30634 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30641 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 30647 w_ioc[1]
.sym 30648 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30649 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 30656 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30657 io_ctrl_ins.rf_mode[0]
.sym 30658 w_rx_data[0]
.sym 30663 w_ioc[1]
.sym 30664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30665 w_ioc[0]
.sym 30666 w_rx_data[3]
.sym 30671 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30672 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30673 w_soft_reset
.sym 30674 w_rx_data[4]
.sym 30678 w_rx_data[2]
.sym 30682 w_rx_data[1]
.sym 30688 io_ctrl_ins.debug_mode[0]
.sym 30689 io_ctrl_ins.debug_mode[1]
.sym 30690 io_ctrl_ins.debug_mode[0]
.sym 30691 io_ctrl_ins.rf_mode[1]
.sym 30692 io_ctrl_ins.rf_mode[2]
.sym 30693 io_ctrl_ins.debug_mode[1]
.sym 30694 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30695 io_ctrl_ins.debug_mode[1]
.sym 30696 i_button_SB_LUT4_I3_I2[0]
.sym 30697 o_led1$SB_IO_OUT
.sym 30698 w_rx_data[4]
.sym 30702 w_rx_data[0]
.sym 30706 w_rx_data[3]
.sym 30710 w_rx_data[1]
.sym 30714 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30715 io_ctrl_ins.debug_mode[0]
.sym 30716 i_button_SB_LUT4_I3_I2[0]
.sym 30717 o_led0$SB_IO_OUT
.sym 30718 io_ctrl_ins.o_pmod[0]
.sym 30719 io_ctrl_ins.mixer_en_state
.sym 30720 w_ioc[0]
.sym 30721 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 30723 io_ctrl_ins.rf_pin_state[1]
.sym 30724 io_ctrl_ins.rf_mode[1]
.sym 30725 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30750 io_ctrl_ins.rf_pin_state[0]
.sym 30751 io_ctrl_ins.rf_mode[2]
.sym 30752 io_ctrl_ins.rf_mode[1]
.sym 30753 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30755 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30760 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30764 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30765 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30768 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30769 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30774 i_ss$SB_IO_IN
.sym 30775 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30776 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30777 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30781 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30783 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30784 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30785 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30787 sys_ctrl_ins.reset_count[0]
.sym 30792 sys_ctrl_ins.reset_count[1]
.sym 30794 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30796 sys_ctrl_ins.reset_count[2]
.sym 30797 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30798 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30800 sys_ctrl_ins.reset_count[3]
.sym 30801 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30802 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30804 sys_ctrl_ins.reset_count[1]
.sym 30805 sys_ctrl_ins.reset_count[0]
.sym 30806 sys_ctrl_ins.reset_count[3]
.sym 30807 sys_ctrl_ins.reset_count[1]
.sym 30808 sys_ctrl_ins.reset_count[2]
.sym 30809 sys_ctrl_ins.reset_count[0]
.sym 30812 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30813 sys_ctrl_ins.reset_cmd
.sym 30817 sys_ctrl_ins.reset_count[0]
.sym 30818 lvds_rx_09_inst.r_data[3]
.sym 30822 lvds_rx_09_inst.r_data[4]
.sym 30834 lvds_rx_09_inst.r_data[2]
.sym 30838 lvds_rx_09_inst.r_data[5]
.sym 30842 lvds_rx_09_inst.r_data[20]
.sym 30846 lvds_rx_09_inst.r_data[19]
.sym 30850 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30854 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30858 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30866 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30870 i_mosi$SB_IO_IN
.sym 30874 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30878 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30882 lvds_rx_09_inst.r_data[15]
.sym 30890 lvds_rx_09_inst.r_data[17]
.sym 30894 lvds_rx_09_inst.r_data[10]
.sym 30898 lvds_rx_09_inst.r_data[0]
.sym 30908 i_ss$SB_IO_IN
.sym 30909 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 30910 lvds_rx_09_inst.r_data[14]
.sym 30914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 30915 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 30916 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 30917 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30926 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 30927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 30928 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30929 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30938 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 30939 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 30940 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 30941 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30946 i_sck$SB_IO_IN
.sym 30954 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30958 spi_if_ins.spi.SCKr[0]
.sym 30971 spi_if_ins.spi.SCKr[2]
.sym 30972 spi_if_ins.spi.SCKr[1]
.sym 30973 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30974 spi_if_ins.spi.SCKr[1]
.sym 30981 sys_ctrl_ins.reset_cmd
.sym 30989 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30990 $PACKER_GND_NET
.sym 31010 spi_if_ins.w_rx_data[3]
.sym 31014 spi_if_ins.w_rx_data[4]
.sym 31019 w_ioc[2]
.sym 31020 w_ioc[4]
.sym 31021 w_ioc[3]
.sym 31022 spi_if_ins.w_rx_data[2]
.sym 31026 w_ioc[1]
.sym 31027 w_ioc[4]
.sym 31028 w_ioc[3]
.sym 31029 w_ioc[2]
.sym 31030 spi_if_ins.w_rx_data[1]
.sym 31051 i_smi_a2$SB_IO_IN
.sym 31052 i_smi_a1$SB_IO_IN
.sym 31053 i_smi_a3$SB_IO_IN
.sym 31057 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 31058 r_tx_data[7]
.sym 31066 w_soft_reset
.sym 31067 i_smi_a1$SB_IO_IN
.sym 31068 i_smi_a2$SB_IO_IN
.sym 31069 i_smi_a3$SB_IO_IN
.sym 31074 w_rx_data[2]
.sym 31078 w_rx_data[7]
.sym 31082 w_rx_data[5]
.sym 31086 io_ctrl_ins.o_pmod[7]
.sym 31087 o_rx_h_tx_l$SB_IO_OUT
.sym 31088 w_ioc[0]
.sym 31089 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31092 w_ioc[0]
.sym 31093 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31094 w_rx_data[6]
.sym 31098 io_ctrl_ins.o_pmod[6]
.sym 31099 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31100 w_ioc[0]
.sym 31101 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31102 w_rx_data[0]
.sym 31116 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31121 w_cs[0]
.sym 31123 w_ioc[0]
.sym 31124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31125 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31128 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 31129 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31132 w_ioc[1]
.sym 31133 w_ioc[0]
.sym 31134 $PACKER_VCC_NET
.sym 31138 w_rx_data[7]
.sym 31144 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31145 w_ioc[0]
.sym 31148 w_soft_reset
.sym 31149 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31150 i_button_SB_LUT4_I3_O[1]
.sym 31151 io_ctrl_ins.pmod_dir_state[2]
.sym 31152 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 31153 o_shdn_tx_lna$SB_IO_OUT
.sym 31154 w_rx_data[5]
.sym 31162 w_rx_data[6]
.sym 31168 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 31169 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31171 w_ioc[0]
.sym 31172 w_ioc[1]
.sym 31173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 31174 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31175 io_ctrl_ins.rf_mode[0]
.sym 31176 io_ctrl_ins.rf_mode[2]
.sym 31177 io_ctrl_ins.rf_mode[1]
.sym 31180 io_ctrl_ins.rf_mode[0]
.sym 31181 io_ctrl_ins.rf_mode[2]
.sym 31182 w_rx_data[2]
.sym 31186 w_rx_data[4]
.sym 31192 i_button_SB_LUT4_I3_O[1]
.sym 31193 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31194 w_rx_data[3]
.sym 31199 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31200 i_button_SB_LUT4_I3_I2[0]
.sym 31201 w_soft_reset
.sym 31202 io_ctrl_ins.o_pmod[4]
.sym 31203 o_tr_vc1_b$SB_IO_OUT
.sym 31204 w_ioc[0]
.sym 31205 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31206 io_ctrl_ins.o_pmod[3]
.sym 31207 o_tr_vc2$SB_IO_OUT
.sym 31208 w_ioc[0]
.sym 31209 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[0]
.sym 31210 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31211 io_ctrl_ins.rf_mode[1]
.sym 31212 i_button_SB_LUT4_I3_I2[0]
.sym 31213 i_config[0]$SB_IO_IN
.sym 31214 w_rx_data[4]
.sym 31222 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31223 io_ctrl_ins.rf_mode[2]
.sym 31224 i_button_SB_LUT4_I3_I2[0]
.sym 31225 i_config[1]$SB_IO_IN
.sym 31226 w_rx_data[3]
.sym 31230 w_rx_data[1]
.sym 31246 w_rx_data[0]
.sym 31262 w_rx_data[1]
.sym 31294 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31298 lvds_rx_09_inst.r_data[18]
.sym 31302 w_rx_09_fifo_pulled_data[15]
.sym 31303 w_rx_09_fifo_pulled_data[31]
.sym 31304 smi_ctrl_ins.int_cnt_09[4]
.sym 31305 smi_ctrl_ins.int_cnt_09[3]
.sym 31310 lvds_rx_09_inst.r_data[21]
.sym 31317 $PACKER_VCC_NET
.sym 31325 w_rx_09_fifo_data[22]
.sym 31330 w_rx_09_fifo_pulled_data[14]
.sym 31331 w_rx_09_fifo_pulled_data[30]
.sym 31332 smi_ctrl_ins.int_cnt_09[4]
.sym 31333 smi_ctrl_ins.int_cnt_09[3]
.sym 31334 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 31335 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 31336 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 31337 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31338 w_rx_09_fifo_pulled_data[13]
.sym 31339 w_rx_09_fifo_pulled_data[29]
.sym 31340 smi_ctrl_ins.int_cnt_09[4]
.sym 31341 smi_ctrl_ins.int_cnt_09[3]
.sym 31342 i_smi_a2_SB_LUT4_I1_O[0]
.sym 31343 i_smi_a2_SB_LUT4_I1_O[1]
.sym 31344 i_smi_a2_SB_LUT4_I1_O[2]
.sym 31345 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31346 w_rx_09_fifo_pulled_data[12]
.sym 31347 w_rx_09_fifo_pulled_data[28]
.sym 31348 smi_ctrl_ins.int_cnt_09[4]
.sym 31349 smi_ctrl_ins.int_cnt_09[3]
.sym 31354 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 31355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 31356 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 31357 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31358 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 31359 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 31360 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 31361 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31365 w_rx_09_fifo_data[7]
.sym 31378 lvds_rx_09_inst.r_data[16]
.sym 31384 w_rx_24_fifo_empty
.sym 31385 w_rx_09_fifo_empty
.sym 31388 w_soft_reset
.sym 31389 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[0]
.sym 31394 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31414 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31418 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31426 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31430 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31434 w_rx_09_fifo_pulled_data[9]
.sym 31435 w_rx_09_fifo_pulled_data[25]
.sym 31436 smi_ctrl_ins.int_cnt_09[4]
.sym 31437 smi_ctrl_ins.int_cnt_09[3]
.sym 31438 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31442 i_mosi$SB_IO_IN
.sym 31446 w_rx_09_fifo_pulled_data[10]
.sym 31447 w_rx_09_fifo_pulled_data[26]
.sym 31448 smi_ctrl_ins.int_cnt_09[4]
.sym 31449 smi_ctrl_ins.int_cnt_09[3]
.sym 31450 w_rx_09_fifo_pulled_data[11]
.sym 31451 w_rx_09_fifo_pulled_data[27]
.sym 31452 smi_ctrl_ins.int_cnt_09[4]
.sym 31453 smi_ctrl_ins.int_cnt_09[3]
.sym 31454 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31458 spi_if_ins.spi.r_rx_byte[6]
.sym 31462 spi_if_ins.spi.r_rx_byte[5]
.sym 31466 spi_if_ins.spi.r_rx_byte[7]
.sym 31474 spi_if_ins.spi.r_rx_byte[2]
.sym 31478 spi_if_ins.spi.r_rx_byte[0]
.sym 31482 spi_if_ins.spi.r_rx_byte[3]
.sym 31486 spi_if_ins.spi.r_rx_byte[4]
.sym 31492 w_soft_reset
.sym 31493 lvds_rx_09_inst.o_debug_state[0]
.sym 31501 w_soft_reset
.sym 31507 smi_ctrl_ins.int_cnt_09[4]
.sym 31508 smi_ctrl_ins.int_cnt_09[3]
.sym 31509 w_rx_09_fifo_empty
.sym 31511 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31512 smi_ctrl_ins.int_cnt_24[4]
.sym 31513 w_rx_24_fifo_empty
.sym 31520 w_soft_reset
.sym 31521 w_rx_09_fifo_push
.sym 31522 spi_if_ins.w_rx_data[2]
.sym 31526 spi_if_ins.w_rx_data[0]
.sym 31530 spi_if_ins.w_rx_data[1]
.sym 31534 spi_if_ins.w_rx_data[4]
.sym 31538 spi_if_ins.w_rx_data[6]
.sym 31542 spi_if_ins.w_rx_data[3]
.sym 31546 spi_if_ins.w_rx_data[5]
.sym 31550 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31554 lvds_rx_09_inst.r_data[11]
.sym 31558 lvds_rx_09_inst.r_data[12]
.sym 31566 w_rx_09_fifo_pulled_data[7]
.sym 31567 w_rx_09_fifo_pulled_data[23]
.sym 31568 smi_ctrl_ins.int_cnt_09[3]
.sym 31569 smi_ctrl_ins.int_cnt_09[4]
.sym 31574 lvds_rx_09_inst.r_data[23]
.sym 31582 lvds_rx_09_inst.r_data[8]
.sym 31593 w_rx_09_fifo_pulled_data[23]
.sym 31598 io_ctrl_ins.o_pmod[5]
.sym 31599 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I3_O[1]
.sym 31600 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 31601 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 31602 io_ctrl_ins.pmod_dir_state[6]
.sym 31603 i_button_SB_LUT4_I3_O[1]
.sym 31604 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31605 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31610 i_button_SB_LUT4_I3_O[0]
.sym 31611 i_button_SB_LUT4_I3_O[1]
.sym 31612 i_button_SB_LUT4_I3_O[2]
.sym 31613 i_button_SB_LUT4_I3_O[3]
.sym 31626 w_rx_09_fifo_pulled_data[1]
.sym 31627 w_rx_09_fifo_pulled_data[17]
.sym 31628 smi_ctrl_ins.int_cnt_09[3]
.sym 31629 smi_ctrl_ins.int_cnt_09[4]
.sym 31634 lvds_rx_09_inst.r_data[24]
.sym 31642 lvds_rx_09_inst.r_data[25]
.sym 31650 i_button_SB_LUT4_I3_O[1]
.sym 31651 io_ctrl_ins.pmod_dir_state[5]
.sym 31652 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[2]
.sym 31653 o_tr_vc1$SB_IO_OUT
.sym 31658 w_rx_data[2]
.sym 31662 w_rx_09_fifo_pulled_data[2]
.sym 31663 w_rx_09_fifo_pulled_data[18]
.sym 31664 smi_ctrl_ins.int_cnt_09[3]
.sym 31665 smi_ctrl_ins.int_cnt_09[4]
.sym 31666 w_rx_data[7]
.sym 31670 w_rx_data[5]
.sym 31674 w_rx_data[6]
.sym 31678 w_rx_09_fifo_pulled_data[3]
.sym 31679 w_rx_09_fifo_pulled_data[19]
.sym 31680 smi_ctrl_ins.int_cnt_09[3]
.sym 31681 smi_ctrl_ins.int_cnt_09[4]
.sym 31682 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31683 io_ctrl_ins.rf_mode[1]
.sym 31684 io_ctrl_ins.rf_pin_state[5]
.sym 31685 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31686 io_ctrl_ins.rf_pin_state[3]
.sym 31687 io_ctrl_ins.rf_mode[2]
.sym 31688 io_ctrl_ins.rf_mode[1]
.sym 31689 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31690 io_ctrl_ins.rf_mode[1]
.sym 31691 io_ctrl_ins.rf_mode[2]
.sym 31692 io_ctrl_ins.rf_pin_state[2]
.sym 31693 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31694 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31695 io_ctrl_ins.rf_mode[1]
.sym 31696 io_ctrl_ins.rf_pin_state[4]
.sym 31697 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31700 i_button_SB_LUT4_I3_I2[0]
.sym 31701 i_button_SB_LUT4_I3_I2[1]
.sym 31703 io_ctrl_ins.rf_pin_state[7]
.sym 31704 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31705 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31708 i_button_SB_LUT4_I3_I2[0]
.sym 31709 i_button$SB_IO_IN
.sym 31711 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31712 io_ctrl_ins.rf_pin_state[6]
.sym 31713 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31714 w_rx_data[1]
.sym 31734 w_rx_data[0]
.sym 31740 i_button_SB_LUT4_I3_I2[0]
.sym 31741 i_config[3]$SB_IO_IN
.sym 31777 i_config[0]$SB_IO_IN
.sym 31833 i_ss$SB_IO_IN
.sym 31864 w_soft_reset
.sym 31865 i_smi_soe_se$SB_IO_IN
.sym 31906 spi_if_ins.spi.r_rx_byte[1]
.sym 31942 w_rx_09_fifo_pulled_data[8]
.sym 31943 w_rx_09_fifo_pulled_data[24]
.sym 31944 smi_ctrl_ins.int_cnt_09[4]
.sym 31945 smi_ctrl_ins.int_cnt_09[3]
.sym 31954 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 31955 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 31956 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 31957 i_smi_a2_SB_LUT4_I1_O[3]
.sym 31971 spi_if_ins.r_tx_byte[7]
.sym 31972 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31973 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 32004 i_smi_a2_SB_LUT4_I1_O[3]
.sym 32005 w_soft_reset
.sym 32009 smi_ctrl_ins.int_cnt_09[3]
.sym 32028 smi_ctrl_ins.int_cnt_09[4]
.sym 32029 smi_ctrl_ins.int_cnt_09[3]
.sym 32034 lvds_rx_09_inst.r_data[26]
.sym 32038 lvds_rx_09_inst.r_data[28]
.sym 32050 w_rx_09_fifo_pulled_data[5]
.sym 32051 w_rx_09_fifo_pulled_data[21]
.sym 32052 smi_ctrl_ins.int_cnt_09[3]
.sym 32053 smi_ctrl_ins.int_cnt_09[4]
.sym 32054 w_rx_09_fifo_pulled_data[4]
.sym 32055 w_rx_09_fifo_pulled_data[20]
.sym 32056 smi_ctrl_ins.int_cnt_09[3]
.sym 32057 smi_ctrl_ins.int_cnt_09[4]
.sym 32062 w_rx_09_fifo_pulled_data[6]
.sym 32063 w_rx_09_fifo_pulled_data[22]
.sym 32064 smi_ctrl_ins.int_cnt_09[3]
.sym 32065 smi_ctrl_ins.int_cnt_09[4]
.sym 32162 w_rx_09_fifo_pulled_data[0]
.sym 32163 w_rx_09_fifo_pulled_data[16]
.sym 32164 smi_ctrl_ins.int_cnt_09[3]
.sym 32165 smi_ctrl_ins.int_cnt_09[4]
