

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s'
================================================================
* Date:           Fri Jun 27 09:42:59 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 1.290 us | 1.290 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |      256|      256|        33|         32|          1|     8|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    160|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    713|    -|
|Register         |        -|      -|    1070|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1070|    873|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_179_p2                         |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage16_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage17_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage19_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage20_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage21_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage22_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage23_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage24_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage25_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage26_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage27_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage28_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage29_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage30_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage31_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op100           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op102           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_173_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 160|          76|          75|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  157|         35|    1|         35|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_126_p4  |    9|          2|    4|          8|
    |h_0_reg_122                   |    9|          2|    4|          8|
    |image_V_data_0_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_1_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_2_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_3_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_4_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_5_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_6_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_7_V_blk_n        |    9|          2|    1|          2|
    |resized_V_data_0_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_0_V_din        |   47|         10|   16|        160|
    |resized_V_data_1_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_1_V_din        |   47|         10|   16|        160|
    |resized_V_data_2_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_2_V_din        |   47|         10|   16|        160|
    |resized_V_data_3_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_3_V_din        |   47|         10|   16|        160|
    |resized_V_data_4_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_4_V_din        |   47|         10|   16|        160|
    |resized_V_data_5_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_5_V_din        |   47|         10|   16|        160|
    |resized_V_data_6_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_6_V_din        |   47|         10|   16|        160|
    |resized_V_data_7_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_7_V_din        |   47|         10|   16|        160|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  713|        155|  155|       1367|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  34|   0|   34|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |data_in_row_0_data_0_V_reg_194  |  16|   0|   16|          0|
    |data_in_row_0_data_1_V_reg_199  |  16|   0|   16|          0|
    |data_in_row_0_data_2_V_reg_204  |  16|   0|   16|          0|
    |data_in_row_0_data_3_V_reg_209  |  16|   0|   16|          0|
    |data_in_row_0_data_4_V_reg_214  |  16|   0|   16|          0|
    |data_in_row_0_data_5_V_reg_219  |  16|   0|   16|          0|
    |data_in_row_0_data_6_V_reg_224  |  16|   0|   16|          0|
    |data_in_row_0_data_7_V_reg_229  |  16|   0|   16|          0|
    |data_in_row_1_data_0_V_reg_234  |  16|   0|   16|          0|
    |data_in_row_1_data_1_V_reg_239  |  16|   0|   16|          0|
    |data_in_row_1_data_2_V_reg_244  |  16|   0|   16|          0|
    |data_in_row_1_data_3_V_reg_249  |  16|   0|   16|          0|
    |data_in_row_1_data_4_V_reg_254  |  16|   0|   16|          0|
    |data_in_row_1_data_5_V_reg_259  |  16|   0|   16|          0|
    |data_in_row_1_data_6_V_reg_264  |  16|   0|   16|          0|
    |data_in_row_1_data_7_V_reg_269  |  16|   0|   16|          0|
    |data_in_row_2_data_0_V_reg_274  |  16|   0|   16|          0|
    |data_in_row_2_data_1_V_reg_279  |  16|   0|   16|          0|
    |data_in_row_2_data_2_V_reg_284  |  16|   0|   16|          0|
    |data_in_row_2_data_3_V_reg_289  |  16|   0|   16|          0|
    |data_in_row_2_data_4_V_reg_294  |  16|   0|   16|          0|
    |data_in_row_2_data_5_V_reg_299  |  16|   0|   16|          0|
    |data_in_row_2_data_6_V_reg_304  |  16|   0|   16|          0|
    |data_in_row_2_data_7_V_reg_309  |  16|   0|   16|          0|
    |data_in_row_3_data_0_V_reg_314  |  16|   0|   16|          0|
    |data_in_row_3_data_1_V_reg_319  |  16|   0|   16|          0|
    |data_in_row_3_data_2_V_reg_324  |  16|   0|   16|          0|
    |data_in_row_3_data_3_V_reg_329  |  16|   0|   16|          0|
    |data_in_row_3_data_4_V_reg_334  |  16|   0|   16|          0|
    |data_in_row_3_data_5_V_reg_339  |  16|   0|   16|          0|
    |data_in_row_3_data_6_V_reg_344  |  16|   0|   16|          0|
    |data_in_row_3_data_7_V_reg_349  |  16|   0|   16|          0|
    |data_in_row_4_data_0_V_reg_354  |  16|   0|   16|          0|
    |data_in_row_4_data_1_V_reg_359  |  16|   0|   16|          0|
    |data_in_row_4_data_2_V_reg_364  |  16|   0|   16|          0|
    |data_in_row_4_data_3_V_reg_369  |  16|   0|   16|          0|
    |data_in_row_4_data_4_V_reg_374  |  16|   0|   16|          0|
    |data_in_row_4_data_5_V_reg_379  |  16|   0|   16|          0|
    |data_in_row_4_data_6_V_reg_384  |  16|   0|   16|          0|
    |data_in_row_4_data_7_V_reg_389  |  16|   0|   16|          0|
    |data_in_row_5_data_0_V_reg_394  |  16|   0|   16|          0|
    |data_in_row_5_data_1_V_reg_399  |  16|   0|   16|          0|
    |data_in_row_5_data_2_V_reg_404  |  16|   0|   16|          0|
    |data_in_row_5_data_3_V_reg_409  |  16|   0|   16|          0|
    |data_in_row_5_data_4_V_reg_414  |  16|   0|   16|          0|
    |data_in_row_5_data_5_V_reg_419  |  16|   0|   16|          0|
    |data_in_row_5_data_6_V_reg_424  |  16|   0|   16|          0|
    |data_in_row_5_data_7_V_reg_429  |  16|   0|   16|          0|
    |data_in_row_6_data_0_V_reg_434  |  16|   0|   16|          0|
    |data_in_row_6_data_1_V_reg_439  |  16|   0|   16|          0|
    |data_in_row_6_data_2_V_reg_444  |  16|   0|   16|          0|
    |data_in_row_6_data_3_V_reg_449  |  16|   0|   16|          0|
    |data_in_row_6_data_4_V_reg_454  |  16|   0|   16|          0|
    |data_in_row_6_data_5_V_reg_459  |  16|   0|   16|          0|
    |data_in_row_6_data_6_V_reg_464  |  16|   0|   16|          0|
    |data_in_row_6_data_7_V_reg_469  |  16|   0|   16|          0|
    |data_in_row_7_data_0_V_reg_474  |  16|   0|   16|          0|
    |data_in_row_7_data_1_V_reg_479  |  16|   0|   16|          0|
    |data_in_row_7_data_2_V_reg_484  |  16|   0|   16|          0|
    |data_in_row_7_data_3_V_reg_489  |  16|   0|   16|          0|
    |data_in_row_7_data_4_V_reg_494  |  16|   0|   16|          0|
    |data_in_row_7_data_5_V_reg_499  |  16|   0|   16|          0|
    |data_in_row_7_data_6_V_reg_504  |  16|   0|   16|          0|
    |data_in_row_7_data_7_V_reg_509  |  16|   0|   16|          0|
    |h_0_reg_122                     |   4|   0|    4|          0|
    |h_reg_189                       |   4|   0|    4|          0|
    |icmp_ln16_reg_185               |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1070|   0| 1070|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config12> | return value |
|image_V_data_0_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_read      | out |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_1_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_read      | out |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_2_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_read      | out |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_3_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_read      | out |    1|   ap_fifo  |                        image_V_data_3_V                       |    pointer   |
|image_V_data_4_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_4_V                       |    pointer   |
|image_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_4_V                       |    pointer   |
|image_V_data_4_V_read      | out |    1|   ap_fifo  |                        image_V_data_4_V                       |    pointer   |
|image_V_data_5_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_5_V                       |    pointer   |
|image_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_5_V                       |    pointer   |
|image_V_data_5_V_read      | out |    1|   ap_fifo  |                        image_V_data_5_V                       |    pointer   |
|image_V_data_6_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_6_V                       |    pointer   |
|image_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_6_V                       |    pointer   |
|image_V_data_6_V_read      | out |    1|   ap_fifo  |                        image_V_data_6_V                       |    pointer   |
|image_V_data_7_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_7_V                       |    pointer   |
|image_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_7_V                       |    pointer   |
|image_V_data_7_V_read      | out |    1|   ap_fifo  |                        image_V_data_7_V                       |    pointer   |
|resized_V_data_0_V_din     | out |   16|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_write   | out |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_1_V_din     | out |   16|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_write   | out |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_2_V_din     | out |   16|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_write   | out |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_3_V_din     | out |   16|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_write   | out |    1|   ap_fifo  |                       resized_V_data_3_V                      |    pointer   |
|resized_V_data_4_V_din     | out |   16|   ap_fifo  |                       resized_V_data_4_V                      |    pointer   |
|resized_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_4_V                      |    pointer   |
|resized_V_data_4_V_write   | out |    1|   ap_fifo  |                       resized_V_data_4_V                      |    pointer   |
|resized_V_data_5_V_din     | out |   16|   ap_fifo  |                       resized_V_data_5_V                      |    pointer   |
|resized_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_5_V                      |    pointer   |
|resized_V_data_5_V_write   | out |    1|   ap_fifo  |                       resized_V_data_5_V                      |    pointer   |
|resized_V_data_6_V_din     | out |   16|   ap_fifo  |                       resized_V_data_6_V                      |    pointer   |
|resized_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_6_V                      |    pointer   |
|resized_V_data_6_V_write   | out |    1|   ap_fifo  |                       resized_V_data_6_V                      |    pointer   |
|resized_V_data_7_V_din     | out |   16|   ap_fifo  |                       resized_V_data_7_V                      |    pointer   |
|resized_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_7_V                      |    pointer   |
|resized_V_data_7_V_write   | out |    1|   ap_fifo  |                       resized_V_data_7_V                      |    pointer   |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

