INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'axir_asymmetric_fifo1' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'axir_asymmetric_fifo1'...
WARNING:sim - A core named 'axir_asymmetric_fifo1' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'axir_asymmetric_fifo1'...
Delivering associated files for 'axir_asymmetric_fifo1'...
Delivering EJava files for 'axir_asymmetric_fifo1'...
Generating implementation netlist for 'axir_asymmetric_fifo1'...
INFO:sim - Pre-processing HDL files for 'axir_asymmetric_fifo1'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'axir_asymmetric_fifo1'
Running ngcbuild...
Writing VEO instantiation template for 'axir_asymmetric_fifo1'...
Writing Verilog behavioral simulation model for 'axir_asymmetric_fifo1'...
WARNING:sim - Overwriting existing file
   J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo
   1/doc/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1
Delivered 1 file into directory
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'axir_asymmetric_fifo1'...
Generating metadata file...
Regenerating ISE project file for 'axir_asymmetric_fifo1'...
Generating ISE project...
XCO file found: axir_asymmetric_fifo1.xco
XMDF file found: axir_asymmetric_fifo1_xmdf.tcl
Adding
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.a
sy -view all -origin_type imported
Adding
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.n
gc -view all -origin_type created
Checking file
"J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.
ngc" for project device match ...
File
"J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.
ngc" device information matches project device.
Adding
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.s
ym -view all -origin_type imported
Adding
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fif
   o1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
J:/GitHub/module/axir_asymmetric_fifo/ipcore_dir/tmp/_cg/axir_asymmetric_fifo1.v
eo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/axir_asymmetric_fifo1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'axir_asymmetric_fifo1'.
