regmap	,	V_11
of_clk_add_provider	,	F_10
fail_clk_add	,	V_24
np	,	V_8
ap806_clk_data	,	V_23
fixedclk_name	,	V_6
cpuclk_freq	,	V_4
device_node	,	V_7
dev_err	,	F_4
pdev	,	V_2
dev	,	V_9
clk_unregister_fixed_rate	,	F_12
u32	,	T_1
reg	,	V_12
fail1	,	V_19
fail0	,	V_18
clk_register_fixed_factor	,	F_9
fail3	,	V_21
clk_unregister_fixed_factor	,	F_11
fail2	,	V_20
ret	,	V_13
ap806_clks	,	V_17
"cannot get regmap\n"	,	L_1
regmap_read	,	F_6
freq_mode	,	V_3
PTR_ERR	,	F_5
AP806_SAR_CLKFREQ_MODE_MASK	,	V_15
EINVAL	,	V_16
of_property_read_string_index	,	F_7
ap806_syscon_clk_probe	,	F_1
name	,	V_5
"invalid SAR value\n"	,	L_3
of_node	,	V_10
syscon_node_to_regmap	,	F_2
AP806_SAR_REG	,	V_14
"cannot read from regmap\n"	,	L_2
of_clk_src_onecell_get	,	V_22
"clock-output-names"	,	L_4
platform_device	,	V_1
clk_register_fixed_rate	,	F_8
IS_ERR	,	F_3
