
# ğŸ“Œ Phase 2 â€” Makefile Syntax Deep Dive

We will cover:

* Targets
* Rules
* Dependencies
* Variables
* Automatic variables (`$@`, `$<`, `$^`)
* Phony targets

---

# ğŸ§± 1ï¸âƒ£ Targets

## What is Target?

ğŸ‘‰ Target = **What you want to build**

Example:

```
app: main.o add.o
```

Here:

```
app â†’ Target
```

---

## Types of Targets

### ğŸ¯ File Target

Creates file:

```
app
main.o
```

---

### ğŸ¯ Special Target

Does action only:

```
clean
install
run
```

---

# ğŸ§± 2ï¸âƒ£ Rules (Core Structure)

---

## Rule Syntax

```
target: dependencies
	command
```

---

## Example

```
app: main.o add.o
	gcc main.o add.o -o app
```

Meaning:
ğŸ‘‰ If main.o OR add.o changes â†’ rebuild app

---

# ğŸ§± 3ï¸âƒ£ Dependencies (Prerequisites)

ğŸ‘‰ Files needed to build target.

Example:

```
main.o: main.c add.h
```

Meaning:
ğŸ‘‰ If main.c OR add.h changes â†’ rebuild main.o

---

# ğŸ§± 4ï¸âƒ£ Variables (Makes Makefile Clean)

---

## Example

```
CC = gcc
CFLAGS = -Wall -g
```

Use:

```
$(CC) $(CFLAGS) main.c
```

---

## Why Variables Matter

Without variables:

```
gcc -Wall -g main.c
gcc -Wall -g add.c
gcc -Wall -g test.c
```

With variables:

```
$(CC) $(CFLAGS) main.c
```

Change once â†’ update everywhere.

---

# ğŸ§± 5ï¸âƒ£ Automatic Variables (SUPER IMPORTANT ğŸ”¥)

These make Makefile powerful.

---

## ğŸŸ¢ `$@` â†’ Target Name

Example:

```
app: main.o add.o
	echo $@
```

Output:

```
app
```

---

## ğŸŸ¢ `$<` â†’ First Dependency

Example:

```
main.o: main.c
	echo $<
```

Output:

```
main.c
```

---

## ğŸŸ¢ `$^` â†’ All Dependencies

Example:

```
app: main.o add.o
	echo $^
```

Output:

```
main.o add.o
```

---

# ğŸ§± 6ï¸âƒ£ Pattern Rules (Avoid Repeating Code)

---

## Example Without Pattern Rule

```
main.o: main.c
	gcc -c main.c

add.o: add.c
	gcc -c add.c
```

---

## Same With Pattern Rule

```
%.o: %.c
	gcc -c $<
```

Meaning:
ğŸ‘‰ Any `.o` from matching `.c`

---

# ğŸ§± 7ï¸âƒ£ Phony Targets

---

## Problem Without Phony

If file named `clean` exists â†’ make may skip clean.

---

## Solution

```
.PHONY: clean
```

---

## Example

```
.PHONY: clean

clean:
	rm -f *.o app
```

---

# ğŸ§ª Full Example (Intermediate Makefile)

```
CC = gcc
CFLAGS = -Wall -g

app: main.o add.o
	$(CC) $^ -o $@

%.o: %.c
	$(CC) $(CFLAGS) -c $<

.PHONY: clean
clean:
	rm -f *.o app
```

---

# ğŸ§  Read This Like English

```
Build app from all object files
Build any object file from matching C file
Clean removes build files
```

---

# â­ Most Used Things In Real Projects

ğŸ”¥ Variables
ğŸ”¥ Pattern rules
ğŸ”¥ `$@ $< $^`
ğŸ”¥ clean target

---

# ğŸ“Š Automatic Variable Cheat Sheet

| Variable | Meaning                            |
| -------- | -----------------------------------|
| `$@`     | Target name                        |
| `$<`     | First dependency                   |
| `$^`     | All dependencies                   |
| `$?`     | Only changed dependencies          |
| `$+`     | All dependencies (with duplicates) |
| `$*`     | Only newer dependencies            |

---

# ğŸ§ª Mini Practice (Important)

If you see:

```
program: main.o util.o
	gcc $^ -o $@
```

What happens?

ğŸ‘‰ `$^` = ?
ğŸ‘‰ `$@` = ?

---

# ğŸš€ Phase 2 Mastery Checklist

If you know these â†’ strong base:

â˜ Rule syntax
â˜ Target meaning
â˜ Dependency meaning
â˜ Variables usage
â˜ `$@ $< $^` usage
â˜ Pattern rules
â˜ Phony targets

---

# ğŸ’¡ One Line Summary

ğŸ‘‰ **Phase 2 = Learning Makefile language grammar.**

---
