

================================================================
== Synthesis Summary Report of 'mmult_fpga'
================================================================
+ General Information: 
    * Date:           Thu Oct 17 03:36:20 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        mmult_fpga
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+
    |                Modules               |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |           |           |             |             |     |
    |                & Loops               |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+
    |+ mmult_fpga*                         |  Timing|   0.00|   300891|  2.006e+06|         -|   300822|       -|  dataflow|  154 (35%)|  160 (44%)|  26380 (18%)|  20762 (29%)|    -|
    | + grp_execution_fu_124               |       -|  -0.20|   300821|  2.006e+06|         -|   300821|       -|        no|   64 (14%)|  160 (44%)|  18705 (13%)|  13670 (19%)|    -|
    |  o VITIS_LOOP_63_1                   |       -|  -4.87|   300820|  2.006e+06|      2314|        -|     130|        no|          -|          -|            -|            -|    -|
    |   o VITIS_LOOP_65_2_VITIS_LOOP_66_3  |       -|  -4.87|     1024|  6.827e+03|         2|        1|    1024|       yes|          -|          -|            -|            -|    -|
    |   o VITIS_LOOP_86_4_VITIS_LOOP_88_5  |       -|  -4.87|     1285|  8.567e+03|       263|        1|    1024|       yes|          -|          -|            -|            -|    -|
    | + grp_read3_fu_131                   |  Timing|   0.00|   133192|  8.880e+05|         -|   133192|       -|        no|          -|          -|    2115 (1%)|    625 (~0%)|    -|
    |  o VITIS_LOOP_49_1                   |       -|  -4.87|   133121|  8.875e+05|         3|        1|  133120|       yes|          -|          -|            -|            -|    -|
    | + grp_write_r_fu_145                 |  Timing|   0.00|   133191|  8.880e+05|         -|   133191|       -|        no|          -|          -|    667 (~0%)|    1004 (1%)|    -|
    |  o VITIS_LOOP_103_1                  |       -|  -4.87|   133121|  8.875e+05|         3|        1|  133120|       yes|          -|          -|            -|            -|    -|
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+

