
MCU_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08005000  08005000  00015000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050fc  080050fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080050fc  080050fc  000150fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005104  08005104  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005104  08005104  00015104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005108  08005108  00015108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800510c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000070  0800517c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  0800517c  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bd26  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000207e  00000000  00000000  0002be02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cb8  00000000  00000000  0002de80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009a6  00000000  00000000  0002eb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000095df  00000000  00000000  0002f4de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003a0f  00000000  00000000  00038abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00003c24  00000000  00000000  0003c4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  000400f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	08004fe8 	.word	0x08004fe8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	08004fe8 	.word	0x08004fe8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b972 	b.w	8000478 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14c      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d967      	bls.n	8000292 <__udivmoddi4+0xe6>
 80001c2:	fab2 f382 	clz	r3, r2
 80001c6:	b153      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80001cc:	f1c3 0220 	rsb	r2, r3, #32
 80001d0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001d4:	fa20 f202 	lsr.w	r2, r0, r2
 80001d8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbbe f1f7 	udiv	r1, lr, r7
 80001e6:	fa1f f58c 	uxth.w	r5, ip
 80001ea:	fb07 ee11 	mls	lr, r7, r1, lr
 80001ee:	fb01 f005 	mul.w	r0, r1, r5
 80001f2:	0c22      	lsrs	r2, r4, #16
 80001f4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000200:	f101 3eff 	add.w	lr, r1, #4294967295
 8000204:	f080 8119 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000208:	4290      	cmp	r0, r2
 800020a:	f240 8116 	bls.w	800043a <__udivmoddi4+0x28e>
 800020e:	3902      	subs	r1, #2
 8000210:	4462      	add	r2, ip
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f7 	udiv	r0, r2, r7
 8000218:	fb07 2210 	mls	r2, r7, r0, r2
 800021c:	fb00 f505 	mul.w	r5, r0, r5
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a5      	cmp	r5, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000232:	f080 8104 	bcs.w	800043e <__udivmoddi4+0x292>
 8000236:	42a5      	cmp	r5, r4
 8000238:	f240 8101 	bls.w	800043e <__udivmoddi4+0x292>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000244:	2100      	movs	r1, #0
 8000246:	1b64      	subs	r4, r4, r5
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa6>
 800024a:	40dc      	lsrs	r4, r3
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d908      	bls.n	800026c <__udivmoddi4+0xc0>
 800025a:	2e00      	cmp	r6, #0
 800025c:	f000 80ea 	beq.w	8000434 <__udivmoddi4+0x288>
 8000260:	2100      	movs	r1, #0
 8000262:	e9c6 0500 	strd	r0, r5, [r6]
 8000266:	4608      	mov	r0, r1
 8000268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026c:	fab3 f183 	clz	r1, r3
 8000270:	2900      	cmp	r1, #0
 8000272:	d148      	bne.n	8000306 <__udivmoddi4+0x15a>
 8000274:	42ab      	cmp	r3, r5
 8000276:	d302      	bcc.n	800027e <__udivmoddi4+0xd2>
 8000278:	4282      	cmp	r2, r0
 800027a:	f200 80f8 	bhi.w	800046e <__udivmoddi4+0x2c2>
 800027e:	1a84      	subs	r4, r0, r2
 8000280:	eb65 0203 	sbc.w	r2, r5, r3
 8000284:	2001      	movs	r0, #1
 8000286:	4696      	mov	lr, r2
 8000288:	2e00      	cmp	r6, #0
 800028a:	d0e2      	beq.n	8000252 <__udivmoddi4+0xa6>
 800028c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000290:	e7df      	b.n	8000252 <__udivmoddi4+0xa6>
 8000292:	b902      	cbnz	r2, 8000296 <__udivmoddi4+0xea>
 8000294:	deff      	udf	#255	; 0xff
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	f040 808e 	bne.w	80003bc <__udivmoddi4+0x210>
 80002a0:	1a88      	subs	r0, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	0c17      	lsrs	r7, r2, #16
 80002a6:	fa1f fe82 	uxth.w	lr, r2
 80002aa:	fbb0 f5f7 	udiv	r5, r0, r7
 80002ae:	fb07 0015 	mls	r0, r7, r5, r0
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002b8:	fb0e f005 	mul.w	r0, lr, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d908      	bls.n	80002d2 <__udivmoddi4+0x126>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0x124>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f200 80cc 	bhi.w	8000468 <__udivmoddi4+0x2bc>
 80002d0:	4645      	mov	r5, r8
 80002d2:	1a12      	subs	r2, r2, r0
 80002d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d8:	fb07 2210 	mls	r2, r7, r0, r2
 80002dc:	fb0e fe00 	mul.w	lr, lr, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	45a6      	cmp	lr, r4
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0x150>
 80002ea:	eb1c 0404 	adds.w	r4, ip, r4
 80002ee:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x14e>
 80002f4:	45a6      	cmp	lr, r4
 80002f6:	f200 80b4 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 80002fa:	4610      	mov	r0, r2
 80002fc:	eba4 040e 	sub.w	r4, r4, lr
 8000300:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000304:	e7a0      	b.n	8000248 <__udivmoddi4+0x9c>
 8000306:	f1c1 0720 	rsb	r7, r1, #32
 800030a:	408b      	lsls	r3, r1
 800030c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000310:	ea4c 0c03 	orr.w	ip, ip, r3
 8000314:	fa25 fa07 	lsr.w	sl, r5, r7
 8000318:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800031c:	fbba f8f9 	udiv	r8, sl, r9
 8000320:	408d      	lsls	r5, r1
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	fb09 aa18 	mls	sl, r9, r8, sl
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	432b      	orrs	r3, r5
 8000330:	fa00 f501 	lsl.w	r5, r0, r1
 8000334:	fb08 f00e 	mul.w	r0, r8, lr
 8000338:	0c1c      	lsrs	r4, r3, #16
 800033a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800033e:	42a0      	cmp	r0, r4
 8000340:	fa02 f201 	lsl.w	r2, r2, r1
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x1b2>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f108 3aff 	add.w	sl, r8, #4294967295
 800034e:	f080 8086 	bcs.w	800045e <__udivmoddi4+0x2b2>
 8000352:	42a0      	cmp	r0, r4
 8000354:	f240 8083 	bls.w	800045e <__udivmoddi4+0x2b2>
 8000358:	f1a8 0802 	sub.w	r8, r8, #2
 800035c:	4464      	add	r4, ip
 800035e:	1a24      	subs	r4, r4, r0
 8000360:	b298      	uxth	r0, r3
 8000362:	fbb4 f3f9 	udiv	r3, r4, r9
 8000366:	fb09 4413 	mls	r4, r9, r3, r4
 800036a:	fb03 fe0e 	mul.w	lr, r3, lr
 800036e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000372:	45a6      	cmp	lr, r4
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x1dc>
 8000376:	eb1c 0404 	adds.w	r4, ip, r4
 800037a:	f103 30ff 	add.w	r0, r3, #4294967295
 800037e:	d26a      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 8000380:	45a6      	cmp	lr, r4
 8000382:	d968      	bls.n	8000456 <__udivmoddi4+0x2aa>
 8000384:	3b02      	subs	r3, #2
 8000386:	4464      	add	r4, ip
 8000388:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800038c:	fba0 9302 	umull	r9, r3, r0, r2
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	429c      	cmp	r4, r3
 8000396:	46c8      	mov	r8, r9
 8000398:	469e      	mov	lr, r3
 800039a:	d354      	bcc.n	8000446 <__udivmoddi4+0x29a>
 800039c:	d051      	beq.n	8000442 <__udivmoddi4+0x296>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d067      	beq.n	8000472 <__udivmoddi4+0x2c6>
 80003a2:	ebb5 0308 	subs.w	r3, r5, r8
 80003a6:	eb64 040e 	sbc.w	r4, r4, lr
 80003aa:	40cb      	lsrs	r3, r1
 80003ac:	fa04 f707 	lsl.w	r7, r4, r7
 80003b0:	431f      	orrs	r7, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c6 7400 	strd	r7, r4, [r6]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e74a      	b.n	8000252 <__udivmoddi4+0xa6>
 80003bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003c0:	f1c3 0020 	rsb	r0, r3, #32
 80003c4:	40c1      	lsrs	r1, r0
 80003c6:	409d      	lsls	r5, r3
 80003c8:	fa24 f000 	lsr.w	r0, r4, r0
 80003cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d0:	4328      	orrs	r0, r5
 80003d2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003d6:	fb07 1115 	mls	r1, r7, r5, r1
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	0c02      	lsrs	r2, r0, #16
 80003e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003e4:	fb05 f10e 	mul.w	r1, r5, lr
 80003e8:	4291      	cmp	r1, r2
 80003ea:	fa04 f403 	lsl.w	r4, r4, r3
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x256>
 80003f0:	eb1c 0202 	adds.w	r2, ip, r2
 80003f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80003f8:	d22f      	bcs.n	800045a <__udivmoddi4+0x2ae>
 80003fa:	4291      	cmp	r1, r2
 80003fc:	d92d      	bls.n	800045a <__udivmoddi4+0x2ae>
 80003fe:	3d02      	subs	r5, #2
 8000400:	4462      	add	r2, ip
 8000402:	1a52      	subs	r2, r2, r1
 8000404:	fbb2 f1f7 	udiv	r1, r2, r7
 8000408:	fb07 2211 	mls	r2, r7, r1, r2
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000412:	fb01 f20e 	mul.w	r2, r1, lr
 8000416:	4282      	cmp	r2, r0
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x280>
 800041a:	eb1c 0000 	adds.w	r0, ip, r0
 800041e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000422:	d216      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000424:	4282      	cmp	r2, r0
 8000426:	d914      	bls.n	8000452 <__udivmoddi4+0x2a6>
 8000428:	3902      	subs	r1, #2
 800042a:	4460      	add	r0, ip
 800042c:	1a80      	subs	r0, r0, r2
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	e73a      	b.n	80002aa <__udivmoddi4+0xfe>
 8000434:	4631      	mov	r1, r6
 8000436:	4630      	mov	r0, r6
 8000438:	e70b      	b.n	8000252 <__udivmoddi4+0xa6>
 800043a:	4671      	mov	r1, lr
 800043c:	e6e9      	b.n	8000212 <__udivmoddi4+0x66>
 800043e:	4610      	mov	r0, r2
 8000440:	e6fe      	b.n	8000240 <__udivmoddi4+0x94>
 8000442:	454d      	cmp	r5, r9
 8000444:	d2ab      	bcs.n	800039e <__udivmoddi4+0x1f2>
 8000446:	ebb9 0802 	subs.w	r8, r9, r2
 800044a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800044e:	3801      	subs	r0, #1
 8000450:	e7a5      	b.n	800039e <__udivmoddi4+0x1f2>
 8000452:	4641      	mov	r1, r8
 8000454:	e7ea      	b.n	800042c <__udivmoddi4+0x280>
 8000456:	4603      	mov	r3, r0
 8000458:	e796      	b.n	8000388 <__udivmoddi4+0x1dc>
 800045a:	4645      	mov	r5, r8
 800045c:	e7d1      	b.n	8000402 <__udivmoddi4+0x256>
 800045e:	46d0      	mov	r8, sl
 8000460:	e77d      	b.n	800035e <__udivmoddi4+0x1b2>
 8000462:	4464      	add	r4, ip
 8000464:	3802      	subs	r0, #2
 8000466:	e749      	b.n	80002fc <__udivmoddi4+0x150>
 8000468:	3d02      	subs	r5, #2
 800046a:	4462      	add	r2, ip
 800046c:	e731      	b.n	80002d2 <__udivmoddi4+0x126>
 800046e:	4608      	mov	r0, r1
 8000470:	e70a      	b.n	8000288 <__udivmoddi4+0xdc>
 8000472:	4631      	mov	r1, r6
 8000474:	e6ed      	b.n	8000252 <__udivmoddi4+0xa6>
 8000476:	bf00      	nop

08000478 <__aeabi_idiv0>:
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop

0800047c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000484:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000488:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d013      	beq.n	80004bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000494:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000498:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800049c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d00b      	beq.n	80004bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004a4:	e000      	b.n	80004a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d0f9      	beq.n	80004a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	b2d2      	uxtb	r2, r2
 80004ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80004bc:	687b      	ldr	r3, [r7, #4]
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f000 fedd 	bl	800128a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f80e 	bl	80004f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f000 f988 	bl	80007e8 <MX_GPIO_Init>
  MX_TIM3_Init();
 80004d8:	f000 f912 	bl	8000700 <MX_TIM3_Init>
  MX_SPI1_Init();
 80004dc:	f000 f8da 	bl	8000694 <MX_SPI1_Init>
  MX_ADC_Init();
 80004e0:	f000 f854 	bl	800058c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

	affichemod();
 80004e4:	f000 fa1a 	bl	800091c <affichemod>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		fonctionmod();
 80004e8:	f000 fa32 	bl	8000950 <fonctionmod>
 80004ec:	e7fc      	b.n	80004e8 <main+0x20>
	...

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b092      	sub	sp, #72	; 0x48
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	f107 0314 	add.w	r3, r7, #20
 80004fa:	2234      	movs	r2, #52	; 0x34
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f003 ffe0 	bl	80044c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000504:	463b      	mov	r3, r7
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	60da      	str	r2, [r3, #12]
 8000510:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000512:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <SystemClock_Config+0x98>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800051a:	4a1b      	ldr	r2, [pc, #108]	; (8000588 <SystemClock_Config+0x98>)
 800051c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000520:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000522:	2302      	movs	r3, #2
 8000524:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000526:	2301      	movs	r3, #1
 8000528:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800052a:	2310      	movs	r3, #16
 800052c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052e:	2302      	movs	r3, #2
 8000530:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000532:	2300      	movs	r3, #0
 8000534:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000536:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800053a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800053c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000540:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000542:	f107 0314 	add.w	r3, r7, #20
 8000546:	4618      	mov	r0, r3
 8000548:	f001 ff48 	bl	80023dc <HAL_RCC_OscConfig>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000552:	f000 fc75 	bl	8000e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000556:	230f      	movs	r3, #15
 8000558:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800055a:	2303      	movs	r3, #3
 800055c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800056a:	463b      	mov	r3, r7
 800056c:	2101      	movs	r1, #1
 800056e:	4618      	mov	r0, r3
 8000570:	f002 fa64 	bl	8002a3c <HAL_RCC_ClockConfig>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800057a:	f000 fc61 	bl	8000e40 <Error_Handler>
  }
}
 800057e:	bf00      	nop
 8000580:	3748      	adds	r7, #72	; 0x48
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40007000 	.word	0x40007000

0800058c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b08a      	sub	sp, #40	; 0x28
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000592:	f107 0310 	add.w	r3, r7, #16
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]
 80005a2:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80005ae:	4b37      	ldr	r3, [pc, #220]	; (800068c <MX_ADC_Init+0x100>)
 80005b0:	4a37      	ldr	r2, [pc, #220]	; (8000690 <MX_ADC_Init+0x104>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005b4:	4b35      	ldr	r3, [pc, #212]	; (800068c <MX_ADC_Init+0x100>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005ba:	4b34      	ldr	r3, [pc, #208]	; (800068c <MX_ADC_Init+0x100>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c0:	4b32      	ldr	r3, [pc, #200]	; (800068c <MX_ADC_Init+0x100>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005c6:	4b31      	ldr	r3, [pc, #196]	; (800068c <MX_ADC_Init+0x100>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80005cc:	4b2f      	ldr	r3, [pc, #188]	; (800068c <MX_ADC_Init+0x100>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80005d2:	4b2e      	ldr	r3, [pc, #184]	; (800068c <MX_ADC_Init+0x100>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80005d8:	4b2c      	ldr	r3, [pc, #176]	; (800068c <MX_ADC_Init+0x100>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80005de:	4b2b      	ldr	r3, [pc, #172]	; (800068c <MX_ADC_Init+0x100>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80005e4:	4b29      	ldr	r3, [pc, #164]	; (800068c <MX_ADC_Init+0x100>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 2;
 80005ec:	4b27      	ldr	r3, [pc, #156]	; (800068c <MX_ADC_Init+0x100>)
 80005ee:	2202      	movs	r2, #2
 80005f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80005f2:	4b26      	ldr	r3, [pc, #152]	; (800068c <MX_ADC_Init+0x100>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fa:	4b24      	ldr	r3, [pc, #144]	; (800068c <MX_ADC_Init+0x100>)
 80005fc:	2210      	movs	r2, #16
 80005fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000600:	4b22      	ldr	r3, [pc, #136]	; (800068c <MX_ADC_Init+0x100>)
 8000602:	2200      	movs	r2, #0
 8000604:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000606:	4b21      	ldr	r3, [pc, #132]	; (800068c <MX_ADC_Init+0x100>)
 8000608:	2200      	movs	r2, #0
 800060a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800060e:	481f      	ldr	r0, [pc, #124]	; (800068c <MX_ADC_Init+0x100>)
 8000610:	f000 fecc 	bl	80013ac <HAL_ADC_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_ADC_Init+0x92>
  {
    Error_Handler();
 800061a:	f000 fc11 	bl	8000e40 <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_ALL_REG;
 800061e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000622:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.ITMode = DISABLE;
 8000624:	2300      	movs	r3, #0
 8000626:	763b      	strb	r3, [r7, #24]
  AnalogWDGConfig.HighThreshold = 0;
 8000628:	2300      	movs	r3, #0
 800062a:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc, &AnalogWDGConfig) != HAL_OK)
 8000630:	f107 0310 	add.w	r3, r7, #16
 8000634:	4619      	mov	r1, r3
 8000636:	4815      	ldr	r0, [pc, #84]	; (800068c <MX_ADC_Init+0x100>)
 8000638:	f001 faf0 	bl	8001c1c <HAL_ADC_AnalogWDGConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <MX_ADC_Init+0xba>
  {
    Error_Handler();
 8000642:	f000 fbfd 	bl	8000e40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800064a:	2301      	movs	r3, #1
 800064c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_384CYCLES;
 800064e:	2307      	movs	r3, #7
 8000650:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	4619      	mov	r1, r3
 8000656:	480d      	ldr	r0, [pc, #52]	; (800068c <MX_ADC_Init+0x100>)
 8000658:	f001 f974 	bl	8001944 <HAL_ADC_ConfigChannel>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8000662:	f000 fbed 	bl	8000e40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000666:	2301      	movs	r3, #1
 8000668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800066a:	2302      	movs	r3, #2
 800066c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	4619      	mov	r1, r3
 8000672:	4806      	ldr	r0, [pc, #24]	; (800068c <MX_ADC_Init+0x100>)
 8000674:	f001 f966 	bl	8001944 <HAL_ADC_ConfigChannel>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MX_ADC_Init+0xf6>
  {
    Error_Handler();
 800067e:	f000 fbdf 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000682:	bf00      	nop
 8000684:	3728      	adds	r7, #40	; 0x28
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	2000008c 	.word	0x2000008c
 8000690:	40012400 	.word	0x40012400

08000694 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000698:	4b17      	ldr	r3, [pc, #92]	; (80006f8 <MX_SPI1_Init+0x64>)
 800069a:	4a18      	ldr	r2, [pc, #96]	; (80006fc <MX_SPI1_Init+0x68>)
 800069c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800069e:	4b16      	ldr	r3, [pc, #88]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006cc:	4b0a      	ldr	r3, [pc, #40]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006d2:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d8:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006da:	2200      	movs	r2, #0
 80006dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006de:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006e0:	220a      	movs	r2, #10
 80006e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006e4:	4804      	ldr	r0, [pc, #16]	; (80006f8 <MX_SPI1_Init+0x64>)
 80006e6:	f002 fbfb 	bl	8002ee0 <HAL_SPI_Init>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006f0:	f000 fba6 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	200000e0 	.word	0x200000e0
 80006fc:	40013000 	.word	0x40013000

08000700 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08a      	sub	sp, #40	; 0x28
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000706:	f107 0318 	add.w	r3, r7, #24
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000714:	f107 0310 	add.w	r3, r7, #16
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800072a:	4b2d      	ldr	r3, [pc, #180]	; (80007e0 <MX_TIM3_Init+0xe0>)
 800072c:	4a2d      	ldr	r2, [pc, #180]	; (80007e4 <MX_TIM3_Init+0xe4>)
 800072e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000;
 8000730:	4b2b      	ldr	r3, [pc, #172]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000732:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000736:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000738:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <MX_TIM3_Init+0xe0>)
 800073a:	2200      	movs	r2, #0
 800073c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800073e:	4b28      	ldr	r3, [pc, #160]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000740:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000744:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000746:	4b26      	ldr	r3, [pc, #152]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074c:	4b24      	ldr	r3, [pc, #144]	; (80007e0 <MX_TIM3_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000752:	4823      	ldr	r0, [pc, #140]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000754:	f002 fe5a 	bl	800340c <HAL_TIM_Base_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 800075e:	f000 fb6f 	bl	8000e40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000768:	f107 0318 	add.w	r3, r7, #24
 800076c:	4619      	mov	r1, r3
 800076e:	481c      	ldr	r0, [pc, #112]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000770:	f003 f872 	bl	8003858 <HAL_TIM_ConfigClockSource>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800077a:	f000 fb61 	bl	8000e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800077e:	4818      	ldr	r0, [pc, #96]	; (80007e0 <MX_TIM3_Init+0xe0>)
 8000780:	f002 fe83 	bl	800348a <HAL_TIM_PWM_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800078a:	f000 fb59 	bl	8000e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000796:	f107 0310 	add.w	r3, r7, #16
 800079a:	4619      	mov	r1, r3
 800079c:	4810      	ldr	r0, [pc, #64]	; (80007e0 <MX_TIM3_Init+0xe0>)
 800079e:	f003 fb4b 	bl	8003e38 <HAL_TIMEx_MasterConfigSynchronization>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80007a8:	f000 fb4a 	bl	8000e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ac:	2360      	movs	r3, #96	; 0x60
 80007ae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007bc:	463b      	mov	r3, r7
 80007be:	2200      	movs	r2, #0
 80007c0:	4619      	mov	r1, r3
 80007c2:	4807      	ldr	r0, [pc, #28]	; (80007e0 <MX_TIM3_Init+0xe0>)
 80007c4:	f002 ff86 	bl	80036d4 <HAL_TIM_PWM_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 80007ce:	f000 fb37 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007d2:	4803      	ldr	r0, [pc, #12]	; (80007e0 <MX_TIM3_Init+0xe0>)
 80007d4:	f000 fc38 	bl	8001048 <HAL_TIM_MspPostInit>

}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000138 	.word	0x20000138
 80007e4:	40000400 	.word	0x40000400

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b088      	sub	sp, #32
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 030c 	add.w	r3, r7, #12
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	4b36      	ldr	r3, [pc, #216]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	4a35      	ldr	r2, [pc, #212]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	61d3      	str	r3, [r2, #28]
 800080a:	4b33      	ldr	r3, [pc, #204]	; (80008d8 <MX_GPIO_Init+0xf0>)
 800080c:	69db      	ldr	r3, [r3, #28]
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	4b30      	ldr	r3, [pc, #192]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	4a2f      	ldr	r2, [pc, #188]	; (80008d8 <MX_GPIO_Init+0xf0>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	61d3      	str	r3, [r2, #28]
 8000822:	4b2d      	ldr	r3, [pc, #180]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	4b2a      	ldr	r3, [pc, #168]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	4a29      	ldr	r2, [pc, #164]	; (80008d8 <MX_GPIO_Init+0xf0>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	61d3      	str	r3, [r2, #28]
 800083a:	4b27      	ldr	r3, [pc, #156]	; (80008d8 <MX_GPIO_Init+0xf0>)
 800083c:	69db      	ldr	r3, [r3, #28]
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 7180 	mov.w	r1, #256	; 0x100
 800084c:	4823      	ldr	r0, [pc, #140]	; (80008dc <MX_GPIO_Init+0xf4>)
 800084e:	f001 fd94 	bl	800237a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTNCarte_Pin */
  GPIO_InitStruct.Pin = BTNCarte_Pin;
 8000852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000856:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000858:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800085c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTNCarte_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 030c 	add.w	r3, r7, #12
 8000866:	4619      	mov	r1, r3
 8000868:	481d      	ldr	r0, [pc, #116]	; (80008e0 <MX_GPIO_Init+0xf8>)
 800086a:	f001 fbdf 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN4_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN4_Pin|BTN3_Pin;
 800086e:	2360      	movs	r3, #96	; 0x60
 8000870:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	4619      	mov	r1, r3
 8000880:	4817      	ldr	r0, [pc, #92]	; (80008e0 <MX_GPIO_Init+0xf8>)
 8000882:	f001 fbd3 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000886:	f44f 7380 	mov.w	r3, #256	; 0x100
 800088a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088c:	2301      	movs	r3, #1
 800088e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000890:	2301      	movs	r3, #1
 8000892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 030c 	add.w	r3, r7, #12
 800089c:	4619      	mov	r1, r3
 800089e:	480f      	ldr	r0, [pc, #60]	; (80008dc <MX_GPIO_Init+0xf4>)
 80008a0:	f001 fbc4 	bl	800202c <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 80008a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	4619      	mov	r1, r3
 80008b8:	4808      	ldr	r0, [pc, #32]	; (80008dc <MX_GPIO_Init+0xf4>)
 80008ba:	f001 fbb7 	bl	800202c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	2028      	movs	r0, #40	; 0x28
 80008c4:	f001 fb7b 	bl	8001fbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008c8:	2028      	movs	r0, #40	; 0x28
 80008ca:	f001 fb94 	bl	8001ff6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ce:	bf00      	nop
 80008d0:	3720      	adds	r7, #32
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40020000 	.word	0x40020000
 80008e0:	40020800 	.word	0x40020800

080008e4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
 80008f4:	e009      	b.n	800090a <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	1c5a      	adds	r2, r3, #1
 80008fa:	60ba      	str	r2, [r7, #8]
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fdbc 	bl	800047c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	3301      	adds	r3, #1
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	697a      	ldr	r2, [r7, #20]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	429a      	cmp	r2, r3
 8000910:	dbf1      	blt.n	80008f6 <_write+0x12>
	}
	return len;
 8000912:	687b      	ldr	r3, [r7, #4]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <affichemod>:





void affichemod(){
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 8000920:	f003 fb37 	bl	8003f92 <MAX7219_Clear>
	MAX7219_Init();
 8000924:	f003 fafe 	bl	8003f24 <MAX7219_Init>
	MAX7219_DisplayChar(1,'S', 0); // Pas de point décimal
 8000928:	2200      	movs	r2, #0
 800092a:	2153      	movs	r1, #83	; 0x53
 800092c:	2001      	movs	r0, #1
 800092e:	f003 fb46 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2,'E', 0); // Avec point décimal
 8000932:	2200      	movs	r2, #0
 8000934:	2145      	movs	r1, #69	; 0x45
 8000936:	2002      	movs	r0, #2
 8000938:	f003 fb41 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3,'T', 1); // Pas de point décimal
 800093c:	2201      	movs	r2, #1
 800093e:	2154      	movs	r1, #84	; 0x54
 8000940:	2003      	movs	r0, #3
 8000942:	f003 fb3c 	bl	8003fbe <MAX7219_DisplayChar>
	switchmode();
 8000946:	f000 f907 	bl	8000b58 <switchmode>

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <fonctionmod>:





void fonctionmod(){
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	switch(mode){
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <fonctionmod+0x78>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d002      	beq.n	8000962 <fonctionmod+0x12>
 800095c:	2b02      	cmp	r3, #2
 800095e:	d00e      	beq.n	800097e <fonctionmod+0x2e>
		}

		break;
	}

}
 8000960:	e030      	b.n	80009c4 <fonctionmod+0x74>
		if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET) {
 8000962:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000966:	4819      	ldr	r0, [pc, #100]	; (80009cc <fonctionmod+0x7c>)
 8000968:	f001 fcf0 	bl	800234c <HAL_GPIO_ReadPin>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d125      	bne.n	80009be <fonctionmod+0x6e>
			printf("Appui sur le bouton 1 \n");
 8000972:	4817      	ldr	r0, [pc, #92]	; (80009d0 <fonctionmod+0x80>)
 8000974:	f003 fcc6 	bl	8004304 <puts>
			chronometre();
 8000978:	f000 f832 	bl	80009e0 <chronometre>
		break;
 800097c:	e01f      	b.n	80009be <fonctionmod+0x6e>
		if (valide == 0){
 800097e:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <fonctionmod+0x84>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d107      	bne.n	8000996 <fonctionmod+0x46>
			HAL_Delay(1000);
 8000986:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800098a:	f000 fced 	bl	8001368 <HAL_Delay>
			adcfunction();
 800098e:	f000 f911 	bl	8000bb4 <adcfunction>
			affiche_num();
 8000992:	f000 f95f 	bl	8000c54 <affiche_num>
		if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET){
 8000996:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800099a:	480c      	ldr	r0, [pc, #48]	; (80009cc <fonctionmod+0x7c>)
 800099c:	f001 fcd6 	bl	800234c <HAL_GPIO_ReadPin>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10d      	bne.n	80009c2 <fonctionmod+0x72>
			HAL_ADC_Stop(&hadc);
 80009a6:	480c      	ldr	r0, [pc, #48]	; (80009d8 <fonctionmod+0x88>)
 80009a8:	f000 fea6 	bl	80016f8 <HAL_ADC_Stop>
			valide = 1;
 80009ac:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <fonctionmod+0x84>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	601a      	str	r2, [r3, #0]
			printf("Temps validé !\n");
 80009b2:	480a      	ldr	r0, [pc, #40]	; (80009dc <fonctionmod+0x8c>)
 80009b4:	f003 fca6 	bl	8004304 <puts>
			minuteur();
 80009b8:	f000 fa00 	bl	8000dbc <minuteur>
		break;
 80009bc:	e001      	b.n	80009c2 <fonctionmod+0x72>
		break;
 80009be:	bf00      	nop
 80009c0:	e000      	b.n	80009c4 <fonctionmod+0x74>
		break;
 80009c2:	bf00      	nop
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000000 	.word	0x20000000
 80009cc:	40020000 	.word	0x40020000
 80009d0:	08005000 	.word	0x08005000
 80009d4:	20000194 	.word	0x20000194
 80009d8:	2000008c 	.word	0x2000008c
 80009dc:	08005018 	.word	0x08005018

080009e0 <chronometre>:





void chronometre() {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 80009e6:	f003 fad4 	bl	8003f92 <MAX7219_Clear>
	MAX7219_Init();
 80009ea:	f003 fa9b 	bl	8003f24 <MAX7219_Init>
	stopchrono = 1 ;
 80009ee:	4b40      	ldr	r3, [pc, #256]	; (8000af0 <chronometre+0x110>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	601a      	str	r2, [r3, #0]

	uint32_t start_time = HAL_GetTick(); // Temps de départ en millisecondes
 80009f4:	f000 fcae 	bl	8001354 <HAL_GetTick>
 80009f8:	60b8      	str	r0, [r7, #8]

	uint32_t minutes = 0; // Initialisation des minutes à 0
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
	uint32_t seconds = 0; // Initialisation des secondes à 0
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
	while ((minutes < 99)&&(stopchrono == 1)) { // Tant que moins de 99 minutes se sont écoulées
 8000a02:	e06a      	b.n	8000ada <chronometre+0xfa>
		uint32_t elapsed_time = HAL_GetTick() - start_time; // Temps écoulé depuis le début du chronomètre
 8000a04:	f000 fca6 	bl	8001354 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	603b      	str	r3, [r7, #0]

		// Calculez les minutes et les secondes
		minutes = (elapsed_time / (1000 * 60)) % 100; // Limiter les minutes à 99
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	4a38      	ldr	r2, [pc, #224]	; (8000af4 <chronometre+0x114>)
 8000a14:	fba2 2303 	umull	r2, r3, r2, r3
 8000a18:	0b9b      	lsrs	r3, r3, #14
 8000a1a:	4a37      	ldr	r2, [pc, #220]	; (8000af8 <chronometre+0x118>)
 8000a1c:	fba2 1203 	umull	r1, r2, r2, r3
 8000a20:	0952      	lsrs	r2, r2, #5
 8000a22:	2164      	movs	r1, #100	; 0x64
 8000a24:	fb01 f202 	mul.w	r2, r1, r2
 8000a28:	1a9b      	subs	r3, r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
		seconds = (elapsed_time / 1000) % 60;
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	4a33      	ldr	r2, [pc, #204]	; (8000afc <chronometre+0x11c>)
 8000a30:	fba2 2303 	umull	r2, r3, r2, r3
 8000a34:	099a      	lsrs	r2, r3, #6
 8000a36:	4b32      	ldr	r3, [pc, #200]	; (8000b00 <chronometre+0x120>)
 8000a38:	fba3 1302 	umull	r1, r3, r3, r2
 8000a3c:	0959      	lsrs	r1, r3, #5
 8000a3e:	460b      	mov	r3, r1
 8000a40:	011b      	lsls	r3, r3, #4
 8000a42:	1a5b      	subs	r3, r3, r1
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	607b      	str	r3, [r7, #4]

		// Affichez les valeurs calculées sur les afficheurs 7 segments
		MAX7219_DisplayChar(1, minutes / 10 + '0', 0); // Affiche les dizaines de minutes
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	4a2d      	ldr	r2, [pc, #180]	; (8000b04 <chronometre+0x124>)
 8000a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a52:	08db      	lsrs	r3, r3, #3
 8000a54:	3330      	adds	r3, #48	; 0x30
 8000a56:	2200      	movs	r2, #0
 8000a58:	4619      	mov	r1, r3
 8000a5a:	2001      	movs	r0, #1
 8000a5c:	f003 faaf 	bl	8003fbe <MAX7219_DisplayChar>
		MAX7219_DisplayChar(2, minutes % 10 + '0', 1); // Affiche les minutes
 8000a60:	68f9      	ldr	r1, [r7, #12]
 8000a62:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <chronometre+0x124>)
 8000a64:	fba3 2301 	umull	r2, r3, r3, r1
 8000a68:	08da      	lsrs	r2, r3, #3
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	4413      	add	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	1aca      	subs	r2, r1, r3
 8000a74:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8000a78:	2201      	movs	r2, #1
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	2002      	movs	r0, #2
 8000a7e:	f003 fa9e 	bl	8003fbe <MAX7219_DisplayChar>
		MAX7219_DisplayChar(3, seconds / 10 + '0', 0); // Affiche les dizaines de secondes
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a1f      	ldr	r2, [pc, #124]	; (8000b04 <chronometre+0x124>)
 8000a86:	fba2 2303 	umull	r2, r3, r2, r3
 8000a8a:	08db      	lsrs	r3, r3, #3
 8000a8c:	3330      	adds	r3, #48	; 0x30
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4619      	mov	r1, r3
 8000a92:	2003      	movs	r0, #3
 8000a94:	f003 fa93 	bl	8003fbe <MAX7219_DisplayChar>
		MAX7219_DisplayChar(4, seconds % 10 + '0', 0); // Affiche les secondes
 8000a98:	6879      	ldr	r1, [r7, #4]
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <chronometre+0x124>)
 8000a9c:	fba3 2301 	umull	r2, r3, r3, r1
 8000aa0:	08da      	lsrs	r2, r3, #3
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	4413      	add	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	1aca      	subs	r2, r1, r3
 8000aac:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	2004      	movs	r0, #4
 8000ab6:	f003 fa82 	bl	8003fbe <MAX7219_DisplayChar>

		HAL_Delay(1000); // Attendez une seconde avant de mettre à jour l'affichage
 8000aba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000abe:	f000 fc53 	bl	8001368 <HAL_Delay>

		MAX7219_Clear(); // Effacez l'affichage une fois que 99 minutes se sont écoulées
 8000ac2:	f003 fa66 	bl	8003f92 <MAX7219_Clear>
		if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET){
 8000ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aca:	480f      	ldr	r0, [pc, #60]	; (8000b08 <chronometre+0x128>)
 8000acc:	f001 fc3e 	bl	800234c <HAL_GPIO_ReadPin>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <chronometre+0xfa>
			arreter_chronometre();
 8000ad6:	f000 f819 	bl	8000b0c <arreter_chronometre>
	while ((minutes < 99)&&(stopchrono == 1)) { // Tant que moins de 99 minutes se sont écoulées
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	2b62      	cmp	r3, #98	; 0x62
 8000ade:	d803      	bhi.n	8000ae8 <chronometre+0x108>
 8000ae0:	4b03      	ldr	r3, [pc, #12]	; (8000af0 <chronometre+0x110>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d08d      	beq.n	8000a04 <chronometre+0x24>
		}
	}
}
 8000ae8:	bf00      	nop
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000004 	.word	0x20000004
 8000af4:	45e7b273 	.word	0x45e7b273
 8000af8:	51eb851f 	.word	0x51eb851f
 8000afc:	10624dd3 	.word	0x10624dd3
 8000b00:	88888889 	.word	0x88888889
 8000b04:	cccccccd 	.word	0xcccccccd
 8000b08:	40020000 	.word	0x40020000

08000b0c <arreter_chronometre>:





void arreter_chronometre() {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	// Arrêter la mise à jour de l'affichage
	stopchrono = 0;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <arreter_chronometre+0x44>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
	printf("stopchrono = %d\n",stopchrono);
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <arreter_chronometre+0x44>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	480d      	ldr	r0, [pc, #52]	; (8000b54 <arreter_chronometre+0x48>)
 8000b1e:	f003 fb8b 	bl	8004238 <iprintf>
	MAX7219_DisplayChar(1, '0', 0);
 8000b22:	2200      	movs	r2, #0
 8000b24:	2130      	movs	r1, #48	; 0x30
 8000b26:	2001      	movs	r0, #1
 8000b28:	f003 fa49 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, '0', 1);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2130      	movs	r1, #48	; 0x30
 8000b30:	2002      	movs	r0, #2
 8000b32:	f003 fa44 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, '0', 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2130      	movs	r1, #48	; 0x30
 8000b3a:	2003      	movs	r0, #3
 8000b3c:	f003 fa3f 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, '0', 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2130      	movs	r1, #48	; 0x30
 8000b44:	2004      	movs	r0, #4
 8000b46:	f003 fa3a 	bl	8003fbe <MAX7219_DisplayChar>

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000004 	.word	0x20000004
 8000b54:	08005028 	.word	0x08005028

08000b58 <switchmode>:





void switchmode(){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	switch(mode){
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <switchmode+0x58>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	3b01      	subs	r3, #1
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	d822      	bhi.n	8000bac <switchmode+0x54>
 8000b66:	a201      	add	r2, pc, #4	; (adr r2, 8000b6c <switchmode+0x14>)
 8000b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6c:	08000b7d 	.word	0x08000b7d
 8000b70:	08000b89 	.word	0x08000b89
 8000b74:	08000b95 	.word	0x08000b95
 8000b78:	08000ba1 	.word	0x08000ba1
	case 1:
		MAX7219_DisplayChar(4,'1', 0); // Pas de point décimal
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2131      	movs	r1, #49	; 0x31
 8000b80:	2004      	movs	r0, #4
 8000b82:	f003 fa1c 	bl	8003fbe <MAX7219_DisplayChar>
		break;
 8000b86:	e011      	b.n	8000bac <switchmode+0x54>
	case 2:
		MAX7219_DisplayChar(4,'2', 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2132      	movs	r1, #50	; 0x32
 8000b8c:	2004      	movs	r0, #4
 8000b8e:	f003 fa16 	bl	8003fbe <MAX7219_DisplayChar>
		break;
 8000b92:	e00b      	b.n	8000bac <switchmode+0x54>
	case 3:
		MAX7219_DisplayChar(4,'3', 0); // Pas de point décimal
 8000b94:	2200      	movs	r2, #0
 8000b96:	2133      	movs	r1, #51	; 0x33
 8000b98:	2004      	movs	r0, #4
 8000b9a:	f003 fa10 	bl	8003fbe <MAX7219_DisplayChar>
		break;
 8000b9e:	e005      	b.n	8000bac <switchmode+0x54>
	case 4:
		MAX7219_DisplayChar(4,'4', 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2134      	movs	r1, #52	; 0x34
 8000ba4:	2004      	movs	r0, #4
 8000ba6:	f003 fa0a 	bl	8003fbe <MAX7219_DisplayChar>
		break;
 8000baa:	bf00      	nop
	}
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000

08000bb4 <adcfunction>:

void adcfunction(){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
	printf("Valeur 60 : %d\n",valeur);
	HAL_Delay(100);
	*/

	// Minutes
	HAL_ADC_Start(&hadc);
 8000bba:	4820      	ldr	r0, [pc, #128]	; (8000c3c <adcfunction+0x88>)
 8000bbc:	f000 fd3c 	bl	8001638 <HAL_ADC_Start>
	ADC_ChannelConfTypeDef sConfig = {0}; // Réinitialisation de la structure sConfig
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_0; // Réaffectation du canal ADC
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
	HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	481a      	ldr	r0, [pc, #104]	; (8000c3c <adcfunction+0x88>)
 8000bd4:	f000 feb6 	bl	8001944 <HAL_ADC_ConfigChannel>
	HAL_ADC_PollForEvent(&hadc, ADC_AWD_EVENT, 1000);
 8000bd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bdc:	2101      	movs	r1, #1
 8000bde:	4817      	ldr	r0, [pc, #92]	; (8000c3c <adcfunction+0x88>)
 8000be0:	f000 fe46 	bl	8001870 <HAL_ADC_PollForEvent>
	HAL_ADC_PollForConversion(&hadc, 1000);
 8000be4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000be8:	4814      	ldr	r0, [pc, #80]	; (8000c3c <adcfunction+0x88>)
 8000bea:	f000 fdb1 	bl	8001750 <HAL_ADC_PollForConversion>
	analogValueMin = HAL_ADC_GetValue(&hadc);
 8000bee:	4813      	ldr	r0, [pc, #76]	; (8000c3c <adcfunction+0x88>)
 8000bf0:	f000 fe9b 	bl	800192a <HAL_ADC_GetValue>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <adcfunction+0x8c>)
 8000bfa:	601a      	str	r2, [r3, #0]
	valeurMin = analogValueMin / 100;
 8000bfc:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <adcfunction+0x8c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a10      	ldr	r2, [pc, #64]	; (8000c44 <adcfunction+0x90>)
 8000c02:	fb82 1203 	smull	r1, r2, r2, r3
 8000c06:	1152      	asrs	r2, r2, #5
 8000c08:	17db      	asrs	r3, r3, #31
 8000c0a:	1ad3      	subs	r3, r2, r3
 8000c0c:	4a0e      	ldr	r2, [pc, #56]	; (8000c48 <adcfunction+0x94>)
 8000c0e:	6013      	str	r3, [r2, #0]

	HAL_ADC_Stop(&hadc);
 8000c10:	480a      	ldr	r0, [pc, #40]	; (8000c3c <adcfunction+0x88>)
 8000c12:	f000 fd71 	bl	80016f8 <HAL_ADC_Stop>
	printf("ADC ValueMin= %d\n", analogValueMin);
 8000c16:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <adcfunction+0x8c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480b      	ldr	r0, [pc, #44]	; (8000c4c <adcfunction+0x98>)
 8000c1e:	f003 fb0b 	bl	8004238 <iprintf>
	printf("Valeur 100 : %d\n",valeurMin);
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <adcfunction+0x94>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4619      	mov	r1, r3
 8000c28:	4809      	ldr	r0, [pc, #36]	; (8000c50 <adcfunction+0x9c>)
 8000c2a:	f003 fb05 	bl	8004238 <iprintf>
	HAL_Delay(100);
 8000c2e:	2064      	movs	r0, #100	; 0x64
 8000c30:	f000 fb9a 	bl	8001368 <HAL_Delay>

}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	2000008c 	.word	0x2000008c
 8000c40:	20000178 	.word	0x20000178
 8000c44:	51eb851f 	.word	0x51eb851f
 8000c48:	20000180 	.word	0x20000180
 8000c4c:	0800503c 	.word	0x0800503c
 8000c50:	08005050 	.word	0x08005050

08000c54 <affiche_num>:

void affiche_num(){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	MAX7219_Clear();
 8000c58:	f003 f99b 	bl	8003f92 <MAX7219_Clear>
	MAX7219_Init();
 8000c5c:	f003 f962 	bl	8003f24 <MAX7219_Init>

	dizainesminutes = valeurMin / 10;
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <affiche_num+0xb4>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a29      	ldr	r2, [pc, #164]	; (8000d0c <affiche_num+0xb8>)
 8000c66:	fb82 1203 	smull	r1, r2, r2, r3
 8000c6a:	1092      	asrs	r2, r2, #2
 8000c6c:	17db      	asrs	r3, r3, #31
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	4a27      	ldr	r2, [pc, #156]	; (8000d10 <affiche_num+0xbc>)
 8000c72:	6013      	str	r3, [r2, #0]
	minutes = valeurMin % 10;
 8000c74:	4b24      	ldr	r3, [pc, #144]	; (8000d08 <affiche_num+0xb4>)
 8000c76:	6819      	ldr	r1, [r3, #0]
 8000c78:	4b24      	ldr	r3, [pc, #144]	; (8000d0c <affiche_num+0xb8>)
 8000c7a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c7e:	109a      	asrs	r2, r3, #2
 8000c80:	17cb      	asrs	r3, r1, #31
 8000c82:	1ad2      	subs	r2, r2, r3
 8000c84:	4613      	mov	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	4413      	add	r3, r2
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	1aca      	subs	r2, r1, r3
 8000c8e:	4b21      	ldr	r3, [pc, #132]	; (8000d14 <affiche_num+0xc0>)
 8000c90:	601a      	str	r2, [r3, #0]
	dizaines = valeur / 10;
 8000c92:	4b21      	ldr	r3, [pc, #132]	; (8000d18 <affiche_num+0xc4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a1d      	ldr	r2, [pc, #116]	; (8000d0c <affiche_num+0xb8>)
 8000c98:	fb82 1203 	smull	r1, r2, r2, r3
 8000c9c:	1092      	asrs	r2, r2, #2
 8000c9e:	17db      	asrs	r3, r3, #31
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	4a1e      	ldr	r2, [pc, #120]	; (8000d1c <affiche_num+0xc8>)
 8000ca4:	6013      	str	r3, [r2, #0]
	unites = valeur % 10;
 8000ca6:	4b1c      	ldr	r3, [pc, #112]	; (8000d18 <affiche_num+0xc4>)
 8000ca8:	6819      	ldr	r1, [r3, #0]
 8000caa:	4b18      	ldr	r3, [pc, #96]	; (8000d0c <affiche_num+0xb8>)
 8000cac:	fb83 2301 	smull	r2, r3, r3, r1
 8000cb0:	109a      	asrs	r2, r3, #2
 8000cb2:	17cb      	asrs	r3, r1, #31
 8000cb4:	1ad2      	subs	r2, r2, r3
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	1aca      	subs	r2, r1, r3
 8000cc0:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <affiche_num+0xcc>)
 8000cc2:	601a      	str	r2, [r3, #0]

	MAX7219_DisplayChar(1, dizainesminutes + '0', 0);
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <affiche_num+0xbc>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	3330      	adds	r3, #48	; 0x30
 8000cca:	2200      	movs	r2, #0
 8000ccc:	4619      	mov	r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f003 f975 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, minutes + '0', 0);
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	; (8000d14 <affiche_num+0xc0>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	3330      	adds	r3, #48	; 0x30
 8000cda:	2200      	movs	r2, #0
 8000cdc:	4619      	mov	r1, r3
 8000cde:	2002      	movs	r0, #2
 8000ce0:	f003 f96d 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, dizaines + '0', 0);
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <affiche_num+0xc8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	3330      	adds	r3, #48	; 0x30
 8000cea:	2200      	movs	r2, #0
 8000cec:	4619      	mov	r1, r3
 8000cee:	2003      	movs	r0, #3
 8000cf0:	f003 f965 	bl	8003fbe <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, unites + '0', 0);
 8000cf4:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <affiche_num+0xcc>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3330      	adds	r3, #48	; 0x30
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	2004      	movs	r0, #4
 8000d00:	f003 f95d 	bl	8003fbe <MAX7219_DisplayChar>
}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000180 	.word	0x20000180
 8000d0c:	66666667 	.word	0x66666667
 8000d10:	2000018c 	.word	0x2000018c
 8000d14:	20000190 	.word	0x20000190
 8000d18:	2000017c 	.word	0x2000017c
 8000d1c:	20000184 	.word	0x20000184
 8000d20:	20000188 	.word	0x20000188

08000d24 <decrementunites>:

void decrementunites(){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	while (unites > 0){
 8000d28:	e010      	b.n	8000d4c <decrementunites+0x28>
		unites --;
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <decrementunites+0x38>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <decrementunites+0x38>)
 8000d32:	6013      	str	r3, [r2, #0]
		MAX7219_DisplayChar(4, unites + '0', 0);
 8000d34:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <decrementunites+0x38>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	3330      	adds	r3, #48	; 0x30
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	2004      	movs	r0, #4
 8000d40:	f003 f93d 	bl	8003fbe <MAX7219_DisplayChar>
		HAL_Delay(1000);
 8000d44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d48:	f000 fb0e 	bl	8001368 <HAL_Delay>
	while (unites > 0){
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <decrementunites+0x38>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	dcea      	bgt.n	8000d2a <decrementunites+0x6>
	}
}
 8000d54:	bf00      	nop
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000188 	.word	0x20000188

08000d60 <decrementdizaines>:

void decrementdizaines(){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	while (dizaines > 0){
 8000d64:	e01f      	b.n	8000da6 <decrementdizaines+0x46>
		decrementunites();
 8000d66:	f7ff ffdd 	bl	8000d24 <decrementunites>
		dizaines --;
 8000d6a:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <decrementdizaines+0x54>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	4a10      	ldr	r2, [pc, #64]	; (8000db4 <decrementdizaines+0x54>)
 8000d72:	6013      	str	r3, [r2, #0]
		unites = 9;
 8000d74:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <decrementdizaines+0x58>)
 8000d76:	2209      	movs	r2, #9
 8000d78:	601a      	str	r2, [r3, #0]
		MAX7219_DisplayChar(3, dizaines + '0', 0);
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <decrementdizaines+0x54>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	3330      	adds	r3, #48	; 0x30
 8000d80:	2200      	movs	r2, #0
 8000d82:	4619      	mov	r1, r3
 8000d84:	2003      	movs	r0, #3
 8000d86:	f003 f91a 	bl	8003fbe <MAX7219_DisplayChar>
		MAX7219_DisplayChar(4, unites + '0', 0);
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	; (8000db8 <decrementdizaines+0x58>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	3330      	adds	r3, #48	; 0x30
 8000d90:	2200      	movs	r2, #0
 8000d92:	4619      	mov	r1, r3
 8000d94:	2004      	movs	r0, #4
 8000d96:	f003 f912 	bl	8003fbe <MAX7219_DisplayChar>
		HAL_Delay(1000);
 8000d9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d9e:	f000 fae3 	bl	8001368 <HAL_Delay>
		decrementunites();
 8000da2:	f7ff ffbf 	bl	8000d24 <decrementunites>
	while (dizaines > 0){
 8000da6:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <decrementdizaines+0x54>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	dcdb      	bgt.n	8000d66 <decrementdizaines+0x6>

	}
}
 8000dae:	bf00      	nop
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000184 	.word	0x20000184
 8000db8:	20000188 	.word	0x20000188

08000dbc <minuteur>:

void minuteur(){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	while ((dizaines != 0) && (unites !=0)){
 8000dc0:	e001      	b.n	8000dc6 <minuteur+0xa>
		decrementdizaines();
 8000dc2:	f7ff ffcd 	bl	8000d60 <decrementdizaines>
	while ((dizaines != 0) && (unites !=0)){
 8000dc6:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <minuteur+0x20>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d003      	beq.n	8000dd6 <minuteur+0x1a>
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <minuteur+0x24>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1f5      	bne.n	8000dc2 <minuteur+0x6>
	}
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000184 	.word	0x20000184
 8000de0:	20000188 	.word	0x20000188

08000de4 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	80fb      	strh	r3, [r7, #6]

	switch (GPIO_Pin){
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000df4:	d11b      	bne.n	8000e2e <HAL_GPIO_EXTI_Callback+0x4a>
	case BTNCarte_Pin :
		if (mode < 4){
 8000df6:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	dc0b      	bgt.n	8000e16 <HAL_GPIO_EXTI_Callback+0x32>
			mode ++;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	3301      	adds	r3, #1
 8000e04:	4a0c      	ldr	r2, [pc, #48]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e06:	6013      	str	r3, [r2, #0]
			printf("Mode : %d\n", mode);
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	480b      	ldr	r0, [pc, #44]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e10:	f003 fa12 	bl	8004238 <iprintf>
 8000e14:	e008      	b.n	8000e28 <HAL_GPIO_EXTI_Callback+0x44>
		}
		else{
			mode = 1;
 8000e16:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	601a      	str	r2, [r3, #0]
			printf("Mode : %d\n", mode);
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4619      	mov	r1, r3
 8000e22:	4806      	ldr	r0, [pc, #24]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x58>)
 8000e24:	f003 fa08 	bl	8004238 <iprintf>
		}
		affichemod();
 8000e28:	f7ff fd78 	bl	800091c <affichemod>


		break;
 8000e2c:	bf00      	nop
	}
}
 8000e2e:	bf00      	nop
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	08005064 	.word	0x08005064

08000e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e44:	b672      	cpsid	i
}
 8000e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000e48:	e7fe      	b.n	8000e48 <Error_Handler+0x8>
	...

08000e4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000e52:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e56:	4a13      	ldr	r2, [pc, #76]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e5c:	6253      	str	r3, [r2, #36]	; 0x24
 8000e5e:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e6c:	6a1b      	ldr	r3, [r3, #32]
 8000e6e:	4a0d      	ldr	r2, [pc, #52]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6213      	str	r3, [r2, #32]
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60bb      	str	r3, [r7, #8]
 8000e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e86:	4a07      	ldr	r2, [pc, #28]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e8c:	6253      	str	r3, [r2, #36]	; 0x24
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <HAL_MspInit+0x58>)
 8000e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	40023800 	.word	0x40023800

08000ea8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08a      	sub	sp, #40	; 0x28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a15      	ldr	r2, [pc, #84]	; (8000f1c <HAL_ADC_MspInit+0x74>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d123      	bne.n	8000f12 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ecc:	6a1b      	ldr	r3, [r3, #32]
 8000ece:	4a14      	ldr	r2, [pc, #80]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ed0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed4:	6213      	str	r3, [r2, #32]
 8000ed6:	4b12      	ldr	r3, [pc, #72]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
 8000eda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ede:	613b      	str	r3, [r7, #16]
 8000ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	4b0f      	ldr	r3, [pc, #60]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	61d3      	str	r3, [r2, #28]
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <HAL_ADC_MspInit+0x78>)
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = RV1_Pin|RV2_Pin;
 8000efa:	2303      	movs	r3, #3
 8000efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efe:	2303      	movs	r3, #3
 8000f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4805      	ldr	r0, [pc, #20]	; (8000f24 <HAL_ADC_MspInit+0x7c>)
 8000f0e:	f001 f88d 	bl	800202c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f12:	bf00      	nop
 8000f14:	3728      	adds	r7, #40	; 0x28
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40012400 	.word	0x40012400
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40020000 	.word	0x40020000

08000f28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08a      	sub	sp, #40	; 0x28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a17      	ldr	r2, [pc, #92]	; (8000fa4 <HAL_SPI_MspInit+0x7c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d127      	bne.n	8000f9a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f4c:	6a1b      	ldr	r3, [r3, #32]
 8000f4e:	4a16      	ldr	r2, [pc, #88]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f54:	6213      	str	r3, [r2, #32]
 8000f56:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f58:	6a1b      	ldr	r3, [r3, #32]
 8000f5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	4a10      	ldr	r2, [pc, #64]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	61d3      	str	r3, [r2, #28]
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HAL_SPI_MspInit+0x80>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 8000f7a:	23e0      	movs	r3, #224	; 0xe0
 8000f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f86:	2303      	movs	r3, #3
 8000f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4619      	mov	r1, r3
 8000f94:	4805      	ldr	r0, [pc, #20]	; (8000fac <HAL_SPI_MspInit+0x84>)
 8000f96:	f001 f849 	bl	800202c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f9a:	bf00      	nop
 8000f9c:	3728      	adds	r7, #40	; 0x28
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40013000 	.word	0x40013000
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	40020000 	.word	0x40020000

08000fb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <HAL_TIM_Base_MspInit+0x8c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d12f      	bne.n	8001032 <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fd2:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd6:	4a1a      	ldr	r2, [pc, #104]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
 8000fdc:	6253      	str	r3, [r2, #36]	; 0x24
 8000fde:	4b18      	ldr	r3, [pc, #96]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	4a14      	ldr	r2, [pc, #80]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	61d3      	str	r3, [r2, #28]
 8000ff6:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_TIM_Base_MspInit+0x90>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8001002:	2380      	movs	r3, #128	; 0x80
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001012:	2302      	movs	r3, #2
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	4809      	ldr	r0, [pc, #36]	; (8001044 <HAL_TIM_Base_MspInit+0x94>)
 800101e:	f001 f805 	bl	800202c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	201d      	movs	r0, #29
 8001028:	f000 ffc9 	bl	8001fbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800102c:	201d      	movs	r0, #29
 800102e:	f000 ffe2 	bl	8001ff6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	; 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40000400 	.word	0x40000400
 8001040:	40023800 	.word	0x40023800
 8001044:	40020800 	.word	0x40020800

08001048 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a11      	ldr	r2, [pc, #68]	; (80010ac <HAL_TIM_MspPostInit+0x64>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d11b      	bne.n	80010a2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <HAL_TIM_MspPostInit+0x68>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	4a10      	ldr	r2, [pc, #64]	; (80010b0 <HAL_TIM_MspPostInit+0x68>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	61d3      	str	r3, [r2, #28]
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <HAL_TIM_MspPostInit+0x68>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = MOT_Pin;
 8001082:	2310      	movs	r3, #16
 8001084:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001086:	2302      	movs	r3, #2
 8001088:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108e:	2300      	movs	r3, #0
 8001090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001092:	2302      	movs	r3, #2
 8001094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOT_GPIO_Port, &GPIO_InitStruct);
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	4619      	mov	r1, r3
 800109c:	4805      	ldr	r0, [pc, #20]	; (80010b4 <HAL_TIM_MspPostInit+0x6c>)
 800109e:	f000 ffc5 	bl	800202c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010a2:	bf00      	nop
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40000400 	.word	0x40000400
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40020400 	.word	0x40020400

080010b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010bc:	e7fe      	b.n	80010bc <NMI_Handler+0x4>

080010be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <HardFault_Handler+0x4>

080010c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <MemManage_Handler+0x4>

080010ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ce:	e7fe      	b.n	80010ce <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr

080010e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr

080010ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc80      	pop	{r7}
 80010f8:	4770      	bx	lr

080010fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fe:	f000 f917 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800110c:	4802      	ldr	r0, [pc, #8]	; (8001118 <TIM3_IRQHandler+0x10>)
 800110e:	f002 fa04 	bl	800351a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000138 	.word	0x20000138

0800111c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTNCarte_Pin);
 8001120:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001124:	f001 f942 	bl	80023ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}

0800112c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	e00a      	b.n	8001154 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800113e:	f3af 8000 	nop.w
 8001142:	4601      	mov	r1, r0
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	60ba      	str	r2, [r7, #8]
 800114a:	b2ca      	uxtb	r2, r1
 800114c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	429a      	cmp	r2, r3
 800115a:	dbf0      	blt.n	800113e <_read+0x12>
  }

  return len;
 800115c:	687b      	ldr	r3, [r7, #4]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001172:	4618      	mov	r0, r3
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800118c:	605a      	str	r2, [r3, #4]
  return 0;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr

0800119a <_isatty>:

int _isatty(int file)
{
 800119a:	b480      	push	{r7}
 800119c:	b083      	sub	sp, #12
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011a2:	2301      	movs	r3, #1
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr

080011ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b085      	sub	sp, #20
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	60f8      	str	r0, [r7, #12]
 80011b6:	60b9      	str	r1, [r7, #8]
 80011b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
	...

080011c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011d0:	4a14      	ldr	r2, [pc, #80]	; (8001224 <_sbrk+0x5c>)
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <_sbrk+0x60>)
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011dc:	4b13      	ldr	r3, [pc, #76]	; (800122c <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d102      	bne.n	80011ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <_sbrk+0x64>)
 80011e6:	4a12      	ldr	r2, [pc, #72]	; (8001230 <_sbrk+0x68>)
 80011e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d207      	bcs.n	8001208 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f8:	f003 f9b2 	bl	8004560 <__errno>
 80011fc:	4603      	mov	r3, r0
 80011fe:	220c      	movs	r2, #12
 8001200:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	e009      	b.n	800121c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <_sbrk+0x64>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	4a05      	ldr	r2, [pc, #20]	; (800122c <_sbrk+0x64>)
 8001218:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800121a:	68fb      	ldr	r3, [r7, #12]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20014000 	.word	0x20014000
 8001228:	00000400 	.word	0x00000400
 800122c:	20000198 	.word	0x20000198
 8001230:	200002f0 	.word	0x200002f0

08001234 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001240:	f7ff fff8 	bl	8001234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480b      	ldr	r0, [pc, #44]	; (8001274 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001246:	490c      	ldr	r1, [pc, #48]	; (8001278 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001248:	4a0c      	ldr	r2, [pc, #48]	; (800127c <LoopFillZerobss+0x16>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a09      	ldr	r2, [pc, #36]	; (8001280 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800125c:	4c09      	ldr	r4, [pc, #36]	; (8001284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800126a:	f003 f97f 	bl	800456c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126e:	f7ff f92b 	bl	80004c8 <main>
  bx lr
 8001272:	4770      	bx	lr
  ldr r0, =_sdata
 8001274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001278:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800127c:	0800510c 	.word	0x0800510c
  ldr r2, =_sbss
 8001280:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001284:	200002ec 	.word	0x200002ec

08001288 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001288:	e7fe      	b.n	8001288 <ADC1_IRQHandler>

0800128a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001294:	2003      	movs	r0, #3
 8001296:	f000 fe87 	bl	8001fa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800129a:	200f      	movs	r0, #15
 800129c:	f000 f80e 	bl	80012bc <HAL_InitTick>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	71fb      	strb	r3, [r7, #7]
 80012aa:	e001      	b.n	80012b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012ac:	f7ff fdce 	bl	8000e4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012b0:	79fb      	ldrb	r3, [r7, #7]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012c4:	2300      	movs	r3, #0
 80012c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <HAL_InitTick+0x68>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d022      	beq.n	8001316 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_InitTick+0x6c>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <HAL_InitTick+0x68>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80012e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 fe94 	bl	8002012 <HAL_SYSTICK_Config>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d10f      	bne.n	8001310 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b0f      	cmp	r3, #15
 80012f4:	d809      	bhi.n	800130a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f6:	2200      	movs	r2, #0
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	f04f 30ff 	mov.w	r0, #4294967295
 80012fe:	f000 fe5e 	bl	8001fbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <HAL_InitTick+0x70>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	e007      	b.n	800131a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	e004      	b.n	800131a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	e001      	b.n	800131a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800131a:	7bfb      	ldrb	r3, [r7, #15]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000010 	.word	0x20000010
 8001328:	20000008 	.word	0x20000008
 800132c:	2000000c 	.word	0x2000000c

08001330 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_IncTick+0x1c>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <HAL_IncTick+0x20>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4413      	add	r3, r2
 800133e:	4a03      	ldr	r2, [pc, #12]	; (800134c <HAL_IncTick+0x1c>)
 8001340:	6013      	str	r3, [r2, #0]
}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	2000019c 	.word	0x2000019c
 8001350:	20000010 	.word	0x20000010

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b02      	ldr	r3, [pc, #8]	; (8001364 <HAL_GetTick+0x10>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	2000019c 	.word	0x2000019c

08001368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001370:	f7ff fff0 	bl	8001354 <HAL_GetTick>
 8001374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001380:	d004      	beq.n	800138c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001382:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <HAL_Delay+0x40>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	4413      	add	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800138c:	bf00      	nop
 800138e:	f7ff ffe1 	bl	8001354 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	429a      	cmp	r2, r3
 800139c:	d8f7      	bhi.n	800138e <HAL_Delay+0x26>
  {
  }
}
 800139e:	bf00      	nop
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000010 	.word	0x20000010

080013ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	; 0x38
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e127      	b.n	800161c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d115      	bne.n	8001406 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e8:	4b8e      	ldr	r3, [pc, #568]	; (8001624 <HAL_ADC_Init+0x278>)
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	4a8d      	ldr	r2, [pc, #564]	; (8001624 <HAL_ADC_Init+0x278>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6213      	str	r3, [r2, #32]
 80013f4:	4b8b      	ldr	r3, [pc, #556]	; (8001624 <HAL_ADC_Init+0x278>)
 80013f6:	6a1b      	ldr	r3, [r3, #32]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fd51 	bl	8000ea8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	f003 0310 	and.w	r3, r3, #16
 800140e:	2b00      	cmp	r3, #0
 8001410:	f040 80ff 	bne.w	8001612 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001418:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800141c:	f023 0302 	bic.w	r3, r3, #2
 8001420:	f043 0202 	orr.w	r2, r3, #2
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001428:	4b7f      	ldr	r3, [pc, #508]	; (8001628 <HAL_ADC_Init+0x27c>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	497c      	ldr	r1, [pc, #496]	; (8001628 <HAL_ADC_Init+0x27c>)
 8001436:	4313      	orrs	r3, r2
 8001438:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001442:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800144a:	4619      	mov	r1, r3
 800144c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001450:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001452:	6a3b      	ldr	r3, [r7, #32]
 8001454:	fa93 f3a3 	rbit	r3, r3
 8001458:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	fab3 f383 	clz	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001466:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800146c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	2302      	movs	r3, #2
 8001478:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800147c:	fa93 f3a3 	rbit	r3, r3
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001484:	fab3 f383 	clz	r3, r3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800148e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001492:	4313      	orrs	r3, r2
 8001494:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800149a:	2b10      	cmp	r3, #16
 800149c:	d007      	beq.n	80014ae <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80014a6:	4313      	orrs	r3, r2
 80014a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014aa:	4313      	orrs	r3, r2
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014b8:	2b40      	cmp	r3, #64	; 0x40
 80014ba:	d04f      	beq.n	800155c <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014c2:	4313      	orrs	r3, r2
 80014c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80014ce:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	6912      	ldr	r2, [r2, #16]
 80014d4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80014d8:	d003      	beq.n	80014e2 <HAL_ADC_Init+0x136>
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	6912      	ldr	r2, [r2, #16]
 80014de:	2a01      	cmp	r2, #1
 80014e0:	d102      	bne.n	80014e8 <HAL_ADC_Init+0x13c>
 80014e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014e6:	e000      	b.n	80014ea <HAL_ADC_Init+0x13e>
 80014e8:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80014ea:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80014ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014ee:	4313      	orrs	r3, r2
 80014f0:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d125      	bne.n	8001548 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001502:	2b00      	cmp	r3, #0
 8001504:	d114      	bne.n	8001530 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	3b01      	subs	r3, #1
 800150c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001510:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	fa92 f2a2 	rbit	r2, r2
 8001518:	617a      	str	r2, [r7, #20]
  return result;
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	fab2 f282 	clz	r2, r2
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	4093      	lsls	r3, r2
 8001524:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800152a:	4313      	orrs	r3, r2
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
 800152e:	e00b      	b.n	8001548 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001534:	f043 0220 	orr.w	r2, r3, #32
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001540:	f043 0201 	orr.w	r2, r3, #1
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	4b37      	ldr	r3, [pc, #220]	; (800162c <HAL_ADC_Init+0x280>)
 8001550:	4013      	ands	r3, r2
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001558:	430b      	orrs	r3, r1
 800155a:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	4b33      	ldr	r3, [pc, #204]	; (8001630 <HAL_ADC_Init+0x284>)
 8001564:	4013      	ands	r3, r2
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800156c:	430b      	orrs	r3, r1
 800156e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001578:	d003      	beq.n	8001582 <HAL_ADC_Init+0x1d6>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d119      	bne.n	80015b6 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001590:	3b01      	subs	r3, #1
 8001592:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001596:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	fa92 f2a2 	rbit	r2, r2
 800159e:	60fa      	str	r2, [r7, #12]
  return result;
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	fab2 f282 	clz	r2, r2
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	fa03 f202 	lsl.w	r2, r3, r2
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	631a      	str	r2, [r3, #48]	; 0x30
 80015b4:	e007      	b.n	80015c6 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 80015c4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	4b19      	ldr	r3, [pc, #100]	; (8001634 <HAL_ADC_Init+0x288>)
 80015ce:	4013      	ands	r3, r2
 80015d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d10b      	bne.n	80015ee <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e0:	f023 0303 	bic.w	r3, r3, #3
 80015e4:	f043 0201 	orr.w	r2, r3, #1
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80015ec:	e014      	b.n	8001618 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f2:	f023 0312 	bic.w	r3, r3, #18
 80015f6:	f043 0210 	orr.w	r2, r3, #16
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001602:	f043 0201 	orr.w	r2, r3, #1
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001610:	e002      	b.n	8001618 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001618:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800161c:	4618      	mov	r0, r3
 800161e:	3738      	adds	r7, #56	; 0x38
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40023800 	.word	0x40023800
 8001628:	40012700 	.word	0x40012700
 800162c:	fcfc16ff 	.word	0xfcfc16ff
 8001630:	c0fff189 	.word	0xc0fff189
 8001634:	bf80fffe 	.word	0xbf80fffe

08001638 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800164a:	2b01      	cmp	r3, #1
 800164c:	d101      	bne.n	8001652 <HAL_ADC_Start+0x1a>
 800164e:	2302      	movs	r3, #2
 8001650:	e04e      	b.n	80016f0 <HAL_ADC_Start+0xb8>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2201      	movs	r2, #1
 8001656:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 fb3a 	bl	8001cd4 <ADC_Enable>
 8001660:	4603      	mov	r3, r0
 8001662:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d141      	bne.n	80016ee <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001672:	f023 0301 	bic.w	r3, r3, #1
 8001676:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001688:	2b00      	cmp	r3, #0
 800168a:	d007      	beq.n	800169c <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001690:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001694:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016a8:	d106      	bne.n	80016b8 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016ae:	f023 0206 	bic.w	r2, r3, #6
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	651a      	str	r2, [r3, #80]	; 0x50
 80016b6:	e002      	b.n	80016be <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80016ce:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d107      	bne.n	80016ee <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016ec:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800170a:	2b01      	cmp	r3, #1
 800170c:	d101      	bne.n	8001712 <HAL_ADC_Stop+0x1a>
 800170e:	2302      	movs	r3, #2
 8001710:	e01a      	b.n	8001748 <HAL_ADC_Stop+0x50>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 fb36 	bl	8001d8c <ADC_ConversionStop_Disable>
 8001720:	4603      	mov	r3, r0
 8001722:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001724:	7bfb      	ldrb	r3, [r7, #15]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d109      	bne.n	800173e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	f043 0201 	orr.w	r2, r3, #1
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001746:	7bfb      	ldrb	r3, [r7, #15]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800176c:	d113      	bne.n	8001796 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001778:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800177c:	d10b      	bne.n	8001796 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001782:	f043 0220 	orr.w	r2, r3, #32
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e068      	b.n	8001868 <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001796:	f7ff fddd 	bl	8001354 <HAL_GetTick>
 800179a:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800179c:	e021      	b.n	80017e2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a4:	d01d      	beq.n	80017e2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d007      	beq.n	80017bc <HAL_ADC_PollForConversion+0x6c>
 80017ac:	f7ff fdd2 	bl	8001354 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d212      	bcs.n	80017e2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10b      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ce:	f043 0204 	orr.w	r2, r3, #4
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e042      	b.n	8001868 <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0d6      	beq.n	800179e <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d104      	bne.n	8001802 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f06f 0212 	mvn.w	r2, #18
 8001800:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001806:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d124      	bne.n	8001866 <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001822:	2b00      	cmp	r3, #0
 8001824:	d11f      	bne.n	8001866 <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001830:	2b00      	cmp	r3, #0
 8001832:	d006      	beq.n	8001842 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800183e:	2b00      	cmp	r3, #0
 8001840:	d111      	bne.n	8001866 <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d105      	bne.n	8001866 <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	f043 0201 	orr.w	r2, r3, #1
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <HAL_ADC_PollForEvent>:
  *            @arg ADC_OVR_EVENT: ADC Overrun event.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EVENT_TYPE(EventType));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001880:	f7ff fd68 	bl	8001354 <HAL_GetTick>
 8001884:	6178      	str	r0, [r7, #20]
  
  /* Check selected event flag */
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8001886:	e022      	b.n	80018ce <HAL_ADC_PollForEvent+0x5e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188e:	d01e      	beq.n	80018ce <HAL_ADC_PollForEvent+0x5e>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d007      	beq.n	80018a6 <HAL_ADC_PollForEvent+0x36>
 8001896:	f7ff fd5d 	bl	8001354 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d213      	bcs.n	80018ce <HAL_ADC_PollForEvent+0x5e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	4013      	ands	r3, r2
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d00b      	beq.n	80018ce <HAL_ADC_PollForEvent+0x5e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ba:	f043 0204 	orr.w	r2, r3, #4
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e029      	b.n	8001922 <HAL_ADC_PollForEvent+0xb2>
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4013      	ands	r3, r2
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d1d4      	bne.n	8001888 <HAL_ADC_PollForEvent+0x18>
        }
      }
    }
  }
  
  switch(EventType)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d10b      	bne.n	80018fc <HAL_ADC_PollForEvent+0x8c>
  {
  /* Analog watchdog (level out of window) event */
  case ADC_AWD_EVENT:
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	64da      	str	r2, [r3, #76]	; 0x4c
      
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f06f 0201 	mvn.w	r2, #1
 80018f8:	601a      	str	r2, [r3, #0]
    break;
 80018fa:	e011      	b.n	8001920 <HAL_ADC_PollForEvent+0xb0>
    /* Note: On STM32L1, ADC overrun can be set through other parameters      */
    /*       refer to description of parameter "EOCSelection" for more        */
    /*       details.                                                         */

    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001900:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800190c:	f043 0202 	orr.w	r2, r3, #2
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f06f 0220 	mvn.w	r2, #32
 800191c:	601a      	str	r2, [r3, #0]
    break;
 800191e:	bf00      	nop
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
	...

08001944 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800195c:	2b01      	cmp	r3, #1
 800195e:	d101      	bne.n	8001964 <HAL_ADC_ConfigChannel+0x20>
 8001960:	2302      	movs	r3, #2
 8001962:	e14f      	b.n	8001c04 <HAL_ADC_ConfigChannel+0x2c0>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b06      	cmp	r3, #6
 8001972:	d81c      	bhi.n	80019ae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	3b05      	subs	r3, #5
 8001986:	221f      	movs	r2, #31
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	4019      	ands	r1, r3
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	3b05      	subs	r3, #5
 80019a0:	fa00 f203 	lsl.w	r2, r0, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	641a      	str	r2, [r3, #64]	; 0x40
 80019ac:	e07e      	b.n	8001aac <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b0c      	cmp	r3, #12
 80019b4:	d81c      	bhi.n	80019f0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	3b23      	subs	r3, #35	; 0x23
 80019c8:	221f      	movs	r2, #31
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43db      	mvns	r3, r3
 80019d0:	4019      	ands	r1, r3
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	6818      	ldr	r0, [r3, #0]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685a      	ldr	r2, [r3, #4]
 80019da:	4613      	mov	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4413      	add	r3, r2
 80019e0:	3b23      	subs	r3, #35	; 0x23
 80019e2:	fa00 f203 	lsl.w	r2, r0, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	430a      	orrs	r2, r1
 80019ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80019ee:	e05d      	b.n	8001aac <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	2b12      	cmp	r3, #18
 80019f6:	d81c      	bhi.n	8001a32 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4413      	add	r3, r2
 8001a08:	3b41      	subs	r3, #65	; 0x41
 8001a0a:	221f      	movs	r2, #31
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	4019      	ands	r1, r3
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	6818      	ldr	r0, [r3, #0]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685a      	ldr	r2, [r3, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	3b41      	subs	r3, #65	; 0x41
 8001a24:	fa00 f203 	lsl.w	r2, r0, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	639a      	str	r2, [r3, #56]	; 0x38
 8001a30:	e03c      	b.n	8001aac <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b18      	cmp	r3, #24
 8001a38:	d81c      	bhi.n	8001a74 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	3b5f      	subs	r3, #95	; 0x5f
 8001a4c:	221f      	movs	r2, #31
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	4019      	ands	r1, r3
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	3b5f      	subs	r3, #95	; 0x5f
 8001a66:	fa00 f203 	lsl.w	r2, r0, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	635a      	str	r2, [r3, #52]	; 0x34
 8001a72:	e01b      	b.n	8001aac <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	3b7d      	subs	r3, #125	; 0x7d
 8001a86:	221f      	movs	r2, #31
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	4019      	ands	r1, r3
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	6818      	ldr	r0, [r3, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	3b7d      	subs	r3, #125	; 0x7d
 8001aa0:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b09      	cmp	r3, #9
 8001ab2:	d81a      	bhi.n	8001aea <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6959      	ldr	r1, [r3, #20]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	4413      	add	r3, r2
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	4019      	ands	r1, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	6898      	ldr	r0, [r3, #8]
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	615a      	str	r2, [r3, #20]
 8001ae8:	e05d      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b13      	cmp	r3, #19
 8001af0:	d81c      	bhi.n	8001b2c <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6919      	ldr	r1, [r3, #16]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4613      	mov	r3, r2
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	4413      	add	r3, r2
 8001b02:	3b1e      	subs	r3, #30
 8001b04:	2207      	movs	r2, #7
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	4019      	ands	r1, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	6898      	ldr	r0, [r3, #8]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	3b1e      	subs	r3, #30
 8001b1e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	611a      	str	r2, [r3, #16]
 8001b2a:	e03c      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b1d      	cmp	r3, #29
 8001b32:	d81c      	bhi.n	8001b6e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68d9      	ldr	r1, [r3, #12]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	3b3c      	subs	r3, #60	; 0x3c
 8001b46:	2207      	movs	r2, #7
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	4019      	ands	r1, r3
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	6898      	ldr	r0, [r3, #8]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3b3c      	subs	r3, #60	; 0x3c
 8001b60:	fa00 f203 	lsl.w	r2, r0, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	e01b      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3b5a      	subs	r3, #90	; 0x5a
 8001b80:	2207      	movs	r2, #7
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	43db      	mvns	r3, r3
 8001b88:	4019      	ands	r1, r3
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	6898      	ldr	r0, [r3, #8]
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	4613      	mov	r3, r2
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	4413      	add	r3, r2
 8001b98:	3b5a      	subs	r3, #90	; 0x5a
 8001b9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2b10      	cmp	r3, #16
 8001bac:	d003      	beq.n	8001bb6 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bb2:	2b11      	cmp	r3, #17
 8001bb4:	d121      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001bb6:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <HAL_ADC_ConfigChannel+0x2cc>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d11b      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <HAL_ADC_ConfigChannel+0x2cc>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <HAL_ADC_ConfigChannel+0x2cc>)
 8001bc8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001bcc:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d111      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001bd6:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <HAL_ADC_ConfigChannel+0x2d0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a0f      	ldr	r2, [pc, #60]	; (8001c18 <HAL_ADC_ConfigChannel+0x2d4>)
 8001bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001be0:	0c9a      	lsrs	r2, r3, #18
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001bec:	e002      	b.n	8001bf4 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	3b01      	subs	r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f9      	bne.n	8001bee <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40012700 	.word	0x40012700
 8001c14:	20000008 	.word	0x20000008
 8001c18:	431bde83 	.word	0x431bde83

08001c1c <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc ADC handle
  * @param  AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a27      	ldr	r2, [pc, #156]	; (8001cc8 <HAL_ADC_AnalogWDGConfig+0xac>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d003      	beq.n	8001c38 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001c34:	4a25      	ldr	r2, [pc, #148]	; (8001ccc <HAL_ADC_AnalogWDGConfig+0xb0>)
 8001c36:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d101      	bne.n	8001c46 <HAL_ADC_AnalogWDGConfig+0x2a>
 8001c42:	2302      	movs	r3, #2
 8001c44:	e03b      	b.n	8001cbe <HAL_ADC_AnalogWDGConfig+0xa2>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	7a1b      	ldrb	r3, [r3, #8]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d108      	bne.n	8001c68 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	e007      	b.n	8001c78 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c76:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  hadc->Instance->CR1 &= ~( ADC_CR1_AWDSGL |
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6859      	ldr	r1, [r3, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <HAL_ADC_AnalogWDGConfig+0xb4>)
 8001c84:	400b      	ands	r3, r1
 8001c86:	6053      	str	r3, [r2, #4]
                            ADC_CR1_JAWDEN |
                            ADC_CR1_AWDEN  |
                            ADC_CR1_AWDCH   );
  
  hadc->Instance->CR1 |= ( AnalogWDGConfig->WatchdogMode |
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6859      	ldr	r1, [r3, #4]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
                           AnalogWDGConfig->Channel       );
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
  hadc->Instance->CR1 |= ( AnalogWDGConfig->WatchdogMode |
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	605a      	str	r2, [r3, #4]
      
  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	68d2      	ldr	r2, [r2, #12]
 8001ca8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	6912      	ldr	r2, [r2, #16]
 8001cb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	00800200 	.word	0x00800200
 8001ccc:	00400200 	.word	0x00400200
 8001cd0:	ff3ffde0 	.word	0xff3ffde0

08001cd4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cee:	2b40      	cmp	r3, #64	; 0x40
 8001cf0:	d043      	beq.n	8001d7a <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f042 0201 	orr.w	r2, r2, #1
 8001d00:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001d02:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <ADC_Enable+0xb0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a20      	ldr	r2, [pc, #128]	; (8001d88 <ADC_Enable+0xb4>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	0c9a      	lsrs	r2, r3, #18
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8001d16:	e002      	b.n	8001d1e <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f9      	bne.n	8001d18 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8001d24:	f7ff fb16 	bl	8001354 <HAL_GetTick>
 8001d28:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d2a:	e01f      	b.n	8001d6c <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8001d2c:	f7ff fb12 	bl	8001354 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d918      	bls.n	8001d6c <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d44:	2b40      	cmp	r3, #64	; 0x40
 8001d46:	d011      	beq.n	8001d6c <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4c:	f043 0210 	orr.w	r2, r3, #16
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d58:	f043 0201 	orr.w	r2, r3, #1
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e007      	b.n	8001d7c <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d76:	2b40      	cmp	r3, #64	; 0x40
 8001d78:	d1d8      	bne.n	8001d2c <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000008 	.word	0x20000008
 8001d88:	431bde83 	.word	0x431bde83

08001d8c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da2:	2b40      	cmp	r3, #64	; 0x40
 8001da4:	d12e      	bne.n	8001e04 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 0201 	bic.w	r2, r2, #1
 8001db4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001db6:	f7ff facd 	bl	8001354 <HAL_GetTick>
 8001dba:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dbc:	e01b      	b.n	8001df6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8001dbe:	f7ff fac9 	bl	8001354 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d914      	bls.n	8001df6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd6:	2b40      	cmp	r3, #64	; 0x40
 8001dd8:	d10d      	bne.n	8001df6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dde:	f043 0210 	orr.w	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dea:	f043 0201 	orr.w	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e007      	b.n	8001e06 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e00:	2b40      	cmp	r3, #64	; 0x40
 8001e02:	d0dc      	beq.n	8001dbe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <__NVIC_SetPriorityGrouping>:
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <__NVIC_SetPriorityGrouping+0x44>)
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e42:	4a04      	ldr	r2, [pc, #16]	; (8001e54 <__NVIC_SetPriorityGrouping+0x44>)
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	60d3      	str	r3, [r2, #12]
}
 8001e48:	bf00      	nop
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <__NVIC_GetPriorityGrouping>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <__NVIC_GetPriorityGrouping+0x18>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	0a1b      	lsrs	r3, r3, #8
 8001e62:	f003 0307 	and.w	r3, r3, #7
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <__NVIC_EnableIRQ>:
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	db0b      	blt.n	8001e9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	f003 021f 	and.w	r2, r3, #31
 8001e8c:	4906      	ldr	r1, [pc, #24]	; (8001ea8 <__NVIC_EnableIRQ+0x34>)
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	095b      	lsrs	r3, r3, #5
 8001e94:	2001      	movs	r0, #1
 8001e96:	fa00 f202 	lsl.w	r2, r0, r2
 8001e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr
 8001ea8:	e000e100 	.word	0xe000e100

08001eac <__NVIC_SetPriority>:
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db0a      	blt.n	8001ed6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	490c      	ldr	r1, [pc, #48]	; (8001ef8 <__NVIC_SetPriority+0x4c>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	0112      	lsls	r2, r2, #4
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	440b      	add	r3, r1
 8001ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ed4:	e00a      	b.n	8001eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4908      	ldr	r1, [pc, #32]	; (8001efc <__NVIC_SetPriority+0x50>)
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	3b04      	subs	r3, #4
 8001ee4:	0112      	lsls	r2, r2, #4
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	440b      	add	r3, r1
 8001eea:	761a      	strb	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000e100 	.word	0xe000e100
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <NVIC_EncodePriority>:
{
 8001f00:	b480      	push	{r7}
 8001f02:	b089      	sub	sp, #36	; 0x24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f1c3 0307 	rsb	r3, r3, #7
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	bf28      	it	cs
 8001f1e:	2304      	movcs	r3, #4
 8001f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3304      	adds	r3, #4
 8001f26:	2b06      	cmp	r3, #6
 8001f28:	d902      	bls.n	8001f30 <NVIC_EncodePriority+0x30>
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3b03      	subs	r3, #3
 8001f2e:	e000      	b.n	8001f32 <NVIC_EncodePriority+0x32>
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	f04f 32ff 	mov.w	r2, #4294967295
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	401a      	ands	r2, r3
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f48:	f04f 31ff 	mov.w	r1, #4294967295
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	43d9      	mvns	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	4313      	orrs	r3, r2
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3724      	adds	r7, #36	; 0x24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr

08001f64 <SysTick_Config>:
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f74:	d301      	bcc.n	8001f7a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00f      	b.n	8001f9a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <SysTick_Config+0x40>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f82:	210f      	movs	r1, #15
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	f7ff ff90 	bl	8001eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <SysTick_Config+0x40>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f92:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <SysTick_Config+0x40>)
 8001f94:	2207      	movs	r2, #7
 8001f96:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	e000e010 	.word	0xe000e010

08001fa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff ff2d 	bl	8001e10 <__NVIC_SetPriorityGrouping>
}
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}

08001fbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b086      	sub	sp, #24
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
 8001fca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd0:	f7ff ff42 	bl	8001e58 <__NVIC_GetPriorityGrouping>
 8001fd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68b9      	ldr	r1, [r7, #8]
 8001fda:	6978      	ldr	r0, [r7, #20]
 8001fdc:	f7ff ff90 	bl	8001f00 <NVIC_EncodePriority>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff ff5f 	bl	8001eac <__NVIC_SetPriority>
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff35 	bl	8001e74 <__NVIC_EnableIRQ>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff ffa2 	bl	8001f64 <SysTick_Config>
 8002020:	4603      	mov	r3, r0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002042:	e160      	b.n	8002306 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2101      	movs	r1, #1
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa01 f303 	lsl.w	r3, r1, r3
 8002050:	4013      	ands	r3, r2
 8002052:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 8152 	beq.w	8002300 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	2b01      	cmp	r3, #1
 8002066:	d005      	beq.n	8002074 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002070:	2b02      	cmp	r3, #2
 8002072:	d130      	bne.n	80020d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	2203      	movs	r2, #3
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	68da      	ldr	r2, [r3, #12]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80020aa:	2201      	movs	r2, #1
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43db      	mvns	r3, r3
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4013      	ands	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	091b      	lsrs	r3, r3, #4
 80020c0:	f003 0201 	and.w	r2, r3, #1
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	2b03      	cmp	r3, #3
 80020e0:	d017      	beq.n	8002112 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	2203      	movs	r2, #3
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	4013      	ands	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4313      	orrs	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d123      	bne.n	8002166 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	08da      	lsrs	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3208      	adds	r2, #8
 8002126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	220f      	movs	r2, #15
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43db      	mvns	r3, r3
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4013      	ands	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	691a      	ldr	r2, [r3, #16]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	08da      	lsrs	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3208      	adds	r2, #8
 8002160:	6939      	ldr	r1, [r7, #16]
 8002162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0203 	and.w	r2, r3, #3
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80ac 	beq.w	8002300 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a8:	4b5e      	ldr	r3, [pc, #376]	; (8002324 <HAL_GPIO_Init+0x2f8>)
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	4a5d      	ldr	r2, [pc, #372]	; (8002324 <HAL_GPIO_Init+0x2f8>)
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	6213      	str	r3, [r2, #32]
 80021b4:	4b5b      	ldr	r3, [pc, #364]	; (8002324 <HAL_GPIO_Init+0x2f8>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80021c0:	4a59      	ldr	r2, [pc, #356]	; (8002328 <HAL_GPIO_Init+0x2fc>)
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	089b      	lsrs	r3, r3, #2
 80021c6:	3302      	adds	r3, #2
 80021c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	220f      	movs	r2, #15
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4013      	ands	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a51      	ldr	r2, [pc, #324]	; (800232c <HAL_GPIO_Init+0x300>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d025      	beq.n	8002238 <HAL_GPIO_Init+0x20c>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a50      	ldr	r2, [pc, #320]	; (8002330 <HAL_GPIO_Init+0x304>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d01f      	beq.n	8002234 <HAL_GPIO_Init+0x208>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a4f      	ldr	r2, [pc, #316]	; (8002334 <HAL_GPIO_Init+0x308>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d019      	beq.n	8002230 <HAL_GPIO_Init+0x204>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a4e      	ldr	r2, [pc, #312]	; (8002338 <HAL_GPIO_Init+0x30c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d013      	beq.n	800222c <HAL_GPIO_Init+0x200>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a4d      	ldr	r2, [pc, #308]	; (800233c <HAL_GPIO_Init+0x310>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d00d      	beq.n	8002228 <HAL_GPIO_Init+0x1fc>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a4c      	ldr	r2, [pc, #304]	; (8002340 <HAL_GPIO_Init+0x314>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d007      	beq.n	8002224 <HAL_GPIO_Init+0x1f8>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a4b      	ldr	r2, [pc, #300]	; (8002344 <HAL_GPIO_Init+0x318>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d101      	bne.n	8002220 <HAL_GPIO_Init+0x1f4>
 800221c:	2306      	movs	r3, #6
 800221e:	e00c      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002220:	2307      	movs	r3, #7
 8002222:	e00a      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002224:	2305      	movs	r3, #5
 8002226:	e008      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002228:	2304      	movs	r3, #4
 800222a:	e006      	b.n	800223a <HAL_GPIO_Init+0x20e>
 800222c:	2303      	movs	r3, #3
 800222e:	e004      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002230:	2302      	movs	r3, #2
 8002232:	e002      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002234:	2301      	movs	r3, #1
 8002236:	e000      	b.n	800223a <HAL_GPIO_Init+0x20e>
 8002238:	2300      	movs	r3, #0
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	f002 0203 	and.w	r2, r2, #3
 8002240:	0092      	lsls	r2, r2, #2
 8002242:	4093      	lsls	r3, r2
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800224a:	4937      	ldr	r1, [pc, #220]	; (8002328 <HAL_GPIO_Init+0x2fc>)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	089b      	lsrs	r3, r3, #2
 8002250:	3302      	adds	r3, #2
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002258:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <HAL_GPIO_Init+0x31c>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800227c:	4a32      	ldr	r2, [pc, #200]	; (8002348 <HAL_GPIO_Init+0x31c>)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002282:	4b31      	ldr	r3, [pc, #196]	; (8002348 <HAL_GPIO_Init+0x31c>)
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022a6:	4a28      	ldr	r2, [pc, #160]	; (8002348 <HAL_GPIO_Init+0x31c>)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ac:	4b26      	ldr	r3, [pc, #152]	; (8002348 <HAL_GPIO_Init+0x31c>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022d0:	4a1d      	ldr	r2, [pc, #116]	; (8002348 <HAL_GPIO_Init+0x31c>)
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022d6:	4b1c      	ldr	r3, [pc, #112]	; (8002348 <HAL_GPIO_Init+0x31c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	43db      	mvns	r3, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d003      	beq.n	80022fa <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022fa:	4a13      	ldr	r2, [pc, #76]	; (8002348 <HAL_GPIO_Init+0x31c>)
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3301      	adds	r3, #1
 8002304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	fa22 f303 	lsr.w	r3, r2, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	f47f ae97 	bne.w	8002044 <HAL_GPIO_Init+0x18>
  }
}
 8002316:	bf00      	nop
 8002318:	bf00      	nop
 800231a:	371c      	adds	r7, #28
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	40010000 	.word	0x40010000
 800232c:	40020000 	.word	0x40020000
 8002330:	40020400 	.word	0x40020400
 8002334:	40020800 	.word	0x40020800
 8002338:	40020c00 	.word	0x40020c00
 800233c:	40021000 	.word	0x40021000
 8002340:	40021400 	.word	0x40021400
 8002344:	40021800 	.word	0x40021800
 8002348:	40010400 	.word	0x40010400

0800234c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	691a      	ldr	r2, [r3, #16]
 800235c:	887b      	ldrh	r3, [r7, #2]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e001      	b.n	800236e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr

0800237a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	807b      	strh	r3, [r7, #2]
 8002386:	4613      	mov	r3, r2
 8002388:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800238a:	787b      	ldrb	r3, [r7, #1]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002390:	887a      	ldrh	r2, [r7, #2]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002396:	e003      	b.n	80023a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002398:	887b      	ldrh	r3, [r7, #2]
 800239a:	041a      	lsls	r2, r3, #16
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	619a      	str	r2, [r3, #24]
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023b6:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d006      	beq.n	80023d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023c8:	88fb      	ldrh	r3, [r7, #6]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fd0a 	bl	8000de4 <HAL_GPIO_EXTI_Callback>
  }
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40010400 	.word	0x40010400

080023dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e31d      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ee:	4b94      	ldr	r3, [pc, #592]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 030c 	and.w	r3, r3, #12
 80023f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023f8:	4b91      	ldr	r3, [pc, #580]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002400:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d07b      	beq.n	8002506 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2b08      	cmp	r3, #8
 8002412:	d006      	beq.n	8002422 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2b0c      	cmp	r3, #12
 8002418:	d10f      	bne.n	800243a <HAL_RCC_OscConfig+0x5e>
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002420:	d10b      	bne.n	800243a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002422:	4b87      	ldr	r3, [pc, #540]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d06a      	beq.n	8002504 <HAL_RCC_OscConfig+0x128>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d166      	bne.n	8002504 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e2f7      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b01      	cmp	r3, #1
 8002440:	d106      	bne.n	8002450 <HAL_RCC_OscConfig+0x74>
 8002442:	4b7f      	ldr	r3, [pc, #508]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a7e      	ldr	r2, [pc, #504]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800244c:	6013      	str	r3, [r2, #0]
 800244e:	e02d      	b.n	80024ac <HAL_RCC_OscConfig+0xd0>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10c      	bne.n	8002472 <HAL_RCC_OscConfig+0x96>
 8002458:	4b79      	ldr	r3, [pc, #484]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a78      	ldr	r2, [pc, #480]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800245e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b76      	ldr	r3, [pc, #472]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a75      	ldr	r2, [pc, #468]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800246a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800246e:	6013      	str	r3, [r2, #0]
 8002470:	e01c      	b.n	80024ac <HAL_RCC_OscConfig+0xd0>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b05      	cmp	r3, #5
 8002478:	d10c      	bne.n	8002494 <HAL_RCC_OscConfig+0xb8>
 800247a:	4b71      	ldr	r3, [pc, #452]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a70      	ldr	r2, [pc, #448]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002480:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	4b6e      	ldr	r3, [pc, #440]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a6d      	ldr	r2, [pc, #436]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800248c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002490:	6013      	str	r3, [r2, #0]
 8002492:	e00b      	b.n	80024ac <HAL_RCC_OscConfig+0xd0>
 8002494:	4b6a      	ldr	r3, [pc, #424]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a69      	ldr	r2, [pc, #420]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800249a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b67      	ldr	r3, [pc, #412]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a66      	ldr	r2, [pc, #408]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80024a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7fe ff4e 	bl	8001354 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024bc:	f7fe ff4a 	bl	8001354 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	; 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e2ad      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ce:	4b5c      	ldr	r3, [pc, #368]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0xe0>
 80024da:	e014      	b.n	8002506 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024dc:	f7fe ff3a 	bl	8001354 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e4:	f7fe ff36 	bl	8001354 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	; 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e299      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024f6:	4b52      	ldr	r3, [pc, #328]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x108>
 8002502:	e000      	b.n	8002506 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d05a      	beq.n	80025c8 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	2b04      	cmp	r3, #4
 8002516:	d005      	beq.n	8002524 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	2b0c      	cmp	r3, #12
 800251c:	d119      	bne.n	8002552 <HAL_RCC_OscConfig+0x176>
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d116      	bne.n	8002552 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002524:	4b46      	ldr	r3, [pc, #280]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d005      	beq.n	800253c <HAL_RCC_OscConfig+0x160>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d001      	beq.n	800253c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e276      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800253c:	4b40      	ldr	r3, [pc, #256]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	021b      	lsls	r3, r3, #8
 800254a:	493d      	ldr	r1, [pc, #244]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800254c:	4313      	orrs	r3, r2
 800254e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002550:	e03a      	b.n	80025c8 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d020      	beq.n	800259c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800255a:	4b3a      	ldr	r3, [pc, #232]	; (8002644 <HAL_RCC_OscConfig+0x268>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002560:	f7fe fef8 	bl	8001354 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002568:	f7fe fef4 	bl	8001354 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e257      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800257a:	4b31      	ldr	r3, [pc, #196]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002586:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	021b      	lsls	r3, r3, #8
 8002594:	492a      	ldr	r1, [pc, #168]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002596:	4313      	orrs	r3, r2
 8002598:	604b      	str	r3, [r1, #4]
 800259a:	e015      	b.n	80025c8 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800259c:	4b29      	ldr	r3, [pc, #164]	; (8002644 <HAL_RCC_OscConfig+0x268>)
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a2:	f7fe fed7 	bl	8001354 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025aa:	f7fe fed3 	bl	8001354 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e236      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025bc:	4b20      	ldr	r3, [pc, #128]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f0      	bne.n	80025aa <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 80b8 	beq.w	8002746 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d170      	bne.n	80026be <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_OscConfig+0x218>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e21a      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a1a      	ldr	r2, [r3, #32]
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002600:	429a      	cmp	r2, r3
 8002602:	d921      	bls.n	8002648 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	4618      	mov	r0, r3
 800260a:	f000 fc09 	bl	8002e20 <RCC_SetFlashLatencyFromMSIRange>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e208      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002618:	4b09      	ldr	r3, [pc, #36]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	4906      	ldr	r1, [pc, #24]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 8002626:	4313      	orrs	r3, r2
 8002628:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800262a:	4b05      	ldr	r3, [pc, #20]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	061b      	lsls	r3, r3, #24
 8002638:	4901      	ldr	r1, [pc, #4]	; (8002640 <HAL_RCC_OscConfig+0x264>)
 800263a:	4313      	orrs	r3, r2
 800263c:	604b      	str	r3, [r1, #4]
 800263e:	e020      	b.n	8002682 <HAL_RCC_OscConfig+0x2a6>
 8002640:	40023800 	.word	0x40023800
 8002644:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002648:	4b99      	ldr	r3, [pc, #612]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	4996      	ldr	r1, [pc, #600]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002656:	4313      	orrs	r3, r2
 8002658:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800265a:	4b95      	ldr	r3, [pc, #596]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	061b      	lsls	r3, r3, #24
 8002668:	4991      	ldr	r1, [pc, #580]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800266a:	4313      	orrs	r3, r2
 800266c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	4618      	mov	r0, r3
 8002674:	f000 fbd4 	bl	8002e20 <RCC_SetFlashLatencyFromMSIRange>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e1d3      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	0b5b      	lsrs	r3, r3, #13
 8002688:	3301      	adds	r3, #1
 800268a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002692:	4a87      	ldr	r2, [pc, #540]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002694:	6892      	ldr	r2, [r2, #8]
 8002696:	0912      	lsrs	r2, r2, #4
 8002698:	f002 020f 	and.w	r2, r2, #15
 800269c:	4985      	ldr	r1, [pc, #532]	; (80028b4 <HAL_RCC_OscConfig+0x4d8>)
 800269e:	5c8a      	ldrb	r2, [r1, r2]
 80026a0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80026a2:	4a85      	ldr	r2, [pc, #532]	; (80028b8 <HAL_RCC_OscConfig+0x4dc>)
 80026a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026a6:	4b85      	ldr	r3, [pc, #532]	; (80028bc <HAL_RCC_OscConfig+0x4e0>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe fe06 	bl	80012bc <HAL_InitTick>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d045      	beq.n	8002746 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	e1b5      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d029      	beq.n	800271a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026c6:	4b7e      	ldr	r3, [pc, #504]	; (80028c0 <HAL_RCC_OscConfig+0x4e4>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026cc:	f7fe fe42 	bl	8001354 <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026d4:	f7fe fe3e 	bl	8001354 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e1a1      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80026e6:	4b72      	ldr	r3, [pc, #456]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f0      	beq.n	80026d4 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026f2:	4b6f      	ldr	r3, [pc, #444]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	496c      	ldr	r1, [pc, #432]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002700:	4313      	orrs	r3, r2
 8002702:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002704:	4b6a      	ldr	r3, [pc, #424]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	061b      	lsls	r3, r3, #24
 8002712:	4967      	ldr	r1, [pc, #412]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002714:	4313      	orrs	r3, r2
 8002716:	604b      	str	r3, [r1, #4]
 8002718:	e015      	b.n	8002746 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800271a:	4b69      	ldr	r3, [pc, #420]	; (80028c0 <HAL_RCC_OscConfig+0x4e4>)
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002720:	f7fe fe18 	bl	8001354 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002728:	f7fe fe14 	bl	8001354 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e177      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800273a:	4b5d      	ldr	r3, [pc, #372]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d030      	beq.n	80027b4 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d016      	beq.n	8002788 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800275a:	4b5a      	ldr	r3, [pc, #360]	; (80028c4 <HAL_RCC_OscConfig+0x4e8>)
 800275c:	2201      	movs	r2, #1
 800275e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002760:	f7fe fdf8 	bl	8001354 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002768:	f7fe fdf4 	bl	8001354 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e157      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800277a:	4b4d      	ldr	r3, [pc, #308]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800277c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f0      	beq.n	8002768 <HAL_RCC_OscConfig+0x38c>
 8002786:	e015      	b.n	80027b4 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002788:	4b4e      	ldr	r3, [pc, #312]	; (80028c4 <HAL_RCC_OscConfig+0x4e8>)
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278e:	f7fe fde1 	bl	8001354 <HAL_GetTick>
 8002792:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002794:	e008      	b.n	80027a8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002796:	f7fe fddd 	bl	8001354 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e140      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027a8:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80027aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1f0      	bne.n	8002796 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 80b5 	beq.w	800292c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027c2:	2300      	movs	r3, #0
 80027c4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027c6:	4b3a      	ldr	r3, [pc, #232]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10d      	bne.n	80027ee <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027d2:	4b37      	ldr	r3, [pc, #220]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80027d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d6:	4a36      	ldr	r2, [pc, #216]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80027d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027dc:	6253      	str	r3, [r2, #36]	; 0x24
 80027de:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 80027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	60bb      	str	r3, [r7, #8]
 80027e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ea:	2301      	movs	r3, #1
 80027ec:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ee:	4b36      	ldr	r3, [pc, #216]	; (80028c8 <HAL_RCC_OscConfig+0x4ec>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d118      	bne.n	800282c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027fa:	4b33      	ldr	r3, [pc, #204]	; (80028c8 <HAL_RCC_OscConfig+0x4ec>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a32      	ldr	r2, [pc, #200]	; (80028c8 <HAL_RCC_OscConfig+0x4ec>)
 8002800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002806:	f7fe fda5 	bl	8001354 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280e:	f7fe fda1 	bl	8001354 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b64      	cmp	r3, #100	; 0x64
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e104      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002820:	4b29      	ldr	r3, [pc, #164]	; (80028c8 <HAL_RCC_OscConfig+0x4ec>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0f0      	beq.n	800280e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d106      	bne.n	8002842 <HAL_RCC_OscConfig+0x466>
 8002834:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002838:	4a1d      	ldr	r2, [pc, #116]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283e:	6353      	str	r3, [r2, #52]	; 0x34
 8002840:	e02d      	b.n	800289e <HAL_RCC_OscConfig+0x4c2>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10c      	bne.n	8002864 <HAL_RCC_OscConfig+0x488>
 800284a:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800284c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800284e:	4a18      	ldr	r2, [pc, #96]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002854:	6353      	str	r3, [r2, #52]	; 0x34
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285a:	4a15      	ldr	r2, [pc, #84]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800285c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002860:	6353      	str	r3, [r2, #52]	; 0x34
 8002862:	e01c      	b.n	800289e <HAL_RCC_OscConfig+0x4c2>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b05      	cmp	r3, #5
 800286a:	d10c      	bne.n	8002886 <HAL_RCC_OscConfig+0x4aa>
 800286c:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800286e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002870:	4a0f      	ldr	r2, [pc, #60]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002872:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002876:	6353      	str	r3, [r2, #52]	; 0x34
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800287a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800287c:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800287e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002882:	6353      	str	r3, [r2, #52]	; 0x34
 8002884:	e00b      	b.n	800289e <HAL_RCC_OscConfig+0x4c2>
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800288a:	4a09      	ldr	r2, [pc, #36]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 800288c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002890:	6353      	str	r3, [r2, #52]	; 0x34
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002896:	4a06      	ldr	r2, [pc, #24]	; (80028b0 <HAL_RCC_OscConfig+0x4d4>)
 8002898:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800289c:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d024      	beq.n	80028f0 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a6:	f7fe fd55 	bl	8001354 <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028ac:	e019      	b.n	80028e2 <HAL_RCC_OscConfig+0x506>
 80028ae:	bf00      	nop
 80028b0:	40023800 	.word	0x40023800
 80028b4:	0800507c 	.word	0x0800507c
 80028b8:	20000008 	.word	0x20000008
 80028bc:	2000000c 	.word	0x2000000c
 80028c0:	42470020 	.word	0x42470020
 80028c4:	42470680 	.word	0x42470680
 80028c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028cc:	f7fe fd42 	bl	8001354 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e0a3      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028e2:	4b54      	ldr	r3, [pc, #336]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 80028e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0ee      	beq.n	80028cc <HAL_RCC_OscConfig+0x4f0>
 80028ee:	e014      	b.n	800291a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028f0:	f7fe fd30 	bl	8001354 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028f8:	f7fe fd2c 	bl	8001354 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	f241 3288 	movw	r2, #5000	; 0x1388
 8002906:	4293      	cmp	r3, r2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e08d      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800290e:	4b49      	ldr	r3, [pc, #292]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1ee      	bne.n	80028f8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800291a:	7ffb      	ldrb	r3, [r7, #31]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d105      	bne.n	800292c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002920:	4b44      	ldr	r3, [pc, #272]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	4a43      	ldr	r2, [pc, #268]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002926:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800292a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002930:	2b00      	cmp	r3, #0
 8002932:	d079      	beq.n	8002a28 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	2b0c      	cmp	r3, #12
 8002938:	d056      	beq.n	80029e8 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2b02      	cmp	r3, #2
 8002940:	d13b      	bne.n	80029ba <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002942:	4b3d      	ldr	r3, [pc, #244]	; (8002a38 <HAL_RCC_OscConfig+0x65c>)
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7fe fd04 	bl	8001354 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002950:	f7fe fd00 	bl	8001354 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e063      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002962:	4b34      	ldr	r3, [pc, #208]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800296e:	4b31      	ldr	r3, [pc, #196]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297e:	4319      	orrs	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002984:	430b      	orrs	r3, r1
 8002986:	492b      	ldr	r1, [pc, #172]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 8002988:	4313      	orrs	r3, r2
 800298a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800298c:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <HAL_RCC_OscConfig+0x65c>)
 800298e:	2201      	movs	r2, #1
 8002990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002992:	f7fe fcdf 	bl	8001354 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800299a:	f7fe fcdb 	bl	8001354 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e03e      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029ac:	4b21      	ldr	r3, [pc, #132]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f0      	beq.n	800299a <HAL_RCC_OscConfig+0x5be>
 80029b8:	e036      	b.n	8002a28 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ba:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <HAL_RCC_OscConfig+0x65c>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c0:	f7fe fcc8 	bl	8001354 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029c8:	f7fe fcc4 	bl	8001354 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e027      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029da:	4b16      	ldr	r3, [pc, #88]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x5ec>
 80029e6:	e01f      	b.n	8002a28 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e01a      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	; (8002a34 <HAL_RCC_OscConfig+0x658>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d10d      	bne.n	8002a24 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d106      	bne.n	8002a24 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d001      	beq.n	8002a28 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3720      	adds	r7, #32
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800
 8002a38:	42470060 	.word	0x42470060

08002a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d101      	bne.n	8002a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e11a      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a50:	4b8f      	ldr	r3, [pc, #572]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d919      	bls.n	8002a92 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d105      	bne.n	8002a70 <HAL_RCC_ClockConfig+0x34>
 8002a64:	4b8a      	ldr	r3, [pc, #552]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a89      	ldr	r2, [pc, #548]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a6a:	f043 0304 	orr.w	r3, r3, #4
 8002a6e:	6013      	str	r3, [r2, #0]
 8002a70:	4b87      	ldr	r3, [pc, #540]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f023 0201 	bic.w	r2, r3, #1
 8002a78:	4985      	ldr	r1, [pc, #532]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a80:	4b83      	ldr	r3, [pc, #524]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d001      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e0f9      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d008      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a9e:	4b7d      	ldr	r3, [pc, #500]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	497a      	ldr	r1, [pc, #488]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 808e 	beq.w	8002bda <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d107      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ac6:	4b73      	ldr	r3, [pc, #460]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d121      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e0d7      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d107      	bne.n	8002aee <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ade:	4b6d      	ldr	r3, [pc, #436]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d115      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0cb      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d107      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002af6:	4b67      	ldr	r3, [pc, #412]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0bf      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002b06:	4b63      	ldr	r3, [pc, #396]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e0b7      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b16:	4b5f      	ldr	r3, [pc, #380]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f023 0203 	bic.w	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	495c      	ldr	r1, [pc, #368]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b28:	f7fe fc14 	bl	8001354 <HAL_GetTick>
 8002b2c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d112      	bne.n	8002b5c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b36:	e00a      	b.n	8002b4e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b38:	f7fe fc0c 	bl	8001354 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e09b      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b4e:	4b51      	ldr	r3, [pc, #324]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d1ee      	bne.n	8002b38 <HAL_RCC_ClockConfig+0xfc>
 8002b5a:	e03e      	b.n	8002bda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d112      	bne.n	8002b8a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b64:	e00a      	b.n	8002b7c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b66:	f7fe fbf5 	bl	8001354 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e084      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b7c:	4b45      	ldr	r3, [pc, #276]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 030c 	and.w	r3, r3, #12
 8002b84:	2b0c      	cmp	r3, #12
 8002b86:	d1ee      	bne.n	8002b66 <HAL_RCC_ClockConfig+0x12a>
 8002b88:	e027      	b.n	8002bda <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d11d      	bne.n	8002bce <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b92:	e00a      	b.n	8002baa <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b94:	f7fe fbde 	bl	8001354 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e06d      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002baa:	4b3a      	ldr	r3, [pc, #232]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f003 030c 	and.w	r3, r3, #12
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d1ee      	bne.n	8002b94 <HAL_RCC_ClockConfig+0x158>
 8002bb6:	e010      	b.n	8002bda <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb8:	f7fe fbcc 	bl	8001354 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e05b      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002bce:	4b31      	ldr	r3, [pc, #196]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1ee      	bne.n	8002bb8 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bda:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d219      	bcs.n	8002c1c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d105      	bne.n	8002bfa <HAL_RCC_ClockConfig+0x1be>
 8002bee:	4b28      	ldr	r3, [pc, #160]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a27      	ldr	r2, [pc, #156]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	4b25      	ldr	r3, [pc, #148]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f023 0201 	bic.w	r2, r3, #1
 8002c02:	4923      	ldr	r1, [pc, #140]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c0a:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <HAL_RCC_ClockConfig+0x254>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e034      	b.n	8002c86 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d008      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c28:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4917      	ldr	r1, [pc, #92]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d009      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c46:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	490f      	ldr	r1, [pc, #60]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c5a:	f000 f823 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	4b0c      	ldr	r3, [pc, #48]	; (8002c94 <HAL_RCC_ClockConfig+0x258>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	091b      	lsrs	r3, r3, #4
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	490b      	ldr	r1, [pc, #44]	; (8002c98 <HAL_RCC_ClockConfig+0x25c>)
 8002c6c:	5ccb      	ldrb	r3, [r1, r3]
 8002c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c72:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <HAL_RCC_ClockConfig+0x260>)
 8002c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c76:	4b0a      	ldr	r3, [pc, #40]	; (8002ca0 <HAL_RCC_ClockConfig+0x264>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe fb1e 	bl	80012bc <HAL_InitTick>
 8002c80:	4603      	mov	r3, r0
 8002c82:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c84:	7afb      	ldrb	r3, [r7, #11]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023c00 	.word	0x40023c00
 8002c94:	40023800 	.word	0x40023800
 8002c98:	0800507c 	.word	0x0800507c
 8002c9c:	20000008 	.word	0x20000008
 8002ca0:	2000000c 	.word	0x2000000c

08002ca4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ca8:	b08e      	sub	sp, #56	; 0x38
 8002caa:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002cac:	4b58      	ldr	r3, [pc, #352]	; (8002e10 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb4:	f003 030c 	and.w	r3, r3, #12
 8002cb8:	2b0c      	cmp	r3, #12
 8002cba:	d00d      	beq.n	8002cd8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cbc:	2b0c      	cmp	r3, #12
 8002cbe:	f200 8092 	bhi.w	8002de6 <HAL_RCC_GetSysClockFreq+0x142>
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	d002      	beq.n	8002ccc <HAL_RCC_GetSysClockFreq+0x28>
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d003      	beq.n	8002cd2 <HAL_RCC_GetSysClockFreq+0x2e>
 8002cca:	e08c      	b.n	8002de6 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ccc:	4b51      	ldr	r3, [pc, #324]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x170>)
 8002cce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002cd0:	e097      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cd2:	4b51      	ldr	r3, [pc, #324]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x174>)
 8002cd4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002cd6:	e094      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cda:	0c9b      	lsrs	r3, r3, #18
 8002cdc:	f003 020f 	and.w	r2, r3, #15
 8002ce0:	4b4e      	ldr	r3, [pc, #312]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x178>)
 8002ce2:	5c9b      	ldrb	r3, [r3, r2]
 8002ce4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce8:	0d9b      	lsrs	r3, r3, #22
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	3301      	adds	r3, #1
 8002cf0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cf2:	4b47      	ldr	r3, [pc, #284]	; (8002e10 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d021      	beq.n	8002d42 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d00:	2200      	movs	r2, #0
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	61fa      	str	r2, [r7, #28]
 8002d06:	4b44      	ldr	r3, [pc, #272]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d08:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002d0c:	464a      	mov	r2, r9
 8002d0e:	fb03 f202 	mul.w	r2, r3, r2
 8002d12:	2300      	movs	r3, #0
 8002d14:	4644      	mov	r4, r8
 8002d16:	fb04 f303 	mul.w	r3, r4, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	4a3e      	ldr	r2, [pc, #248]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x174>)
 8002d1e:	4644      	mov	r4, r8
 8002d20:	fba4 0102 	umull	r0, r1, r4, r2
 8002d24:	440b      	add	r3, r1
 8002d26:	4619      	mov	r1, r3
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	617a      	str	r2, [r7, #20]
 8002d30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d34:	f7fd fa22 	bl	800017c <__aeabi_uldivmod>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	637b      	str	r3, [r7, #52]	; 0x34
 8002d40:	e04e      	b.n	8002de0 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	2200      	movs	r2, #0
 8002d46:	469a      	mov	sl, r3
 8002d48:	4693      	mov	fp, r2
 8002d4a:	4652      	mov	r2, sl
 8002d4c:	465b      	mov	r3, fp
 8002d4e:	f04f 0000 	mov.w	r0, #0
 8002d52:	f04f 0100 	mov.w	r1, #0
 8002d56:	0159      	lsls	r1, r3, #5
 8002d58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d5c:	0150      	lsls	r0, r2, #5
 8002d5e:	4602      	mov	r2, r0
 8002d60:	460b      	mov	r3, r1
 8002d62:	ebb2 080a 	subs.w	r8, r2, sl
 8002d66:	eb63 090b 	sbc.w	r9, r3, fp
 8002d6a:	f04f 0200 	mov.w	r2, #0
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d7e:	ebb2 0408 	subs.w	r4, r2, r8
 8002d82:	eb63 0509 	sbc.w	r5, r3, r9
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	00eb      	lsls	r3, r5, #3
 8002d90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d94:	00e2      	lsls	r2, r4, #3
 8002d96:	4614      	mov	r4, r2
 8002d98:	461d      	mov	r5, r3
 8002d9a:	eb14 030a 	adds.w	r3, r4, sl
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	eb45 030b 	adc.w	r3, r5, fp
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002db2:	4629      	mov	r1, r5
 8002db4:	028b      	lsls	r3, r1, #10
 8002db6:	4620      	mov	r0, r4
 8002db8:	4629      	mov	r1, r5
 8002dba:	4604      	mov	r4, r0
 8002dbc:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002dc0:	4601      	mov	r1, r0
 8002dc2:	028a      	lsls	r2, r1, #10
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	2200      	movs	r2, #0
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	60fa      	str	r2, [r7, #12]
 8002dd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd4:	f7fd f9d2 	bl	800017c <__aeabi_uldivmod>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4613      	mov	r3, r2
 8002dde:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 8002de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002de2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002de4:	e00d      	b.n	8002e02 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002de6:	4b0a      	ldr	r3, [pc, #40]	; (8002e10 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	0b5b      	lsrs	r3, r3, #13
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	3301      	adds	r3, #1
 8002df6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3738      	adds	r7, #56	; 0x38
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	00f42400 	.word	0x00f42400
 8002e18:	016e3600 	.word	0x016e3600
 8002e1c:	08005070 	.word	0x08005070

08002e20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e2c:	4b29      	ldr	r3, [pc, #164]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d12c      	bne.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e38:	4b26      	ldr	r3, [pc, #152]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d005      	beq.n	8002e50 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002e44:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	e016      	b.n	8002e7e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e50:	4b20      	ldr	r3, [pc, #128]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	4a1f      	ldr	r2, [pc, #124]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e5a:	6253      	str	r3, [r2, #36]	; 0x24
 8002e5c:	4b1d      	ldr	r3, [pc, #116]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002e68:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002e70:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e76:	4a17      	ldr	r2, [pc, #92]	; (8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002e84:	d105      	bne.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002e8c:	d101      	bne.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002e8e:	2301      	movs	r3, #1
 8002e90:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d105      	bne.n	8002ea4 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002e98:	4b10      	ldr	r3, [pc, #64]	; (8002edc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0f      	ldr	r2, [pc, #60]	; (8002edc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e9e:	f043 0304 	orr.w	r3, r3, #4
 8002ea2:	6013      	str	r3, [r2, #0]
 8002ea4:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f023 0201 	bic.w	r2, r3, #1
 8002eac:	490b      	ldr	r1, [pc, #44]	; (8002edc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d001      	beq.n	8002ec6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e000      	b.n	8002ec8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	371c      	adds	r7, #28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	40007000 	.word	0x40007000
 8002edc:	40023c00 	.word	0x40023c00

08002ee0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e07b      	b.n	8002fea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d108      	bne.n	8002f0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f02:	d009      	beq.n	8002f18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	61da      	str	r2, [r3, #28]
 8002f0a:	e005      	b.n	8002f18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fd fff8 	bl	8000f28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9c:	ea42 0103 	orr.w	r1, r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	0c1b      	lsrs	r3, r3, #16
 8002fb6:	f003 0104 	and.w	r1, r3, #4
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbe:	f003 0210 	and.w	r2, r3, #16
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69da      	ldr	r2, [r3, #28]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b088      	sub	sp, #32
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	603b      	str	r3, [r7, #0]
 8002ffe:	4613      	mov	r3, r2
 8003000:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_SPI_Transmit+0x22>
 8003010:	2302      	movs	r3, #2
 8003012:	e12d      	b.n	8003270 <HAL_SPI_Transmit+0x27e>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800301c:	f7fe f99a 	bl	8001354 <HAL_GetTick>
 8003020:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b01      	cmp	r3, #1
 8003030:	d002      	beq.n	8003038 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003032:	2302      	movs	r3, #2
 8003034:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003036:	e116      	b.n	8003266 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d002      	beq.n	8003044 <HAL_SPI_Transmit+0x52>
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d102      	bne.n	800304a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003048:	e10d      	b.n	8003266 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2203      	movs	r2, #3
 800304e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	88fa      	ldrh	r2, [r7, #6]
 8003062:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	88fa      	ldrh	r2, [r7, #6]
 8003068:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003090:	d10f      	bne.n	80030b2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030bc:	2b40      	cmp	r3, #64	; 0x40
 80030be:	d007      	beq.n	80030d0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030d8:	d14f      	bne.n	800317a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <HAL_SPI_Transmit+0xf6>
 80030e2:	8afb      	ldrh	r3, [r7, #22]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d142      	bne.n	800316e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ec:	881a      	ldrh	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f8:	1c9a      	adds	r2, r3, #2
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800310c:	e02f      	b.n	800316e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b02      	cmp	r3, #2
 800311a:	d112      	bne.n	8003142 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003120:	881a      	ldrh	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312c:	1c9a      	adds	r2, r3, #2
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003140:	e015      	b.n	800316e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003142:	f7fe f907 	bl	8001354 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d803      	bhi.n	800315a <HAL_SPI_Transmit+0x168>
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003158:	d102      	bne.n	8003160 <HAL_SPI_Transmit+0x16e>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d106      	bne.n	800316e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800316c:	e07b      	b.n	8003266 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003172:	b29b      	uxth	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ca      	bne.n	800310e <HAL_SPI_Transmit+0x11c>
 8003178:	e050      	b.n	800321c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d002      	beq.n	8003188 <HAL_SPI_Transmit+0x196>
 8003182:	8afb      	ldrh	r3, [r7, #22]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d144      	bne.n	8003212 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	330c      	adds	r3, #12
 8003192:	7812      	ldrb	r2, [r2, #0]
 8003194:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80031ae:	e030      	b.n	8003212 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d113      	bne.n	80031e6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	330c      	adds	r3, #12
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80031e4:	e015      	b.n	8003212 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031e6:	f7fe f8b5 	bl	8001354 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d803      	bhi.n	80031fe <HAL_SPI_Transmit+0x20c>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fc:	d102      	bne.n	8003204 <HAL_SPI_Transmit+0x212>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d106      	bne.n	8003212 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003210:	e029      	b.n	8003266 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003216:	b29b      	uxth	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1c9      	bne.n	80031b0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	6839      	ldr	r1, [r7, #0]
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f8b1 	bl	8003388 <SPI_EndRxTxTransaction>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d002      	beq.n	8003232 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10a      	bne.n	8003250 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	613b      	str	r3, [r7, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	77fb      	strb	r3, [r7, #31]
 800325c:	e003      	b.n	8003266 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800326e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3720      	adds	r7, #32
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	4613      	mov	r3, r2
 8003286:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003288:	f7fe f864 	bl	8001354 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003290:	1a9b      	subs	r3, r3, r2
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	4413      	add	r3, r2
 8003296:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003298:	f7fe f85c 	bl	8001354 <HAL_GetTick>
 800329c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800329e:	4b39      	ldr	r3, [pc, #228]	; (8003384 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	015b      	lsls	r3, r3, #5
 80032a4:	0d1b      	lsrs	r3, r3, #20
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	fb02 f303 	mul.w	r3, r2, r3
 80032ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032ae:	e054      	b.n	800335a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b6:	d050      	beq.n	800335a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032b8:	f7fe f84c 	bl	8001354 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d902      	bls.n	80032ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d13d      	bne.n	800334a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80032dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032e6:	d111      	bne.n	800330c <SPI_WaitFlagStateUntilTimeout+0x94>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032f0:	d004      	beq.n	80032fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032fa:	d107      	bne.n	800330c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800330a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003314:	d10f      	bne.n	8003336 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003334:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e017      	b.n	800337a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	3b01      	subs	r3, #1
 8003358:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4013      	ands	r3, r2
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	429a      	cmp	r2, r3
 8003368:	bf0c      	ite	eq
 800336a:	2301      	moveq	r3, #1
 800336c:	2300      	movne	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	79fb      	ldrb	r3, [r7, #7]
 8003374:	429a      	cmp	r2, r3
 8003376:	d19b      	bne.n	80032b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3720      	adds	r7, #32
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000008 	.word	0x20000008

08003388 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af02      	add	r7, sp, #8
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003394:	4b1b      	ldr	r3, [pc, #108]	; (8003404 <SPI_EndRxTxTransaction+0x7c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a1b      	ldr	r2, [pc, #108]	; (8003408 <SPI_EndRxTxTransaction+0x80>)
 800339a:	fba2 2303 	umull	r2, r3, r2, r3
 800339e:	0d5b      	lsrs	r3, r3, #21
 80033a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033a4:	fb02 f303 	mul.w	r3, r2, r3
 80033a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033b2:	d112      	bne.n	80033da <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2200      	movs	r2, #0
 80033bc:	2180      	movs	r1, #128	; 0x80
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f7ff ff5a 	bl	8003278 <SPI_WaitFlagStateUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d016      	beq.n	80033f8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ce:	f043 0220 	orr.w	r2, r3, #32
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e00f      	b.n	80033fa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f0:	2b80      	cmp	r3, #128	; 0x80
 80033f2:	d0f2      	beq.n	80033da <SPI_EndRxTxTransaction+0x52>
 80033f4:	e000      	b.n	80033f8 <SPI_EndRxTxTransaction+0x70>
        break;
 80033f6:	bf00      	nop
  }

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000008 	.word	0x20000008
 8003408:	165e9f81 	.word	0x165e9f81

0800340c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e031      	b.n	8003482 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fd fdbc 	bl	8000fb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	4619      	mov	r1, r3
 800344a:	4610      	mov	r0, r2
 800344c:	f000 faf8 	bl	8003a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e031      	b.n	8003500 <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d106      	bne.n	80034b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 f829 	bl	8003508 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2202      	movs	r2, #2
 80034ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3304      	adds	r3, #4
 80034c6:	4619      	mov	r1, r3
 80034c8:	4610      	mov	r0, r2
 80034ca:	f000 fab9 	bl	8003a40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b082      	sub	sp, #8
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b02      	cmp	r3, #2
 800352e:	d122      	bne.n	8003576 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b02      	cmp	r3, #2
 800353c:	d11b      	bne.n	8003576 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f06f 0202 	mvn.w	r2, #2
 8003546:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 fa54 	bl	8003a0a <HAL_TIM_IC_CaptureCallback>
 8003562:	e005      	b.n	8003570 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 fa47 	bl	80039f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 fa56 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b04      	cmp	r3, #4
 8003582:	d122      	bne.n	80035ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	2b04      	cmp	r3, #4
 8003590:	d11b      	bne.n	80035ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f06f 0204 	mvn.w	r2, #4
 800359a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2202      	movs	r2, #2
 80035a0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fa2a 	bl	8003a0a <HAL_TIM_IC_CaptureCallback>
 80035b6:	e005      	b.n	80035c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 fa1d 	bl	80039f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fa2c 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d122      	bne.n	800361e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d11b      	bne.n	800361e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f06f 0208 	mvn.w	r2, #8
 80035ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2204      	movs	r2, #4
 80035f4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d003      	beq.n	800360c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f000 fa00 	bl	8003a0a <HAL_TIM_IC_CaptureCallback>
 800360a:	e005      	b.n	8003618 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f9f3 	bl	80039f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fa02 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	f003 0310 	and.w	r3, r3, #16
 8003628:	2b10      	cmp	r3, #16
 800362a:	d122      	bne.n	8003672 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	f003 0310 	and.w	r3, r3, #16
 8003636:	2b10      	cmp	r3, #16
 8003638:	d11b      	bne.n	8003672 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f06f 0210 	mvn.w	r2, #16
 8003642:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2208      	movs	r2, #8
 8003648:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	69db      	ldr	r3, [r3, #28]
 8003650:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f9d6 	bl	8003a0a <HAL_TIM_IC_CaptureCallback>
 800365e:	e005      	b.n	800366c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f9c9 	bl	80039f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f9d8 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d10e      	bne.n	800369e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b01      	cmp	r3, #1
 800368c:	d107      	bne.n	800369e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f06f 0201 	mvn.w	r2, #1
 8003696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f9a4 	bl	80039e6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a8:	2b40      	cmp	r3, #64	; 0x40
 80036aa:	d10e      	bne.n	80036ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b6:	2b40      	cmp	r3, #64	; 0x40
 80036b8:	d107      	bne.n	80036ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 f9b2 	bl	8003a2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e0ae      	b.n	8003850 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b0c      	cmp	r3, #12
 80036fe:	f200 809f 	bhi.w	8003840 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003702:	a201      	add	r2, pc, #4	; (adr r2, 8003708 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003708:	0800373d 	.word	0x0800373d
 800370c:	08003841 	.word	0x08003841
 8003710:	08003841 	.word	0x08003841
 8003714:	08003841 	.word	0x08003841
 8003718:	0800377d 	.word	0x0800377d
 800371c:	08003841 	.word	0x08003841
 8003720:	08003841 	.word	0x08003841
 8003724:	08003841 	.word	0x08003841
 8003728:	080037bf 	.word	0x080037bf
 800372c:	08003841 	.word	0x08003841
 8003730:	08003841 	.word	0x08003841
 8003734:	08003841 	.word	0x08003841
 8003738:	080037ff 	.word	0x080037ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68b9      	ldr	r1, [r7, #8]
 8003742:	4618      	mov	r0, r3
 8003744:	f000 f9ec 	bl	8003b20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	699a      	ldr	r2, [r3, #24]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f042 0208 	orr.w	r2, r2, #8
 8003756:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699a      	ldr	r2, [r3, #24]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0204 	bic.w	r2, r2, #4
 8003766:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6999      	ldr	r1, [r3, #24]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	619a      	str	r2, [r3, #24]
      break;
 800377a:	e064      	b.n	8003846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fa08 	bl	8003b98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699a      	ldr	r2, [r3, #24]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003796:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	699a      	ldr	r2, [r3, #24]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6999      	ldr	r1, [r3, #24]
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	021a      	lsls	r2, r3, #8
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	619a      	str	r2, [r3, #24]
      break;
 80037bc:	e043      	b.n	8003846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68b9      	ldr	r1, [r7, #8]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f000 fa25 	bl	8003c14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	69da      	ldr	r2, [r3, #28]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f042 0208 	orr.w	r2, r2, #8
 80037d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	69da      	ldr	r2, [r3, #28]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0204 	bic.w	r2, r2, #4
 80037e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	69d9      	ldr	r1, [r3, #28]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	61da      	str	r2, [r3, #28]
      break;
 80037fc:	e023      	b.n	8003846 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	4618      	mov	r0, r3
 8003806:	f000 fa42 	bl	8003c8e <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	69da      	ldr	r2, [r3, #28]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003818:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	69da      	ldr	r2, [r3, #28]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	69d9      	ldr	r1, [r3, #28]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	021a      	lsls	r2, r3, #8
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	61da      	str	r2, [r3, #28]
      break;
 800383e:	e002      	b.n	8003846 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	75fb      	strb	r3, [r7, #23]
      break;
 8003844:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800384e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003862:	2300      	movs	r3, #0
 8003864:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_TIM_ConfigClockSource+0x1c>
 8003870:	2302      	movs	r3, #2
 8003872:	e0b4      	b.n	80039de <HAL_TIM_ConfigClockSource+0x186>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800389a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038ac:	d03e      	beq.n	800392c <HAL_TIM_ConfigClockSource+0xd4>
 80038ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038b2:	f200 8087 	bhi.w	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ba:	f000 8086 	beq.w	80039ca <HAL_TIM_ConfigClockSource+0x172>
 80038be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038c2:	d87f      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038c4:	2b70      	cmp	r3, #112	; 0x70
 80038c6:	d01a      	beq.n	80038fe <HAL_TIM_ConfigClockSource+0xa6>
 80038c8:	2b70      	cmp	r3, #112	; 0x70
 80038ca:	d87b      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038cc:	2b60      	cmp	r3, #96	; 0x60
 80038ce:	d050      	beq.n	8003972 <HAL_TIM_ConfigClockSource+0x11a>
 80038d0:	2b60      	cmp	r3, #96	; 0x60
 80038d2:	d877      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038d4:	2b50      	cmp	r3, #80	; 0x50
 80038d6:	d03c      	beq.n	8003952 <HAL_TIM_ConfigClockSource+0xfa>
 80038d8:	2b50      	cmp	r3, #80	; 0x50
 80038da:	d873      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038dc:	2b40      	cmp	r3, #64	; 0x40
 80038de:	d058      	beq.n	8003992 <HAL_TIM_ConfigClockSource+0x13a>
 80038e0:	2b40      	cmp	r3, #64	; 0x40
 80038e2:	d86f      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038e4:	2b30      	cmp	r3, #48	; 0x30
 80038e6:	d064      	beq.n	80039b2 <HAL_TIM_ConfigClockSource+0x15a>
 80038e8:	2b30      	cmp	r3, #48	; 0x30
 80038ea:	d86b      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d060      	beq.n	80039b2 <HAL_TIM_ConfigClockSource+0x15a>
 80038f0:	2b20      	cmp	r3, #32
 80038f2:	d867      	bhi.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d05c      	beq.n	80039b2 <HAL_TIM_ConfigClockSource+0x15a>
 80038f8:	2b10      	cmp	r3, #16
 80038fa:	d05a      	beq.n	80039b2 <HAL_TIM_ConfigClockSource+0x15a>
 80038fc:	e062      	b.n	80039c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800390e:	f000 fa73 	bl	8003df8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003920:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	609a      	str	r2, [r3, #8]
      break;
 800392a:	e04f      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800393c:	f000 fa5c 	bl	8003df8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800394e:	609a      	str	r2, [r3, #8]
      break;
 8003950:	e03c      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800395e:	461a      	mov	r2, r3
 8003960:	f000 f9d3 	bl	8003d0a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2150      	movs	r1, #80	; 0x50
 800396a:	4618      	mov	r0, r3
 800396c:	f000 fa2a 	bl	8003dc4 <TIM_ITRx_SetConfig>
      break;
 8003970:	e02c      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800397e:	461a      	mov	r2, r3
 8003980:	f000 f9f1 	bl	8003d66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2160      	movs	r1, #96	; 0x60
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fa1a 	bl	8003dc4 <TIM_ITRx_SetConfig>
      break;
 8003990:	e01c      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800399e:	461a      	mov	r2, r3
 80039a0:	f000 f9b3 	bl	8003d0a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2140      	movs	r1, #64	; 0x40
 80039aa:	4618      	mov	r0, r3
 80039ac:	f000 fa0a 	bl	8003dc4 <TIM_ITRx_SetConfig>
      break;
 80039b0:	e00c      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4619      	mov	r1, r3
 80039bc:	4610      	mov	r0, r2
 80039be:	f000 fa01 	bl	8003dc4 <TIM_ITRx_SetConfig>
      break;
 80039c2:	e003      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
      break;
 80039c8:	e000      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bc80      	pop	{r7}
 80039f6:	4770      	bx	lr

080039f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr

08003a0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr

08003a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bc80      	pop	{r7}
 8003a2c:	4770      	bx	lr

08003a2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr

08003a40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a56:	d00f      	beq.n	8003a78 <TIM_Base_SetConfig+0x38>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a2b      	ldr	r2, [pc, #172]	; (8003b08 <TIM_Base_SetConfig+0xc8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d00b      	beq.n	8003a78 <TIM_Base_SetConfig+0x38>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a2a      	ldr	r2, [pc, #168]	; (8003b0c <TIM_Base_SetConfig+0xcc>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d007      	beq.n	8003a78 <TIM_Base_SetConfig+0x38>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a29      	ldr	r2, [pc, #164]	; (8003b10 <TIM_Base_SetConfig+0xd0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d003      	beq.n	8003a78 <TIM_Base_SetConfig+0x38>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a28      	ldr	r2, [pc, #160]	; (8003b14 <TIM_Base_SetConfig+0xd4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d108      	bne.n	8003a8a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a90:	d017      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a1c      	ldr	r2, [pc, #112]	; (8003b08 <TIM_Base_SetConfig+0xc8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a1b      	ldr	r2, [pc, #108]	; (8003b0c <TIM_Base_SetConfig+0xcc>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d00f      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a1a      	ldr	r2, [pc, #104]	; (8003b10 <TIM_Base_SetConfig+0xd0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a19      	ldr	r2, [pc, #100]	; (8003b14 <TIM_Base_SetConfig+0xd4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d007      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a18      	ldr	r2, [pc, #96]	; (8003b18 <TIM_Base_SetConfig+0xd8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d003      	beq.n	8003ac2 <TIM_Base_SetConfig+0x82>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a17      	ldr	r2, [pc, #92]	; (8003b1c <TIM_Base_SetConfig+0xdc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d108      	bne.n	8003ad4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ac8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	615a      	str	r2, [r3, #20]
}
 8003afe:	bf00      	nop
 8003b00:	3714      	adds	r7, #20
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr
 8003b08:	40000400 	.word	0x40000400
 8003b0c:	40000800 	.word	0x40000800
 8003b10:	40000c00 	.word	0x40000c00
 8003b14:	40010800 	.word	0x40010800
 8003b18:	40010c00 	.word	0x40010c00
 8003b1c:	40011000 	.word	0x40011000

08003b20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	f023 0201 	bic.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f023 0303 	bic.w	r3, r3, #3
 8003b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f023 0302 	bic.w	r3, r3, #2
 8003b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	621a      	str	r2, [r3, #32]
}
 8003b8e:	bf00      	nop
 8003b90:	371c      	adds	r7, #28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	f023 0210 	bic.w	r2, r3, #16
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	021b      	lsls	r3, r3, #8
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f023 0320 	bic.w	r3, r3, #32
 8003be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	621a      	str	r2, [r3, #32]
}
 8003c0a:	bf00      	nop
 8003c0c:	371c      	adds	r7, #28
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr

08003c14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f023 0303 	bic.w	r3, r3, #3
 8003c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68fa      	ldr	r2, [r7, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685a      	ldr	r2, [r3, #4]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	621a      	str	r2, [r3, #32]
}
 8003c84:	bf00      	nop
 8003c86:	371c      	adds	r7, #28
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr

08003c8e <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b087      	sub	sp, #28
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
 8003c96:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cbc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	021b      	lsls	r3, r3, #8
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	031b      	lsls	r3, r3, #12
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	621a      	str	r2, [r3, #32]
}
 8003d00:	bf00      	nop
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr

08003d0a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b087      	sub	sp, #28
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	60f8      	str	r0, [r7, #12]
 8003d12:	60b9      	str	r1, [r7, #8]
 8003d14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	f023 0201 	bic.w	r2, r3, #1
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f023 030a 	bic.w	r3, r3, #10
 8003d46:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	621a      	str	r2, [r3, #32]
}
 8003d5c:	bf00      	nop
 8003d5e:	371c      	adds	r7, #28
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr

08003d66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b087      	sub	sp, #28
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	60f8      	str	r0, [r7, #12]
 8003d6e:	60b9      	str	r1, [r7, #8]
 8003d70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	f023 0210 	bic.w	r2, r3, #16
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	031b      	lsls	r3, r3, #12
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003da2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	011b      	lsls	r3, r3, #4
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	621a      	str	r2, [r3, #32]
}
 8003dba:	bf00      	nop
 8003dbc:	371c      	adds	r7, #28
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr

08003dc4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dda:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f043 0307 	orr.w	r3, r3, #7
 8003de6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	609a      	str	r2, [r3, #8]
}
 8003dee:	bf00      	nop
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr

08003df8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
 8003e04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	021a      	lsls	r2, r3, #8
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	609a      	str	r2, [r3, #8]
}
 8003e2c:	bf00      	nop
 8003e2e:	371c      	adds	r7, #28
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr
	...

08003e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d101      	bne.n	8003e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	e046      	b.n	8003ede <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e92:	d00e      	beq.n	8003eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a13      	ldr	r2, [pc, #76]	; (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d009      	beq.n	8003eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a12      	ldr	r2, [pc, #72]	; (8003eec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d004      	beq.n	8003eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a10      	ldr	r2, [pc, #64]	; (8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d10c      	bne.n	8003ecc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3714      	adds	r7, #20
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bc80      	pop	{r7}
 8003ee6:	4770      	bx	lr
 8003ee8:	40000400 	.word	0x40000400
 8003eec:	40000800 	.word	0x40000800
 8003ef0:	40010800 	.word	0x40010800

08003ef4 <SPI_CS_High>:
#define LOAD_0()      SPI_CS_High()
#define LOAD_1()      SPI_CS_Low()


 void SPI_CS_High()
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003efe:	4802      	ldr	r0, [pc, #8]	; (8003f08 <SPI_CS_High+0x14>)
 8003f00:	f7fe fa3b 	bl	800237a <HAL_GPIO_WritePin>
}
 8003f04:	bf00      	nop
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40020000 	.word	0x40020000

08003f0c <SPI_CS_Low>:

 void SPI_CS_Low()
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8003f10:	2200      	movs	r2, #0
 8003f12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f16:	4802      	ldr	r0, [pc, #8]	; (8003f20 <SPI_CS_Low+0x14>)
 8003f18:	f7fe fa2f 	bl	800237a <HAL_GPIO_WritePin>
}
 8003f1c:	bf00      	nop
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40020000 	.word	0x40020000

08003f24 <MAX7219_Init>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Init (void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  //DATA_DDR |= DATA_BIT;                               // configure "DATA" as output
  //CLK_DDR  |= CLK_BIT;                                // configure "CLK"  as output
  //LOAD_DDR |= LOAD_BIT;                               // configure "LOAD" as output

  MAX7219_Write(REG_SCAN_LIMIT, 7);                   // set up to scan all eight digits
 8003f28:	2107      	movs	r1, #7
 8003f2a:	200b      	movs	r0, #11
 8003f2c:	f000 f896 	bl	800405c <MAX7219_Write>
  MAX7219_Write(REG_DECODE, 0x00);                    // set to "no decode" for all digits
 8003f30:	2100      	movs	r1, #0
 8003f32:	2009      	movs	r0, #9
 8003f34:	f000 f892 	bl	800405c <MAX7219_Write>
  MAX7219_ShutdownStop();                             // select normal operation (i.e. not shutdown)
 8003f38:	f000 f809 	bl	8003f4e <MAX7219_ShutdownStop>
  MAX7219_DisplayTestStop();                          // select normal operation (i.e. not test mode)
 8003f3c:	f000 f80f 	bl	8003f5e <MAX7219_DisplayTestStop>
  MAX7219_Clear();                                    // clear all digits
 8003f40:	f000 f827 	bl	8003f92 <MAX7219_Clear>
  MAX7219_SetBrightness(INTENSITY_MAX);               // set to maximum intensity
 8003f44:	200f      	movs	r0, #15
 8003f46:	f000 f812 	bl	8003f6e <MAX7219_SetBrightness>
}
 8003f4a:	bf00      	nop
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <MAX7219_ShutdownStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_ShutdownStop (void)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_SHUTDOWN, 1);                     // put MAX7219 into "normal" mode
 8003f52:	2101      	movs	r1, #1
 8003f54:	200c      	movs	r0, #12
 8003f56:	f000 f881 	bl	800405c <MAX7219_Write>
}
 8003f5a:	bf00      	nop
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <MAX7219_DisplayTestStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayTestStop (void)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_DISPLAY_TEST, 0);                 // put MAX7219 into "normal" mode
 8003f62:	2100      	movs	r1, #0
 8003f64:	200f      	movs	r0, #15
 8003f66:	f000 f879 	bl	800405c <MAX7219_Write>
}
 8003f6a:	bf00      	nop
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <MAX7219_SetBrightness>:
* Arguments  : brightness (0-15)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_SetBrightness (char brightness)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b082      	sub	sp, #8
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	4603      	mov	r3, r0
 8003f76:	71fb      	strb	r3, [r7, #7]
  brightness &= 0x0f;                                 // mask off extra bits
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	f003 030f 	and.w	r3, r3, #15
 8003f7e:	71fb      	strb	r3, [r7, #7]
  MAX7219_Write(REG_INTENSITY, brightness);           // set brightness
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	4619      	mov	r1, r3
 8003f84:	200a      	movs	r0, #10
 8003f86:	f000 f869 	bl	800405c <MAX7219_Write>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <MAX7219_Clear>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Clear (void)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
  char i;
  for (i=0; i < 8; i++)
 8003f98:	2300      	movs	r3, #0
 8003f9a:	71fb      	strb	r3, [r7, #7]
 8003f9c:	e007      	b.n	8003fae <MAX7219_Clear+0x1c>
    MAX7219_Write(i, 0x00);                           // turn all segments off
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f85a 	bl	800405c <MAX7219_Write>
  for (i=0; i < 8; i++)
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	3301      	adds	r3, #1
 8003fac:	71fb      	strb	r3, [r7, #7]
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	2b07      	cmp	r3, #7
 8003fb2:	d9f4      	bls.n	8003f9e <MAX7219_Clear+0xc>
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <MAX7219_DisplayChar>:
* Arguments  : digit = digit number (0-7)
*              character = character to display (0-9, A-Z)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayChar (char digit, char character, char dp) {
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b082      	sub	sp, #8
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	71fb      	strb	r3, [r7, #7]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	71bb      	strb	r3, [r7, #6]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	717b      	strb	r3, [r7, #5]
    if (dp) {
 8003fd0:	797b      	ldrb	r3, [r7, #5]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00d      	beq.n	8003ff2 <MAX7219_DisplayChar+0x34>
        MAX7219_Write(digit, MAX7219_LookupCode(character) | 0x80); // Active le bit 7 pour le point décimal
 8003fd6:	79bb      	ldrb	r3, [r7, #6]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 f819 	bl	8004010 <MAX7219_LookupCode>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	79fb      	ldrb	r3, [r7, #7]
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 f836 	bl	800405c <MAX7219_Write>
    } else {
        MAX7219_Write(digit, MAX7219_LookupCode(character)); // Pas de point décimal
    }
}
 8003ff0:	e00a      	b.n	8004008 <MAX7219_DisplayChar+0x4a>
        MAX7219_Write(digit, MAX7219_LookupCode(character)); // Pas de point décimal
 8003ff2:	79bb      	ldrb	r3, [r7, #6]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 f80b 	bl	8004010 <MAX7219_LookupCode>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	79fb      	ldrb	r3, [r7, #7]
 8004000:	4611      	mov	r1, r2
 8004002:	4618      	mov	r0, r3
 8004004:	f000 f82a 	bl	800405c <MAX7219_Write>
}
 8004008:	bf00      	nop
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <MAX7219_LookupCode>:
* Arguments  : character to display
* Returns    : segment code
*********************************************************************************************************
*/
static unsigned char MAX7219_LookupCode (char character)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	4603      	mov	r3, r0
 8004018:	71fb      	strb	r3, [r7, #7]
  char i;
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 800401a:	2300      	movs	r3, #0
 800401c:	73fb      	strb	r3, [r7, #15]
 800401e:	e00f      	b.n	8004040 <MAX7219_LookupCode+0x30>
    if (character == MAX7219_Font[i].ascii)
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	4a0d      	ldr	r2, [pc, #52]	; (8004058 <MAX7219_LookupCode+0x48>)
 8004024:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8004028:	79fa      	ldrb	r2, [r7, #7]
 800402a:	429a      	cmp	r2, r3
 800402c:	d105      	bne.n	800403a <MAX7219_LookupCode+0x2a>
      return MAX7219_Font[i].segs;                    // return segments code
 800402e:	7bfb      	ldrb	r3, [r7, #15]
 8004030:	4a09      	ldr	r2, [pc, #36]	; (8004058 <MAX7219_LookupCode+0x48>)
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	4413      	add	r3, r2
 8004036:	785b      	ldrb	r3, [r3, #1]
 8004038:	e009      	b.n	800404e <MAX7219_LookupCode+0x3e>
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 800403a:	7bfb      	ldrb	r3, [r7, #15]
 800403c:	3301      	adds	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]
 8004040:	7bfb      	ldrb	r3, [r7, #15]
 8004042:	4a05      	ldr	r2, [pc, #20]	; (8004058 <MAX7219_LookupCode+0x48>)
 8004044:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1e9      	bne.n	8004020 <MAX7219_LookupCode+0x10>
  return 0;                                           // code not found, return null (blank)
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr
 8004058:	0800508c 	.word	0x0800508c

0800405c <MAX7219_Write>:
*              dataout = data to write to MAX7219
* Returns    : none
*********************************************************************************************************
*/
static void MAX7219_Write (unsigned char reg_number, unsigned char dataout)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	460a      	mov	r2, r1
 8004066:	71fb      	strb	r3, [r7, #7]
 8004068:	4613      	mov	r3, r2
 800406a:	71bb      	strb	r3, [r7, #6]
  LOAD_1();                                           // take LOAD high to begin
 800406c:	f7ff ff4e 	bl	8003f0c <SPI_CS_Low>
  MAX7219_SendByte(reg_number);                       // write register number to MAX7219
 8004070:	79fb      	ldrb	r3, [r7, #7]
 8004072:	4618      	mov	r0, r3
 8004074:	f000 f80c 	bl	8004090 <MAX7219_SendByte>
  MAX7219_SendByte(dataout);                          // write data to MAX7219
 8004078:	79bb      	ldrb	r3, [r7, #6]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 f808 	bl	8004090 <MAX7219_SendByte>
  LOAD_0();                                           // take LOAD low to latch in data
 8004080:	f7ff ff38 	bl	8003ef4 <SPI_CS_High>
  LOAD_1();                                           // take LOAD high to end
 8004084:	f7ff ff42 	bl	8003f0c <SPI_CS_Low>
}
 8004088:	bf00      	nop
 800408a:	3708      	adds	r7, #8
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <MAX7219_SendByte>:
      DATA_0();                                       //  "0"
    CLK_1();                                          // bring CLK high
	}
}*/
static void MAX7219_SendByte (unsigned char dataout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	4603      	mov	r3, r0
 8004098:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &dataout, 1, 1000);
 800409a:	1df9      	adds	r1, r7, #7
 800409c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040a0:	2201      	movs	r2, #1
 80040a2:	4803      	ldr	r0, [pc, #12]	; (80040b0 <MAX7219_SendByte+0x20>)
 80040a4:	f7fe ffa5 	bl	8002ff2 <HAL_SPI_Transmit>
}
 80040a8:	bf00      	nop
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	200000e0 	.word	0x200000e0

080040b4 <std>:
 80040b4:	2300      	movs	r3, #0
 80040b6:	b510      	push	{r4, lr}
 80040b8:	4604      	mov	r4, r0
 80040ba:	e9c0 3300 	strd	r3, r3, [r0]
 80040be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040c2:	6083      	str	r3, [r0, #8]
 80040c4:	8181      	strh	r1, [r0, #12]
 80040c6:	6643      	str	r3, [r0, #100]	; 0x64
 80040c8:	81c2      	strh	r2, [r0, #14]
 80040ca:	6183      	str	r3, [r0, #24]
 80040cc:	4619      	mov	r1, r3
 80040ce:	2208      	movs	r2, #8
 80040d0:	305c      	adds	r0, #92	; 0x5c
 80040d2:	f000 f9f7 	bl	80044c4 <memset>
 80040d6:	4b0d      	ldr	r3, [pc, #52]	; (800410c <std+0x58>)
 80040d8:	6224      	str	r4, [r4, #32]
 80040da:	6263      	str	r3, [r4, #36]	; 0x24
 80040dc:	4b0c      	ldr	r3, [pc, #48]	; (8004110 <std+0x5c>)
 80040de:	62a3      	str	r3, [r4, #40]	; 0x28
 80040e0:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <std+0x60>)
 80040e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040e4:	4b0c      	ldr	r3, [pc, #48]	; (8004118 <std+0x64>)
 80040e6:	6323      	str	r3, [r4, #48]	; 0x30
 80040e8:	4b0c      	ldr	r3, [pc, #48]	; (800411c <std+0x68>)
 80040ea:	429c      	cmp	r4, r3
 80040ec:	d006      	beq.n	80040fc <std+0x48>
 80040ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80040f2:	4294      	cmp	r4, r2
 80040f4:	d002      	beq.n	80040fc <std+0x48>
 80040f6:	33d0      	adds	r3, #208	; 0xd0
 80040f8:	429c      	cmp	r4, r3
 80040fa:	d105      	bne.n	8004108 <std+0x54>
 80040fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004104:	f000 ba56 	b.w	80045b4 <__retarget_lock_init_recursive>
 8004108:	bd10      	pop	{r4, pc}
 800410a:	bf00      	nop
 800410c:	08004315 	.word	0x08004315
 8004110:	08004337 	.word	0x08004337
 8004114:	0800436f 	.word	0x0800436f
 8004118:	08004393 	.word	0x08004393
 800411c:	200001a0 	.word	0x200001a0

08004120 <stdio_exit_handler>:
 8004120:	4a02      	ldr	r2, [pc, #8]	; (800412c <stdio_exit_handler+0xc>)
 8004122:	4903      	ldr	r1, [pc, #12]	; (8004130 <stdio_exit_handler+0x10>)
 8004124:	4803      	ldr	r0, [pc, #12]	; (8004134 <stdio_exit_handler+0x14>)
 8004126:	f000 b869 	b.w	80041fc <_fwalk_sglue>
 800412a:	bf00      	nop
 800412c:	20000014 	.word	0x20000014
 8004130:	08004e55 	.word	0x08004e55
 8004134:	20000020 	.word	0x20000020

08004138 <cleanup_stdio>:
 8004138:	6841      	ldr	r1, [r0, #4]
 800413a:	4b0c      	ldr	r3, [pc, #48]	; (800416c <cleanup_stdio+0x34>)
 800413c:	b510      	push	{r4, lr}
 800413e:	4299      	cmp	r1, r3
 8004140:	4604      	mov	r4, r0
 8004142:	d001      	beq.n	8004148 <cleanup_stdio+0x10>
 8004144:	f000 fe86 	bl	8004e54 <_fflush_r>
 8004148:	68a1      	ldr	r1, [r4, #8]
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <cleanup_stdio+0x38>)
 800414c:	4299      	cmp	r1, r3
 800414e:	d002      	beq.n	8004156 <cleanup_stdio+0x1e>
 8004150:	4620      	mov	r0, r4
 8004152:	f000 fe7f 	bl	8004e54 <_fflush_r>
 8004156:	68e1      	ldr	r1, [r4, #12]
 8004158:	4b06      	ldr	r3, [pc, #24]	; (8004174 <cleanup_stdio+0x3c>)
 800415a:	4299      	cmp	r1, r3
 800415c:	d004      	beq.n	8004168 <cleanup_stdio+0x30>
 800415e:	4620      	mov	r0, r4
 8004160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004164:	f000 be76 	b.w	8004e54 <_fflush_r>
 8004168:	bd10      	pop	{r4, pc}
 800416a:	bf00      	nop
 800416c:	200001a0 	.word	0x200001a0
 8004170:	20000208 	.word	0x20000208
 8004174:	20000270 	.word	0x20000270

08004178 <global_stdio_init.part.0>:
 8004178:	b510      	push	{r4, lr}
 800417a:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <global_stdio_init.part.0+0x30>)
 800417c:	4c0b      	ldr	r4, [pc, #44]	; (80041ac <global_stdio_init.part.0+0x34>)
 800417e:	4a0c      	ldr	r2, [pc, #48]	; (80041b0 <global_stdio_init.part.0+0x38>)
 8004180:	4620      	mov	r0, r4
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	2104      	movs	r1, #4
 8004186:	2200      	movs	r2, #0
 8004188:	f7ff ff94 	bl	80040b4 <std>
 800418c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004190:	2201      	movs	r2, #1
 8004192:	2109      	movs	r1, #9
 8004194:	f7ff ff8e 	bl	80040b4 <std>
 8004198:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800419c:	2202      	movs	r2, #2
 800419e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041a2:	2112      	movs	r1, #18
 80041a4:	f7ff bf86 	b.w	80040b4 <std>
 80041a8:	200002d8 	.word	0x200002d8
 80041ac:	200001a0 	.word	0x200001a0
 80041b0:	08004121 	.word	0x08004121

080041b4 <__sfp_lock_acquire>:
 80041b4:	4801      	ldr	r0, [pc, #4]	; (80041bc <__sfp_lock_acquire+0x8>)
 80041b6:	f000 b9fe 	b.w	80045b6 <__retarget_lock_acquire_recursive>
 80041ba:	bf00      	nop
 80041bc:	200002e1 	.word	0x200002e1

080041c0 <__sfp_lock_release>:
 80041c0:	4801      	ldr	r0, [pc, #4]	; (80041c8 <__sfp_lock_release+0x8>)
 80041c2:	f000 b9f9 	b.w	80045b8 <__retarget_lock_release_recursive>
 80041c6:	bf00      	nop
 80041c8:	200002e1 	.word	0x200002e1

080041cc <__sinit>:
 80041cc:	b510      	push	{r4, lr}
 80041ce:	4604      	mov	r4, r0
 80041d0:	f7ff fff0 	bl	80041b4 <__sfp_lock_acquire>
 80041d4:	6a23      	ldr	r3, [r4, #32]
 80041d6:	b11b      	cbz	r3, 80041e0 <__sinit+0x14>
 80041d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041dc:	f7ff bff0 	b.w	80041c0 <__sfp_lock_release>
 80041e0:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <__sinit+0x28>)
 80041e2:	6223      	str	r3, [r4, #32]
 80041e4:	4b04      	ldr	r3, [pc, #16]	; (80041f8 <__sinit+0x2c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f5      	bne.n	80041d8 <__sinit+0xc>
 80041ec:	f7ff ffc4 	bl	8004178 <global_stdio_init.part.0>
 80041f0:	e7f2      	b.n	80041d8 <__sinit+0xc>
 80041f2:	bf00      	nop
 80041f4:	08004139 	.word	0x08004139
 80041f8:	200002d8 	.word	0x200002d8

080041fc <_fwalk_sglue>:
 80041fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004200:	4607      	mov	r7, r0
 8004202:	4688      	mov	r8, r1
 8004204:	4614      	mov	r4, r2
 8004206:	2600      	movs	r6, #0
 8004208:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800420c:	f1b9 0901 	subs.w	r9, r9, #1
 8004210:	d505      	bpl.n	800421e <_fwalk_sglue+0x22>
 8004212:	6824      	ldr	r4, [r4, #0]
 8004214:	2c00      	cmp	r4, #0
 8004216:	d1f7      	bne.n	8004208 <_fwalk_sglue+0xc>
 8004218:	4630      	mov	r0, r6
 800421a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800421e:	89ab      	ldrh	r3, [r5, #12]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d907      	bls.n	8004234 <_fwalk_sglue+0x38>
 8004224:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004228:	3301      	adds	r3, #1
 800422a:	d003      	beq.n	8004234 <_fwalk_sglue+0x38>
 800422c:	4629      	mov	r1, r5
 800422e:	4638      	mov	r0, r7
 8004230:	47c0      	blx	r8
 8004232:	4306      	orrs	r6, r0
 8004234:	3568      	adds	r5, #104	; 0x68
 8004236:	e7e9      	b.n	800420c <_fwalk_sglue+0x10>

08004238 <iprintf>:
 8004238:	b40f      	push	{r0, r1, r2, r3}
 800423a:	b507      	push	{r0, r1, r2, lr}
 800423c:	4906      	ldr	r1, [pc, #24]	; (8004258 <iprintf+0x20>)
 800423e:	ab04      	add	r3, sp, #16
 8004240:	6808      	ldr	r0, [r1, #0]
 8004242:	f853 2b04 	ldr.w	r2, [r3], #4
 8004246:	6881      	ldr	r1, [r0, #8]
 8004248:	9301      	str	r3, [sp, #4]
 800424a:	f000 fad3 	bl	80047f4 <_vfiprintf_r>
 800424e:	b003      	add	sp, #12
 8004250:	f85d eb04 	ldr.w	lr, [sp], #4
 8004254:	b004      	add	sp, #16
 8004256:	4770      	bx	lr
 8004258:	2000006c 	.word	0x2000006c

0800425c <_puts_r>:
 800425c:	6a03      	ldr	r3, [r0, #32]
 800425e:	b570      	push	{r4, r5, r6, lr}
 8004260:	4605      	mov	r5, r0
 8004262:	460e      	mov	r6, r1
 8004264:	6884      	ldr	r4, [r0, #8]
 8004266:	b90b      	cbnz	r3, 800426c <_puts_r+0x10>
 8004268:	f7ff ffb0 	bl	80041cc <__sinit>
 800426c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800426e:	07db      	lsls	r3, r3, #31
 8004270:	d405      	bmi.n	800427e <_puts_r+0x22>
 8004272:	89a3      	ldrh	r3, [r4, #12]
 8004274:	0598      	lsls	r0, r3, #22
 8004276:	d402      	bmi.n	800427e <_puts_r+0x22>
 8004278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800427a:	f000 f99c 	bl	80045b6 <__retarget_lock_acquire_recursive>
 800427e:	89a3      	ldrh	r3, [r4, #12]
 8004280:	0719      	lsls	r1, r3, #28
 8004282:	d513      	bpl.n	80042ac <_puts_r+0x50>
 8004284:	6923      	ldr	r3, [r4, #16]
 8004286:	b18b      	cbz	r3, 80042ac <_puts_r+0x50>
 8004288:	3e01      	subs	r6, #1
 800428a:	68a3      	ldr	r3, [r4, #8]
 800428c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004290:	3b01      	subs	r3, #1
 8004292:	60a3      	str	r3, [r4, #8]
 8004294:	b9e9      	cbnz	r1, 80042d2 <_puts_r+0x76>
 8004296:	2b00      	cmp	r3, #0
 8004298:	da2e      	bge.n	80042f8 <_puts_r+0x9c>
 800429a:	4622      	mov	r2, r4
 800429c:	210a      	movs	r1, #10
 800429e:	4628      	mov	r0, r5
 80042a0:	f000 f87b 	bl	800439a <__swbuf_r>
 80042a4:	3001      	adds	r0, #1
 80042a6:	d007      	beq.n	80042b8 <_puts_r+0x5c>
 80042a8:	250a      	movs	r5, #10
 80042aa:	e007      	b.n	80042bc <_puts_r+0x60>
 80042ac:	4621      	mov	r1, r4
 80042ae:	4628      	mov	r0, r5
 80042b0:	f000 f8b0 	bl	8004414 <__swsetup_r>
 80042b4:	2800      	cmp	r0, #0
 80042b6:	d0e7      	beq.n	8004288 <_puts_r+0x2c>
 80042b8:	f04f 35ff 	mov.w	r5, #4294967295
 80042bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042be:	07da      	lsls	r2, r3, #31
 80042c0:	d405      	bmi.n	80042ce <_puts_r+0x72>
 80042c2:	89a3      	ldrh	r3, [r4, #12]
 80042c4:	059b      	lsls	r3, r3, #22
 80042c6:	d402      	bmi.n	80042ce <_puts_r+0x72>
 80042c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042ca:	f000 f975 	bl	80045b8 <__retarget_lock_release_recursive>
 80042ce:	4628      	mov	r0, r5
 80042d0:	bd70      	pop	{r4, r5, r6, pc}
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	da04      	bge.n	80042e0 <_puts_r+0x84>
 80042d6:	69a2      	ldr	r2, [r4, #24]
 80042d8:	429a      	cmp	r2, r3
 80042da:	dc06      	bgt.n	80042ea <_puts_r+0x8e>
 80042dc:	290a      	cmp	r1, #10
 80042de:	d004      	beq.n	80042ea <_puts_r+0x8e>
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	1c5a      	adds	r2, r3, #1
 80042e4:	6022      	str	r2, [r4, #0]
 80042e6:	7019      	strb	r1, [r3, #0]
 80042e8:	e7cf      	b.n	800428a <_puts_r+0x2e>
 80042ea:	4622      	mov	r2, r4
 80042ec:	4628      	mov	r0, r5
 80042ee:	f000 f854 	bl	800439a <__swbuf_r>
 80042f2:	3001      	adds	r0, #1
 80042f4:	d1c9      	bne.n	800428a <_puts_r+0x2e>
 80042f6:	e7df      	b.n	80042b8 <_puts_r+0x5c>
 80042f8:	250a      	movs	r5, #10
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	6022      	str	r2, [r4, #0]
 8004300:	701d      	strb	r5, [r3, #0]
 8004302:	e7db      	b.n	80042bc <_puts_r+0x60>

08004304 <puts>:
 8004304:	4b02      	ldr	r3, [pc, #8]	; (8004310 <puts+0xc>)
 8004306:	4601      	mov	r1, r0
 8004308:	6818      	ldr	r0, [r3, #0]
 800430a:	f7ff bfa7 	b.w	800425c <_puts_r>
 800430e:	bf00      	nop
 8004310:	2000006c 	.word	0x2000006c

08004314 <__sread>:
 8004314:	b510      	push	{r4, lr}
 8004316:	460c      	mov	r4, r1
 8004318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800431c:	f000 f8fc 	bl	8004518 <_read_r>
 8004320:	2800      	cmp	r0, #0
 8004322:	bfab      	itete	ge
 8004324:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004326:	89a3      	ldrhlt	r3, [r4, #12]
 8004328:	181b      	addge	r3, r3, r0
 800432a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800432e:	bfac      	ite	ge
 8004330:	6563      	strge	r3, [r4, #84]	; 0x54
 8004332:	81a3      	strhlt	r3, [r4, #12]
 8004334:	bd10      	pop	{r4, pc}

08004336 <__swrite>:
 8004336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800433a:	461f      	mov	r7, r3
 800433c:	898b      	ldrh	r3, [r1, #12]
 800433e:	4605      	mov	r5, r0
 8004340:	05db      	lsls	r3, r3, #23
 8004342:	460c      	mov	r4, r1
 8004344:	4616      	mov	r6, r2
 8004346:	d505      	bpl.n	8004354 <__swrite+0x1e>
 8004348:	2302      	movs	r3, #2
 800434a:	2200      	movs	r2, #0
 800434c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004350:	f000 f8d0 	bl	80044f4 <_lseek_r>
 8004354:	89a3      	ldrh	r3, [r4, #12]
 8004356:	4632      	mov	r2, r6
 8004358:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800435c:	81a3      	strh	r3, [r4, #12]
 800435e:	4628      	mov	r0, r5
 8004360:	463b      	mov	r3, r7
 8004362:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800436a:	f000 b8e7 	b.w	800453c <_write_r>

0800436e <__sseek>:
 800436e:	b510      	push	{r4, lr}
 8004370:	460c      	mov	r4, r1
 8004372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004376:	f000 f8bd 	bl	80044f4 <_lseek_r>
 800437a:	1c43      	adds	r3, r0, #1
 800437c:	89a3      	ldrh	r3, [r4, #12]
 800437e:	bf15      	itete	ne
 8004380:	6560      	strne	r0, [r4, #84]	; 0x54
 8004382:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004386:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800438a:	81a3      	strheq	r3, [r4, #12]
 800438c:	bf18      	it	ne
 800438e:	81a3      	strhne	r3, [r4, #12]
 8004390:	bd10      	pop	{r4, pc}

08004392 <__sclose>:
 8004392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004396:	f000 b89d 	b.w	80044d4 <_close_r>

0800439a <__swbuf_r>:
 800439a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800439c:	460e      	mov	r6, r1
 800439e:	4614      	mov	r4, r2
 80043a0:	4605      	mov	r5, r0
 80043a2:	b118      	cbz	r0, 80043ac <__swbuf_r+0x12>
 80043a4:	6a03      	ldr	r3, [r0, #32]
 80043a6:	b90b      	cbnz	r3, 80043ac <__swbuf_r+0x12>
 80043a8:	f7ff ff10 	bl	80041cc <__sinit>
 80043ac:	69a3      	ldr	r3, [r4, #24]
 80043ae:	60a3      	str	r3, [r4, #8]
 80043b0:	89a3      	ldrh	r3, [r4, #12]
 80043b2:	071a      	lsls	r2, r3, #28
 80043b4:	d525      	bpl.n	8004402 <__swbuf_r+0x68>
 80043b6:	6923      	ldr	r3, [r4, #16]
 80043b8:	b31b      	cbz	r3, 8004402 <__swbuf_r+0x68>
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	6922      	ldr	r2, [r4, #16]
 80043be:	b2f6      	uxtb	r6, r6
 80043c0:	1a98      	subs	r0, r3, r2
 80043c2:	6963      	ldr	r3, [r4, #20]
 80043c4:	4637      	mov	r7, r6
 80043c6:	4283      	cmp	r3, r0
 80043c8:	dc04      	bgt.n	80043d4 <__swbuf_r+0x3a>
 80043ca:	4621      	mov	r1, r4
 80043cc:	4628      	mov	r0, r5
 80043ce:	f000 fd41 	bl	8004e54 <_fflush_r>
 80043d2:	b9e0      	cbnz	r0, 800440e <__swbuf_r+0x74>
 80043d4:	68a3      	ldr	r3, [r4, #8]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	60a3      	str	r3, [r4, #8]
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	6022      	str	r2, [r4, #0]
 80043e0:	701e      	strb	r6, [r3, #0]
 80043e2:	6962      	ldr	r2, [r4, #20]
 80043e4:	1c43      	adds	r3, r0, #1
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d004      	beq.n	80043f4 <__swbuf_r+0x5a>
 80043ea:	89a3      	ldrh	r3, [r4, #12]
 80043ec:	07db      	lsls	r3, r3, #31
 80043ee:	d506      	bpl.n	80043fe <__swbuf_r+0x64>
 80043f0:	2e0a      	cmp	r6, #10
 80043f2:	d104      	bne.n	80043fe <__swbuf_r+0x64>
 80043f4:	4621      	mov	r1, r4
 80043f6:	4628      	mov	r0, r5
 80043f8:	f000 fd2c 	bl	8004e54 <_fflush_r>
 80043fc:	b938      	cbnz	r0, 800440e <__swbuf_r+0x74>
 80043fe:	4638      	mov	r0, r7
 8004400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004402:	4621      	mov	r1, r4
 8004404:	4628      	mov	r0, r5
 8004406:	f000 f805 	bl	8004414 <__swsetup_r>
 800440a:	2800      	cmp	r0, #0
 800440c:	d0d5      	beq.n	80043ba <__swbuf_r+0x20>
 800440e:	f04f 37ff 	mov.w	r7, #4294967295
 8004412:	e7f4      	b.n	80043fe <__swbuf_r+0x64>

08004414 <__swsetup_r>:
 8004414:	b538      	push	{r3, r4, r5, lr}
 8004416:	4b2a      	ldr	r3, [pc, #168]	; (80044c0 <__swsetup_r+0xac>)
 8004418:	4605      	mov	r5, r0
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	460c      	mov	r4, r1
 800441e:	b118      	cbz	r0, 8004428 <__swsetup_r+0x14>
 8004420:	6a03      	ldr	r3, [r0, #32]
 8004422:	b90b      	cbnz	r3, 8004428 <__swsetup_r+0x14>
 8004424:	f7ff fed2 	bl	80041cc <__sinit>
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800442e:	0718      	lsls	r0, r3, #28
 8004430:	d422      	bmi.n	8004478 <__swsetup_r+0x64>
 8004432:	06d9      	lsls	r1, r3, #27
 8004434:	d407      	bmi.n	8004446 <__swsetup_r+0x32>
 8004436:	2309      	movs	r3, #9
 8004438:	602b      	str	r3, [r5, #0]
 800443a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800443e:	f04f 30ff 	mov.w	r0, #4294967295
 8004442:	81a3      	strh	r3, [r4, #12]
 8004444:	e034      	b.n	80044b0 <__swsetup_r+0x9c>
 8004446:	0758      	lsls	r0, r3, #29
 8004448:	d512      	bpl.n	8004470 <__swsetup_r+0x5c>
 800444a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800444c:	b141      	cbz	r1, 8004460 <__swsetup_r+0x4c>
 800444e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004452:	4299      	cmp	r1, r3
 8004454:	d002      	beq.n	800445c <__swsetup_r+0x48>
 8004456:	4628      	mov	r0, r5
 8004458:	f000 f8b0 	bl	80045bc <_free_r>
 800445c:	2300      	movs	r3, #0
 800445e:	6363      	str	r3, [r4, #52]	; 0x34
 8004460:	89a3      	ldrh	r3, [r4, #12]
 8004462:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004466:	81a3      	strh	r3, [r4, #12]
 8004468:	2300      	movs	r3, #0
 800446a:	6063      	str	r3, [r4, #4]
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	6023      	str	r3, [r4, #0]
 8004470:	89a3      	ldrh	r3, [r4, #12]
 8004472:	f043 0308 	orr.w	r3, r3, #8
 8004476:	81a3      	strh	r3, [r4, #12]
 8004478:	6923      	ldr	r3, [r4, #16]
 800447a:	b94b      	cbnz	r3, 8004490 <__swsetup_r+0x7c>
 800447c:	89a3      	ldrh	r3, [r4, #12]
 800447e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004486:	d003      	beq.n	8004490 <__swsetup_r+0x7c>
 8004488:	4621      	mov	r1, r4
 800448a:	4628      	mov	r0, r5
 800448c:	f000 fd2f 	bl	8004eee <__smakebuf_r>
 8004490:	89a0      	ldrh	r0, [r4, #12]
 8004492:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004496:	f010 0301 	ands.w	r3, r0, #1
 800449a:	d00a      	beq.n	80044b2 <__swsetup_r+0x9e>
 800449c:	2300      	movs	r3, #0
 800449e:	60a3      	str	r3, [r4, #8]
 80044a0:	6963      	ldr	r3, [r4, #20]
 80044a2:	425b      	negs	r3, r3
 80044a4:	61a3      	str	r3, [r4, #24]
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	b943      	cbnz	r3, 80044bc <__swsetup_r+0xa8>
 80044aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80044ae:	d1c4      	bne.n	800443a <__swsetup_r+0x26>
 80044b0:	bd38      	pop	{r3, r4, r5, pc}
 80044b2:	0781      	lsls	r1, r0, #30
 80044b4:	bf58      	it	pl
 80044b6:	6963      	ldrpl	r3, [r4, #20]
 80044b8:	60a3      	str	r3, [r4, #8]
 80044ba:	e7f4      	b.n	80044a6 <__swsetup_r+0x92>
 80044bc:	2000      	movs	r0, #0
 80044be:	e7f7      	b.n	80044b0 <__swsetup_r+0x9c>
 80044c0:	2000006c 	.word	0x2000006c

080044c4 <memset>:
 80044c4:	4603      	mov	r3, r0
 80044c6:	4402      	add	r2, r0
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d100      	bne.n	80044ce <memset+0xa>
 80044cc:	4770      	bx	lr
 80044ce:	f803 1b01 	strb.w	r1, [r3], #1
 80044d2:	e7f9      	b.n	80044c8 <memset+0x4>

080044d4 <_close_r>:
 80044d4:	b538      	push	{r3, r4, r5, lr}
 80044d6:	2300      	movs	r3, #0
 80044d8:	4d05      	ldr	r5, [pc, #20]	; (80044f0 <_close_r+0x1c>)
 80044da:	4604      	mov	r4, r0
 80044dc:	4608      	mov	r0, r1
 80044de:	602b      	str	r3, [r5, #0]
 80044e0:	f7fc fe41 	bl	8001166 <_close>
 80044e4:	1c43      	adds	r3, r0, #1
 80044e6:	d102      	bne.n	80044ee <_close_r+0x1a>
 80044e8:	682b      	ldr	r3, [r5, #0]
 80044ea:	b103      	cbz	r3, 80044ee <_close_r+0x1a>
 80044ec:	6023      	str	r3, [r4, #0]
 80044ee:	bd38      	pop	{r3, r4, r5, pc}
 80044f0:	200002dc 	.word	0x200002dc

080044f4 <_lseek_r>:
 80044f4:	b538      	push	{r3, r4, r5, lr}
 80044f6:	4604      	mov	r4, r0
 80044f8:	4608      	mov	r0, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	2200      	movs	r2, #0
 80044fe:	4d05      	ldr	r5, [pc, #20]	; (8004514 <_lseek_r+0x20>)
 8004500:	602a      	str	r2, [r5, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	f7fc fe53 	bl	80011ae <_lseek>
 8004508:	1c43      	adds	r3, r0, #1
 800450a:	d102      	bne.n	8004512 <_lseek_r+0x1e>
 800450c:	682b      	ldr	r3, [r5, #0]
 800450e:	b103      	cbz	r3, 8004512 <_lseek_r+0x1e>
 8004510:	6023      	str	r3, [r4, #0]
 8004512:	bd38      	pop	{r3, r4, r5, pc}
 8004514:	200002dc 	.word	0x200002dc

08004518 <_read_r>:
 8004518:	b538      	push	{r3, r4, r5, lr}
 800451a:	4604      	mov	r4, r0
 800451c:	4608      	mov	r0, r1
 800451e:	4611      	mov	r1, r2
 8004520:	2200      	movs	r2, #0
 8004522:	4d05      	ldr	r5, [pc, #20]	; (8004538 <_read_r+0x20>)
 8004524:	602a      	str	r2, [r5, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	f7fc fe00 	bl	800112c <_read>
 800452c:	1c43      	adds	r3, r0, #1
 800452e:	d102      	bne.n	8004536 <_read_r+0x1e>
 8004530:	682b      	ldr	r3, [r5, #0]
 8004532:	b103      	cbz	r3, 8004536 <_read_r+0x1e>
 8004534:	6023      	str	r3, [r4, #0]
 8004536:	bd38      	pop	{r3, r4, r5, pc}
 8004538:	200002dc 	.word	0x200002dc

0800453c <_write_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4604      	mov	r4, r0
 8004540:	4608      	mov	r0, r1
 8004542:	4611      	mov	r1, r2
 8004544:	2200      	movs	r2, #0
 8004546:	4d05      	ldr	r5, [pc, #20]	; (800455c <_write_r+0x20>)
 8004548:	602a      	str	r2, [r5, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	f7fc f9ca 	bl	80008e4 <_write>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	d102      	bne.n	800455a <_write_r+0x1e>
 8004554:	682b      	ldr	r3, [r5, #0]
 8004556:	b103      	cbz	r3, 800455a <_write_r+0x1e>
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	bd38      	pop	{r3, r4, r5, pc}
 800455c:	200002dc 	.word	0x200002dc

08004560 <__errno>:
 8004560:	4b01      	ldr	r3, [pc, #4]	; (8004568 <__errno+0x8>)
 8004562:	6818      	ldr	r0, [r3, #0]
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	2000006c 	.word	0x2000006c

0800456c <__libc_init_array>:
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	2600      	movs	r6, #0
 8004570:	4d0c      	ldr	r5, [pc, #48]	; (80045a4 <__libc_init_array+0x38>)
 8004572:	4c0d      	ldr	r4, [pc, #52]	; (80045a8 <__libc_init_array+0x3c>)
 8004574:	1b64      	subs	r4, r4, r5
 8004576:	10a4      	asrs	r4, r4, #2
 8004578:	42a6      	cmp	r6, r4
 800457a:	d109      	bne.n	8004590 <__libc_init_array+0x24>
 800457c:	f000 fd34 	bl	8004fe8 <_init>
 8004580:	2600      	movs	r6, #0
 8004582:	4d0a      	ldr	r5, [pc, #40]	; (80045ac <__libc_init_array+0x40>)
 8004584:	4c0a      	ldr	r4, [pc, #40]	; (80045b0 <__libc_init_array+0x44>)
 8004586:	1b64      	subs	r4, r4, r5
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	42a6      	cmp	r6, r4
 800458c:	d105      	bne.n	800459a <__libc_init_array+0x2e>
 800458e:	bd70      	pop	{r4, r5, r6, pc}
 8004590:	f855 3b04 	ldr.w	r3, [r5], #4
 8004594:	4798      	blx	r3
 8004596:	3601      	adds	r6, #1
 8004598:	e7ee      	b.n	8004578 <__libc_init_array+0xc>
 800459a:	f855 3b04 	ldr.w	r3, [r5], #4
 800459e:	4798      	blx	r3
 80045a0:	3601      	adds	r6, #1
 80045a2:	e7f2      	b.n	800458a <__libc_init_array+0x1e>
 80045a4:	08005104 	.word	0x08005104
 80045a8:	08005104 	.word	0x08005104
 80045ac:	08005104 	.word	0x08005104
 80045b0:	08005108 	.word	0x08005108

080045b4 <__retarget_lock_init_recursive>:
 80045b4:	4770      	bx	lr

080045b6 <__retarget_lock_acquire_recursive>:
 80045b6:	4770      	bx	lr

080045b8 <__retarget_lock_release_recursive>:
 80045b8:	4770      	bx	lr
	...

080045bc <_free_r>:
 80045bc:	b538      	push	{r3, r4, r5, lr}
 80045be:	4605      	mov	r5, r0
 80045c0:	2900      	cmp	r1, #0
 80045c2:	d040      	beq.n	8004646 <_free_r+0x8a>
 80045c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045c8:	1f0c      	subs	r4, r1, #4
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	bfb8      	it	lt
 80045ce:	18e4      	addlt	r4, r4, r3
 80045d0:	f000 f8dc 	bl	800478c <__malloc_lock>
 80045d4:	4a1c      	ldr	r2, [pc, #112]	; (8004648 <_free_r+0x8c>)
 80045d6:	6813      	ldr	r3, [r2, #0]
 80045d8:	b933      	cbnz	r3, 80045e8 <_free_r+0x2c>
 80045da:	6063      	str	r3, [r4, #4]
 80045dc:	6014      	str	r4, [r2, #0]
 80045de:	4628      	mov	r0, r5
 80045e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045e4:	f000 b8d8 	b.w	8004798 <__malloc_unlock>
 80045e8:	42a3      	cmp	r3, r4
 80045ea:	d908      	bls.n	80045fe <_free_r+0x42>
 80045ec:	6820      	ldr	r0, [r4, #0]
 80045ee:	1821      	adds	r1, r4, r0
 80045f0:	428b      	cmp	r3, r1
 80045f2:	bf01      	itttt	eq
 80045f4:	6819      	ldreq	r1, [r3, #0]
 80045f6:	685b      	ldreq	r3, [r3, #4]
 80045f8:	1809      	addeq	r1, r1, r0
 80045fa:	6021      	streq	r1, [r4, #0]
 80045fc:	e7ed      	b.n	80045da <_free_r+0x1e>
 80045fe:	461a      	mov	r2, r3
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	b10b      	cbz	r3, 8004608 <_free_r+0x4c>
 8004604:	42a3      	cmp	r3, r4
 8004606:	d9fa      	bls.n	80045fe <_free_r+0x42>
 8004608:	6811      	ldr	r1, [r2, #0]
 800460a:	1850      	adds	r0, r2, r1
 800460c:	42a0      	cmp	r0, r4
 800460e:	d10b      	bne.n	8004628 <_free_r+0x6c>
 8004610:	6820      	ldr	r0, [r4, #0]
 8004612:	4401      	add	r1, r0
 8004614:	1850      	adds	r0, r2, r1
 8004616:	4283      	cmp	r3, r0
 8004618:	6011      	str	r1, [r2, #0]
 800461a:	d1e0      	bne.n	80045de <_free_r+0x22>
 800461c:	6818      	ldr	r0, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	4408      	add	r0, r1
 8004622:	6010      	str	r0, [r2, #0]
 8004624:	6053      	str	r3, [r2, #4]
 8004626:	e7da      	b.n	80045de <_free_r+0x22>
 8004628:	d902      	bls.n	8004630 <_free_r+0x74>
 800462a:	230c      	movs	r3, #12
 800462c:	602b      	str	r3, [r5, #0]
 800462e:	e7d6      	b.n	80045de <_free_r+0x22>
 8004630:	6820      	ldr	r0, [r4, #0]
 8004632:	1821      	adds	r1, r4, r0
 8004634:	428b      	cmp	r3, r1
 8004636:	bf01      	itttt	eq
 8004638:	6819      	ldreq	r1, [r3, #0]
 800463a:	685b      	ldreq	r3, [r3, #4]
 800463c:	1809      	addeq	r1, r1, r0
 800463e:	6021      	streq	r1, [r4, #0]
 8004640:	6063      	str	r3, [r4, #4]
 8004642:	6054      	str	r4, [r2, #4]
 8004644:	e7cb      	b.n	80045de <_free_r+0x22>
 8004646:	bd38      	pop	{r3, r4, r5, pc}
 8004648:	200002e4 	.word	0x200002e4

0800464c <sbrk_aligned>:
 800464c:	b570      	push	{r4, r5, r6, lr}
 800464e:	4e0e      	ldr	r6, [pc, #56]	; (8004688 <sbrk_aligned+0x3c>)
 8004650:	460c      	mov	r4, r1
 8004652:	6831      	ldr	r1, [r6, #0]
 8004654:	4605      	mov	r5, r0
 8004656:	b911      	cbnz	r1, 800465e <sbrk_aligned+0x12>
 8004658:	f000 fca8 	bl	8004fac <_sbrk_r>
 800465c:	6030      	str	r0, [r6, #0]
 800465e:	4621      	mov	r1, r4
 8004660:	4628      	mov	r0, r5
 8004662:	f000 fca3 	bl	8004fac <_sbrk_r>
 8004666:	1c43      	adds	r3, r0, #1
 8004668:	d00a      	beq.n	8004680 <sbrk_aligned+0x34>
 800466a:	1cc4      	adds	r4, r0, #3
 800466c:	f024 0403 	bic.w	r4, r4, #3
 8004670:	42a0      	cmp	r0, r4
 8004672:	d007      	beq.n	8004684 <sbrk_aligned+0x38>
 8004674:	1a21      	subs	r1, r4, r0
 8004676:	4628      	mov	r0, r5
 8004678:	f000 fc98 	bl	8004fac <_sbrk_r>
 800467c:	3001      	adds	r0, #1
 800467e:	d101      	bne.n	8004684 <sbrk_aligned+0x38>
 8004680:	f04f 34ff 	mov.w	r4, #4294967295
 8004684:	4620      	mov	r0, r4
 8004686:	bd70      	pop	{r4, r5, r6, pc}
 8004688:	200002e8 	.word	0x200002e8

0800468c <_malloc_r>:
 800468c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004690:	1ccd      	adds	r5, r1, #3
 8004692:	f025 0503 	bic.w	r5, r5, #3
 8004696:	3508      	adds	r5, #8
 8004698:	2d0c      	cmp	r5, #12
 800469a:	bf38      	it	cc
 800469c:	250c      	movcc	r5, #12
 800469e:	2d00      	cmp	r5, #0
 80046a0:	4607      	mov	r7, r0
 80046a2:	db01      	blt.n	80046a8 <_malloc_r+0x1c>
 80046a4:	42a9      	cmp	r1, r5
 80046a6:	d905      	bls.n	80046b4 <_malloc_r+0x28>
 80046a8:	230c      	movs	r3, #12
 80046aa:	2600      	movs	r6, #0
 80046ac:	603b      	str	r3, [r7, #0]
 80046ae:	4630      	mov	r0, r6
 80046b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004788 <_malloc_r+0xfc>
 80046b8:	f000 f868 	bl	800478c <__malloc_lock>
 80046bc:	f8d8 3000 	ldr.w	r3, [r8]
 80046c0:	461c      	mov	r4, r3
 80046c2:	bb5c      	cbnz	r4, 800471c <_malloc_r+0x90>
 80046c4:	4629      	mov	r1, r5
 80046c6:	4638      	mov	r0, r7
 80046c8:	f7ff ffc0 	bl	800464c <sbrk_aligned>
 80046cc:	1c43      	adds	r3, r0, #1
 80046ce:	4604      	mov	r4, r0
 80046d0:	d155      	bne.n	800477e <_malloc_r+0xf2>
 80046d2:	f8d8 4000 	ldr.w	r4, [r8]
 80046d6:	4626      	mov	r6, r4
 80046d8:	2e00      	cmp	r6, #0
 80046da:	d145      	bne.n	8004768 <_malloc_r+0xdc>
 80046dc:	2c00      	cmp	r4, #0
 80046de:	d048      	beq.n	8004772 <_malloc_r+0xe6>
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	4631      	mov	r1, r6
 80046e4:	4638      	mov	r0, r7
 80046e6:	eb04 0903 	add.w	r9, r4, r3
 80046ea:	f000 fc5f 	bl	8004fac <_sbrk_r>
 80046ee:	4581      	cmp	r9, r0
 80046f0:	d13f      	bne.n	8004772 <_malloc_r+0xe6>
 80046f2:	6821      	ldr	r1, [r4, #0]
 80046f4:	4638      	mov	r0, r7
 80046f6:	1a6d      	subs	r5, r5, r1
 80046f8:	4629      	mov	r1, r5
 80046fa:	f7ff ffa7 	bl	800464c <sbrk_aligned>
 80046fe:	3001      	adds	r0, #1
 8004700:	d037      	beq.n	8004772 <_malloc_r+0xe6>
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	442b      	add	r3, r5
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	f8d8 3000 	ldr.w	r3, [r8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d038      	beq.n	8004782 <_malloc_r+0xf6>
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	42a2      	cmp	r2, r4
 8004714:	d12b      	bne.n	800476e <_malloc_r+0xe2>
 8004716:	2200      	movs	r2, #0
 8004718:	605a      	str	r2, [r3, #4]
 800471a:	e00f      	b.n	800473c <_malloc_r+0xb0>
 800471c:	6822      	ldr	r2, [r4, #0]
 800471e:	1b52      	subs	r2, r2, r5
 8004720:	d41f      	bmi.n	8004762 <_malloc_r+0xd6>
 8004722:	2a0b      	cmp	r2, #11
 8004724:	d917      	bls.n	8004756 <_malloc_r+0xca>
 8004726:	1961      	adds	r1, r4, r5
 8004728:	42a3      	cmp	r3, r4
 800472a:	6025      	str	r5, [r4, #0]
 800472c:	bf18      	it	ne
 800472e:	6059      	strne	r1, [r3, #4]
 8004730:	6863      	ldr	r3, [r4, #4]
 8004732:	bf08      	it	eq
 8004734:	f8c8 1000 	streq.w	r1, [r8]
 8004738:	5162      	str	r2, [r4, r5]
 800473a:	604b      	str	r3, [r1, #4]
 800473c:	4638      	mov	r0, r7
 800473e:	f104 060b 	add.w	r6, r4, #11
 8004742:	f000 f829 	bl	8004798 <__malloc_unlock>
 8004746:	f026 0607 	bic.w	r6, r6, #7
 800474a:	1d23      	adds	r3, r4, #4
 800474c:	1af2      	subs	r2, r6, r3
 800474e:	d0ae      	beq.n	80046ae <_malloc_r+0x22>
 8004750:	1b9b      	subs	r3, r3, r6
 8004752:	50a3      	str	r3, [r4, r2]
 8004754:	e7ab      	b.n	80046ae <_malloc_r+0x22>
 8004756:	42a3      	cmp	r3, r4
 8004758:	6862      	ldr	r2, [r4, #4]
 800475a:	d1dd      	bne.n	8004718 <_malloc_r+0x8c>
 800475c:	f8c8 2000 	str.w	r2, [r8]
 8004760:	e7ec      	b.n	800473c <_malloc_r+0xb0>
 8004762:	4623      	mov	r3, r4
 8004764:	6864      	ldr	r4, [r4, #4]
 8004766:	e7ac      	b.n	80046c2 <_malloc_r+0x36>
 8004768:	4634      	mov	r4, r6
 800476a:	6876      	ldr	r6, [r6, #4]
 800476c:	e7b4      	b.n	80046d8 <_malloc_r+0x4c>
 800476e:	4613      	mov	r3, r2
 8004770:	e7cc      	b.n	800470c <_malloc_r+0x80>
 8004772:	230c      	movs	r3, #12
 8004774:	4638      	mov	r0, r7
 8004776:	603b      	str	r3, [r7, #0]
 8004778:	f000 f80e 	bl	8004798 <__malloc_unlock>
 800477c:	e797      	b.n	80046ae <_malloc_r+0x22>
 800477e:	6025      	str	r5, [r4, #0]
 8004780:	e7dc      	b.n	800473c <_malloc_r+0xb0>
 8004782:	605b      	str	r3, [r3, #4]
 8004784:	deff      	udf	#255	; 0xff
 8004786:	bf00      	nop
 8004788:	200002e4 	.word	0x200002e4

0800478c <__malloc_lock>:
 800478c:	4801      	ldr	r0, [pc, #4]	; (8004794 <__malloc_lock+0x8>)
 800478e:	f7ff bf12 	b.w	80045b6 <__retarget_lock_acquire_recursive>
 8004792:	bf00      	nop
 8004794:	200002e0 	.word	0x200002e0

08004798 <__malloc_unlock>:
 8004798:	4801      	ldr	r0, [pc, #4]	; (80047a0 <__malloc_unlock+0x8>)
 800479a:	f7ff bf0d 	b.w	80045b8 <__retarget_lock_release_recursive>
 800479e:	bf00      	nop
 80047a0:	200002e0 	.word	0x200002e0

080047a4 <__sfputc_r>:
 80047a4:	6893      	ldr	r3, [r2, #8]
 80047a6:	b410      	push	{r4}
 80047a8:	3b01      	subs	r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	6093      	str	r3, [r2, #8]
 80047ae:	da07      	bge.n	80047c0 <__sfputc_r+0x1c>
 80047b0:	6994      	ldr	r4, [r2, #24]
 80047b2:	42a3      	cmp	r3, r4
 80047b4:	db01      	blt.n	80047ba <__sfputc_r+0x16>
 80047b6:	290a      	cmp	r1, #10
 80047b8:	d102      	bne.n	80047c0 <__sfputc_r+0x1c>
 80047ba:	bc10      	pop	{r4}
 80047bc:	f7ff bded 	b.w	800439a <__swbuf_r>
 80047c0:	6813      	ldr	r3, [r2, #0]
 80047c2:	1c58      	adds	r0, r3, #1
 80047c4:	6010      	str	r0, [r2, #0]
 80047c6:	7019      	strb	r1, [r3, #0]
 80047c8:	4608      	mov	r0, r1
 80047ca:	bc10      	pop	{r4}
 80047cc:	4770      	bx	lr

080047ce <__sfputs_r>:
 80047ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047d0:	4606      	mov	r6, r0
 80047d2:	460f      	mov	r7, r1
 80047d4:	4614      	mov	r4, r2
 80047d6:	18d5      	adds	r5, r2, r3
 80047d8:	42ac      	cmp	r4, r5
 80047da:	d101      	bne.n	80047e0 <__sfputs_r+0x12>
 80047dc:	2000      	movs	r0, #0
 80047de:	e007      	b.n	80047f0 <__sfputs_r+0x22>
 80047e0:	463a      	mov	r2, r7
 80047e2:	4630      	mov	r0, r6
 80047e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047e8:	f7ff ffdc 	bl	80047a4 <__sfputc_r>
 80047ec:	1c43      	adds	r3, r0, #1
 80047ee:	d1f3      	bne.n	80047d8 <__sfputs_r+0xa>
 80047f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080047f4 <_vfiprintf_r>:
 80047f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f8:	460d      	mov	r5, r1
 80047fa:	4614      	mov	r4, r2
 80047fc:	4698      	mov	r8, r3
 80047fe:	4606      	mov	r6, r0
 8004800:	b09d      	sub	sp, #116	; 0x74
 8004802:	b118      	cbz	r0, 800480c <_vfiprintf_r+0x18>
 8004804:	6a03      	ldr	r3, [r0, #32]
 8004806:	b90b      	cbnz	r3, 800480c <_vfiprintf_r+0x18>
 8004808:	f7ff fce0 	bl	80041cc <__sinit>
 800480c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800480e:	07d9      	lsls	r1, r3, #31
 8004810:	d405      	bmi.n	800481e <_vfiprintf_r+0x2a>
 8004812:	89ab      	ldrh	r3, [r5, #12]
 8004814:	059a      	lsls	r2, r3, #22
 8004816:	d402      	bmi.n	800481e <_vfiprintf_r+0x2a>
 8004818:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800481a:	f7ff fecc 	bl	80045b6 <__retarget_lock_acquire_recursive>
 800481e:	89ab      	ldrh	r3, [r5, #12]
 8004820:	071b      	lsls	r3, r3, #28
 8004822:	d501      	bpl.n	8004828 <_vfiprintf_r+0x34>
 8004824:	692b      	ldr	r3, [r5, #16]
 8004826:	b99b      	cbnz	r3, 8004850 <_vfiprintf_r+0x5c>
 8004828:	4629      	mov	r1, r5
 800482a:	4630      	mov	r0, r6
 800482c:	f7ff fdf2 	bl	8004414 <__swsetup_r>
 8004830:	b170      	cbz	r0, 8004850 <_vfiprintf_r+0x5c>
 8004832:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004834:	07dc      	lsls	r4, r3, #31
 8004836:	d504      	bpl.n	8004842 <_vfiprintf_r+0x4e>
 8004838:	f04f 30ff 	mov.w	r0, #4294967295
 800483c:	b01d      	add	sp, #116	; 0x74
 800483e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004842:	89ab      	ldrh	r3, [r5, #12]
 8004844:	0598      	lsls	r0, r3, #22
 8004846:	d4f7      	bmi.n	8004838 <_vfiprintf_r+0x44>
 8004848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800484a:	f7ff feb5 	bl	80045b8 <__retarget_lock_release_recursive>
 800484e:	e7f3      	b.n	8004838 <_vfiprintf_r+0x44>
 8004850:	2300      	movs	r3, #0
 8004852:	9309      	str	r3, [sp, #36]	; 0x24
 8004854:	2320      	movs	r3, #32
 8004856:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800485a:	2330      	movs	r3, #48	; 0x30
 800485c:	f04f 0901 	mov.w	r9, #1
 8004860:	f8cd 800c 	str.w	r8, [sp, #12]
 8004864:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8004a14 <_vfiprintf_r+0x220>
 8004868:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800486c:	4623      	mov	r3, r4
 800486e:	469a      	mov	sl, r3
 8004870:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004874:	b10a      	cbz	r2, 800487a <_vfiprintf_r+0x86>
 8004876:	2a25      	cmp	r2, #37	; 0x25
 8004878:	d1f9      	bne.n	800486e <_vfiprintf_r+0x7a>
 800487a:	ebba 0b04 	subs.w	fp, sl, r4
 800487e:	d00b      	beq.n	8004898 <_vfiprintf_r+0xa4>
 8004880:	465b      	mov	r3, fp
 8004882:	4622      	mov	r2, r4
 8004884:	4629      	mov	r1, r5
 8004886:	4630      	mov	r0, r6
 8004888:	f7ff ffa1 	bl	80047ce <__sfputs_r>
 800488c:	3001      	adds	r0, #1
 800488e:	f000 80a9 	beq.w	80049e4 <_vfiprintf_r+0x1f0>
 8004892:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004894:	445a      	add	r2, fp
 8004896:	9209      	str	r2, [sp, #36]	; 0x24
 8004898:	f89a 3000 	ldrb.w	r3, [sl]
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 80a1 	beq.w	80049e4 <_vfiprintf_r+0x1f0>
 80048a2:	2300      	movs	r3, #0
 80048a4:	f04f 32ff 	mov.w	r2, #4294967295
 80048a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048ac:	f10a 0a01 	add.w	sl, sl, #1
 80048b0:	9304      	str	r3, [sp, #16]
 80048b2:	9307      	str	r3, [sp, #28]
 80048b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048b8:	931a      	str	r3, [sp, #104]	; 0x68
 80048ba:	4654      	mov	r4, sl
 80048bc:	2205      	movs	r2, #5
 80048be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048c2:	4854      	ldr	r0, [pc, #336]	; (8004a14 <_vfiprintf_r+0x220>)
 80048c4:	f000 fb82 	bl	8004fcc <memchr>
 80048c8:	9a04      	ldr	r2, [sp, #16]
 80048ca:	b9d8      	cbnz	r0, 8004904 <_vfiprintf_r+0x110>
 80048cc:	06d1      	lsls	r1, r2, #27
 80048ce:	bf44      	itt	mi
 80048d0:	2320      	movmi	r3, #32
 80048d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048d6:	0713      	lsls	r3, r2, #28
 80048d8:	bf44      	itt	mi
 80048da:	232b      	movmi	r3, #43	; 0x2b
 80048dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048e0:	f89a 3000 	ldrb.w	r3, [sl]
 80048e4:	2b2a      	cmp	r3, #42	; 0x2a
 80048e6:	d015      	beq.n	8004914 <_vfiprintf_r+0x120>
 80048e8:	4654      	mov	r4, sl
 80048ea:	2000      	movs	r0, #0
 80048ec:	f04f 0c0a 	mov.w	ip, #10
 80048f0:	9a07      	ldr	r2, [sp, #28]
 80048f2:	4621      	mov	r1, r4
 80048f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048f8:	3b30      	subs	r3, #48	; 0x30
 80048fa:	2b09      	cmp	r3, #9
 80048fc:	d94d      	bls.n	800499a <_vfiprintf_r+0x1a6>
 80048fe:	b1b0      	cbz	r0, 800492e <_vfiprintf_r+0x13a>
 8004900:	9207      	str	r2, [sp, #28]
 8004902:	e014      	b.n	800492e <_vfiprintf_r+0x13a>
 8004904:	eba0 0308 	sub.w	r3, r0, r8
 8004908:	fa09 f303 	lsl.w	r3, r9, r3
 800490c:	4313      	orrs	r3, r2
 800490e:	46a2      	mov	sl, r4
 8004910:	9304      	str	r3, [sp, #16]
 8004912:	e7d2      	b.n	80048ba <_vfiprintf_r+0xc6>
 8004914:	9b03      	ldr	r3, [sp, #12]
 8004916:	1d19      	adds	r1, r3, #4
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	9103      	str	r1, [sp, #12]
 800491c:	2b00      	cmp	r3, #0
 800491e:	bfbb      	ittet	lt
 8004920:	425b      	neglt	r3, r3
 8004922:	f042 0202 	orrlt.w	r2, r2, #2
 8004926:	9307      	strge	r3, [sp, #28]
 8004928:	9307      	strlt	r3, [sp, #28]
 800492a:	bfb8      	it	lt
 800492c:	9204      	strlt	r2, [sp, #16]
 800492e:	7823      	ldrb	r3, [r4, #0]
 8004930:	2b2e      	cmp	r3, #46	; 0x2e
 8004932:	d10c      	bne.n	800494e <_vfiprintf_r+0x15a>
 8004934:	7863      	ldrb	r3, [r4, #1]
 8004936:	2b2a      	cmp	r3, #42	; 0x2a
 8004938:	d134      	bne.n	80049a4 <_vfiprintf_r+0x1b0>
 800493a:	9b03      	ldr	r3, [sp, #12]
 800493c:	3402      	adds	r4, #2
 800493e:	1d1a      	adds	r2, r3, #4
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	9203      	str	r2, [sp, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	bfb8      	it	lt
 8004948:	f04f 33ff 	movlt.w	r3, #4294967295
 800494c:	9305      	str	r3, [sp, #20]
 800494e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004a18 <_vfiprintf_r+0x224>
 8004952:	2203      	movs	r2, #3
 8004954:	4650      	mov	r0, sl
 8004956:	7821      	ldrb	r1, [r4, #0]
 8004958:	f000 fb38 	bl	8004fcc <memchr>
 800495c:	b138      	cbz	r0, 800496e <_vfiprintf_r+0x17a>
 800495e:	2240      	movs	r2, #64	; 0x40
 8004960:	9b04      	ldr	r3, [sp, #16]
 8004962:	eba0 000a 	sub.w	r0, r0, sl
 8004966:	4082      	lsls	r2, r0
 8004968:	4313      	orrs	r3, r2
 800496a:	3401      	adds	r4, #1
 800496c:	9304      	str	r3, [sp, #16]
 800496e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004972:	2206      	movs	r2, #6
 8004974:	4829      	ldr	r0, [pc, #164]	; (8004a1c <_vfiprintf_r+0x228>)
 8004976:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800497a:	f000 fb27 	bl	8004fcc <memchr>
 800497e:	2800      	cmp	r0, #0
 8004980:	d03f      	beq.n	8004a02 <_vfiprintf_r+0x20e>
 8004982:	4b27      	ldr	r3, [pc, #156]	; (8004a20 <_vfiprintf_r+0x22c>)
 8004984:	bb1b      	cbnz	r3, 80049ce <_vfiprintf_r+0x1da>
 8004986:	9b03      	ldr	r3, [sp, #12]
 8004988:	3307      	adds	r3, #7
 800498a:	f023 0307 	bic.w	r3, r3, #7
 800498e:	3308      	adds	r3, #8
 8004990:	9303      	str	r3, [sp, #12]
 8004992:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004994:	443b      	add	r3, r7
 8004996:	9309      	str	r3, [sp, #36]	; 0x24
 8004998:	e768      	b.n	800486c <_vfiprintf_r+0x78>
 800499a:	460c      	mov	r4, r1
 800499c:	2001      	movs	r0, #1
 800499e:	fb0c 3202 	mla	r2, ip, r2, r3
 80049a2:	e7a6      	b.n	80048f2 <_vfiprintf_r+0xfe>
 80049a4:	2300      	movs	r3, #0
 80049a6:	f04f 0c0a 	mov.w	ip, #10
 80049aa:	4619      	mov	r1, r3
 80049ac:	3401      	adds	r4, #1
 80049ae:	9305      	str	r3, [sp, #20]
 80049b0:	4620      	mov	r0, r4
 80049b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049b6:	3a30      	subs	r2, #48	; 0x30
 80049b8:	2a09      	cmp	r2, #9
 80049ba:	d903      	bls.n	80049c4 <_vfiprintf_r+0x1d0>
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0c6      	beq.n	800494e <_vfiprintf_r+0x15a>
 80049c0:	9105      	str	r1, [sp, #20]
 80049c2:	e7c4      	b.n	800494e <_vfiprintf_r+0x15a>
 80049c4:	4604      	mov	r4, r0
 80049c6:	2301      	movs	r3, #1
 80049c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80049cc:	e7f0      	b.n	80049b0 <_vfiprintf_r+0x1bc>
 80049ce:	ab03      	add	r3, sp, #12
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	462a      	mov	r2, r5
 80049d4:	4630      	mov	r0, r6
 80049d6:	4b13      	ldr	r3, [pc, #76]	; (8004a24 <_vfiprintf_r+0x230>)
 80049d8:	a904      	add	r1, sp, #16
 80049da:	f3af 8000 	nop.w
 80049de:	4607      	mov	r7, r0
 80049e0:	1c78      	adds	r0, r7, #1
 80049e2:	d1d6      	bne.n	8004992 <_vfiprintf_r+0x19e>
 80049e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049e6:	07d9      	lsls	r1, r3, #31
 80049e8:	d405      	bmi.n	80049f6 <_vfiprintf_r+0x202>
 80049ea:	89ab      	ldrh	r3, [r5, #12]
 80049ec:	059a      	lsls	r2, r3, #22
 80049ee:	d402      	bmi.n	80049f6 <_vfiprintf_r+0x202>
 80049f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80049f2:	f7ff fde1 	bl	80045b8 <__retarget_lock_release_recursive>
 80049f6:	89ab      	ldrh	r3, [r5, #12]
 80049f8:	065b      	lsls	r3, r3, #25
 80049fa:	f53f af1d 	bmi.w	8004838 <_vfiprintf_r+0x44>
 80049fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a00:	e71c      	b.n	800483c <_vfiprintf_r+0x48>
 8004a02:	ab03      	add	r3, sp, #12
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	462a      	mov	r2, r5
 8004a08:	4630      	mov	r0, r6
 8004a0a:	4b06      	ldr	r3, [pc, #24]	; (8004a24 <_vfiprintf_r+0x230>)
 8004a0c:	a904      	add	r1, sp, #16
 8004a0e:	f000 f87d 	bl	8004b0c <_printf_i>
 8004a12:	e7e4      	b.n	80049de <_vfiprintf_r+0x1ea>
 8004a14:	080050c6 	.word	0x080050c6
 8004a18:	080050cc 	.word	0x080050cc
 8004a1c:	080050d0 	.word	0x080050d0
 8004a20:	00000000 	.word	0x00000000
 8004a24:	080047cf 	.word	0x080047cf

08004a28 <_printf_common>:
 8004a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a2c:	4616      	mov	r6, r2
 8004a2e:	4699      	mov	r9, r3
 8004a30:	688a      	ldr	r2, [r1, #8]
 8004a32:	690b      	ldr	r3, [r1, #16]
 8004a34:	4607      	mov	r7, r0
 8004a36:	4293      	cmp	r3, r2
 8004a38:	bfb8      	it	lt
 8004a3a:	4613      	movlt	r3, r2
 8004a3c:	6033      	str	r3, [r6, #0]
 8004a3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a42:	460c      	mov	r4, r1
 8004a44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a48:	b10a      	cbz	r2, 8004a4e <_printf_common+0x26>
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	6033      	str	r3, [r6, #0]
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	0699      	lsls	r1, r3, #26
 8004a52:	bf42      	ittt	mi
 8004a54:	6833      	ldrmi	r3, [r6, #0]
 8004a56:	3302      	addmi	r3, #2
 8004a58:	6033      	strmi	r3, [r6, #0]
 8004a5a:	6825      	ldr	r5, [r4, #0]
 8004a5c:	f015 0506 	ands.w	r5, r5, #6
 8004a60:	d106      	bne.n	8004a70 <_printf_common+0x48>
 8004a62:	f104 0a19 	add.w	sl, r4, #25
 8004a66:	68e3      	ldr	r3, [r4, #12]
 8004a68:	6832      	ldr	r2, [r6, #0]
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	42ab      	cmp	r3, r5
 8004a6e:	dc2b      	bgt.n	8004ac8 <_printf_common+0xa0>
 8004a70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a74:	1e13      	subs	r3, r2, #0
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	bf18      	it	ne
 8004a7a:	2301      	movne	r3, #1
 8004a7c:	0692      	lsls	r2, r2, #26
 8004a7e:	d430      	bmi.n	8004ae2 <_printf_common+0xba>
 8004a80:	4649      	mov	r1, r9
 8004a82:	4638      	mov	r0, r7
 8004a84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a88:	47c0      	blx	r8
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d023      	beq.n	8004ad6 <_printf_common+0xae>
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	6922      	ldr	r2, [r4, #16]
 8004a92:	f003 0306 	and.w	r3, r3, #6
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	bf14      	ite	ne
 8004a9a:	2500      	movne	r5, #0
 8004a9c:	6833      	ldreq	r3, [r6, #0]
 8004a9e:	f04f 0600 	mov.w	r6, #0
 8004aa2:	bf08      	it	eq
 8004aa4:	68e5      	ldreq	r5, [r4, #12]
 8004aa6:	f104 041a 	add.w	r4, r4, #26
 8004aaa:	bf08      	it	eq
 8004aac:	1aed      	subeq	r5, r5, r3
 8004aae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004ab2:	bf08      	it	eq
 8004ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	bfc4      	itt	gt
 8004abc:	1a9b      	subgt	r3, r3, r2
 8004abe:	18ed      	addgt	r5, r5, r3
 8004ac0:	42b5      	cmp	r5, r6
 8004ac2:	d11a      	bne.n	8004afa <_printf_common+0xd2>
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	e008      	b.n	8004ada <_printf_common+0xb2>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4652      	mov	r2, sl
 8004acc:	4649      	mov	r1, r9
 8004ace:	4638      	mov	r0, r7
 8004ad0:	47c0      	blx	r8
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d103      	bne.n	8004ade <_printf_common+0xb6>
 8004ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8004ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ade:	3501      	adds	r5, #1
 8004ae0:	e7c1      	b.n	8004a66 <_printf_common+0x3e>
 8004ae2:	2030      	movs	r0, #48	; 0x30
 8004ae4:	18e1      	adds	r1, r4, r3
 8004ae6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004af0:	4422      	add	r2, r4
 8004af2:	3302      	adds	r3, #2
 8004af4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004af8:	e7c2      	b.n	8004a80 <_printf_common+0x58>
 8004afa:	2301      	movs	r3, #1
 8004afc:	4622      	mov	r2, r4
 8004afe:	4649      	mov	r1, r9
 8004b00:	4638      	mov	r0, r7
 8004b02:	47c0      	blx	r8
 8004b04:	3001      	adds	r0, #1
 8004b06:	d0e6      	beq.n	8004ad6 <_printf_common+0xae>
 8004b08:	3601      	adds	r6, #1
 8004b0a:	e7d9      	b.n	8004ac0 <_printf_common+0x98>

08004b0c <_printf_i>:
 8004b0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b10:	7e0f      	ldrb	r7, [r1, #24]
 8004b12:	4691      	mov	r9, r2
 8004b14:	2f78      	cmp	r7, #120	; 0x78
 8004b16:	4680      	mov	r8, r0
 8004b18:	460c      	mov	r4, r1
 8004b1a:	469a      	mov	sl, r3
 8004b1c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b22:	d807      	bhi.n	8004b34 <_printf_i+0x28>
 8004b24:	2f62      	cmp	r7, #98	; 0x62
 8004b26:	d80a      	bhi.n	8004b3e <_printf_i+0x32>
 8004b28:	2f00      	cmp	r7, #0
 8004b2a:	f000 80d5 	beq.w	8004cd8 <_printf_i+0x1cc>
 8004b2e:	2f58      	cmp	r7, #88	; 0x58
 8004b30:	f000 80c1 	beq.w	8004cb6 <_printf_i+0x1aa>
 8004b34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b3c:	e03a      	b.n	8004bb4 <_printf_i+0xa8>
 8004b3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b42:	2b15      	cmp	r3, #21
 8004b44:	d8f6      	bhi.n	8004b34 <_printf_i+0x28>
 8004b46:	a101      	add	r1, pc, #4	; (adr r1, 8004b4c <_printf_i+0x40>)
 8004b48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b4c:	08004ba5 	.word	0x08004ba5
 8004b50:	08004bb9 	.word	0x08004bb9
 8004b54:	08004b35 	.word	0x08004b35
 8004b58:	08004b35 	.word	0x08004b35
 8004b5c:	08004b35 	.word	0x08004b35
 8004b60:	08004b35 	.word	0x08004b35
 8004b64:	08004bb9 	.word	0x08004bb9
 8004b68:	08004b35 	.word	0x08004b35
 8004b6c:	08004b35 	.word	0x08004b35
 8004b70:	08004b35 	.word	0x08004b35
 8004b74:	08004b35 	.word	0x08004b35
 8004b78:	08004cbf 	.word	0x08004cbf
 8004b7c:	08004be5 	.word	0x08004be5
 8004b80:	08004c79 	.word	0x08004c79
 8004b84:	08004b35 	.word	0x08004b35
 8004b88:	08004b35 	.word	0x08004b35
 8004b8c:	08004ce1 	.word	0x08004ce1
 8004b90:	08004b35 	.word	0x08004b35
 8004b94:	08004be5 	.word	0x08004be5
 8004b98:	08004b35 	.word	0x08004b35
 8004b9c:	08004b35 	.word	0x08004b35
 8004ba0:	08004c81 	.word	0x08004c81
 8004ba4:	682b      	ldr	r3, [r5, #0]
 8004ba6:	1d1a      	adds	r2, r3, #4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	602a      	str	r2, [r5, #0]
 8004bac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e0a0      	b.n	8004cfa <_printf_i+0x1ee>
 8004bb8:	6820      	ldr	r0, [r4, #0]
 8004bba:	682b      	ldr	r3, [r5, #0]
 8004bbc:	0607      	lsls	r7, r0, #24
 8004bbe:	f103 0104 	add.w	r1, r3, #4
 8004bc2:	6029      	str	r1, [r5, #0]
 8004bc4:	d501      	bpl.n	8004bca <_printf_i+0xbe>
 8004bc6:	681e      	ldr	r6, [r3, #0]
 8004bc8:	e003      	b.n	8004bd2 <_printf_i+0xc6>
 8004bca:	0646      	lsls	r6, r0, #25
 8004bcc:	d5fb      	bpl.n	8004bc6 <_printf_i+0xba>
 8004bce:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004bd2:	2e00      	cmp	r6, #0
 8004bd4:	da03      	bge.n	8004bde <_printf_i+0xd2>
 8004bd6:	232d      	movs	r3, #45	; 0x2d
 8004bd8:	4276      	negs	r6, r6
 8004bda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bde:	230a      	movs	r3, #10
 8004be0:	4859      	ldr	r0, [pc, #356]	; (8004d48 <_printf_i+0x23c>)
 8004be2:	e012      	b.n	8004c0a <_printf_i+0xfe>
 8004be4:	682b      	ldr	r3, [r5, #0]
 8004be6:	6820      	ldr	r0, [r4, #0]
 8004be8:	1d19      	adds	r1, r3, #4
 8004bea:	6029      	str	r1, [r5, #0]
 8004bec:	0605      	lsls	r5, r0, #24
 8004bee:	d501      	bpl.n	8004bf4 <_printf_i+0xe8>
 8004bf0:	681e      	ldr	r6, [r3, #0]
 8004bf2:	e002      	b.n	8004bfa <_printf_i+0xee>
 8004bf4:	0641      	lsls	r1, r0, #25
 8004bf6:	d5fb      	bpl.n	8004bf0 <_printf_i+0xe4>
 8004bf8:	881e      	ldrh	r6, [r3, #0]
 8004bfa:	2f6f      	cmp	r7, #111	; 0x6f
 8004bfc:	bf0c      	ite	eq
 8004bfe:	2308      	moveq	r3, #8
 8004c00:	230a      	movne	r3, #10
 8004c02:	4851      	ldr	r0, [pc, #324]	; (8004d48 <_printf_i+0x23c>)
 8004c04:	2100      	movs	r1, #0
 8004c06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c0a:	6865      	ldr	r5, [r4, #4]
 8004c0c:	2d00      	cmp	r5, #0
 8004c0e:	bfa8      	it	ge
 8004c10:	6821      	ldrge	r1, [r4, #0]
 8004c12:	60a5      	str	r5, [r4, #8]
 8004c14:	bfa4      	itt	ge
 8004c16:	f021 0104 	bicge.w	r1, r1, #4
 8004c1a:	6021      	strge	r1, [r4, #0]
 8004c1c:	b90e      	cbnz	r6, 8004c22 <_printf_i+0x116>
 8004c1e:	2d00      	cmp	r5, #0
 8004c20:	d04b      	beq.n	8004cba <_printf_i+0x1ae>
 8004c22:	4615      	mov	r5, r2
 8004c24:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c28:	fb03 6711 	mls	r7, r3, r1, r6
 8004c2c:	5dc7      	ldrb	r7, [r0, r7]
 8004c2e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c32:	4637      	mov	r7, r6
 8004c34:	42bb      	cmp	r3, r7
 8004c36:	460e      	mov	r6, r1
 8004c38:	d9f4      	bls.n	8004c24 <_printf_i+0x118>
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d10b      	bne.n	8004c56 <_printf_i+0x14a>
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	07de      	lsls	r6, r3, #31
 8004c42:	d508      	bpl.n	8004c56 <_printf_i+0x14a>
 8004c44:	6923      	ldr	r3, [r4, #16]
 8004c46:	6861      	ldr	r1, [r4, #4]
 8004c48:	4299      	cmp	r1, r3
 8004c4a:	bfde      	ittt	le
 8004c4c:	2330      	movle	r3, #48	; 0x30
 8004c4e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c52:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c56:	1b52      	subs	r2, r2, r5
 8004c58:	6122      	str	r2, [r4, #16]
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	4621      	mov	r1, r4
 8004c5e:	4640      	mov	r0, r8
 8004c60:	f8cd a000 	str.w	sl, [sp]
 8004c64:	aa03      	add	r2, sp, #12
 8004c66:	f7ff fedf 	bl	8004a28 <_printf_common>
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	d14a      	bne.n	8004d04 <_printf_i+0x1f8>
 8004c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c72:	b004      	add	sp, #16
 8004c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	f043 0320 	orr.w	r3, r3, #32
 8004c7e:	6023      	str	r3, [r4, #0]
 8004c80:	2778      	movs	r7, #120	; 0x78
 8004c82:	4832      	ldr	r0, [pc, #200]	; (8004d4c <_printf_i+0x240>)
 8004c84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	6829      	ldr	r1, [r5, #0]
 8004c8c:	061f      	lsls	r7, r3, #24
 8004c8e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004c92:	d402      	bmi.n	8004c9a <_printf_i+0x18e>
 8004c94:	065f      	lsls	r7, r3, #25
 8004c96:	bf48      	it	mi
 8004c98:	b2b6      	uxthmi	r6, r6
 8004c9a:	07df      	lsls	r7, r3, #31
 8004c9c:	bf48      	it	mi
 8004c9e:	f043 0320 	orrmi.w	r3, r3, #32
 8004ca2:	6029      	str	r1, [r5, #0]
 8004ca4:	bf48      	it	mi
 8004ca6:	6023      	strmi	r3, [r4, #0]
 8004ca8:	b91e      	cbnz	r6, 8004cb2 <_printf_i+0x1a6>
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	f023 0320 	bic.w	r3, r3, #32
 8004cb0:	6023      	str	r3, [r4, #0]
 8004cb2:	2310      	movs	r3, #16
 8004cb4:	e7a6      	b.n	8004c04 <_printf_i+0xf8>
 8004cb6:	4824      	ldr	r0, [pc, #144]	; (8004d48 <_printf_i+0x23c>)
 8004cb8:	e7e4      	b.n	8004c84 <_printf_i+0x178>
 8004cba:	4615      	mov	r5, r2
 8004cbc:	e7bd      	b.n	8004c3a <_printf_i+0x12e>
 8004cbe:	682b      	ldr	r3, [r5, #0]
 8004cc0:	6826      	ldr	r6, [r4, #0]
 8004cc2:	1d18      	adds	r0, r3, #4
 8004cc4:	6961      	ldr	r1, [r4, #20]
 8004cc6:	6028      	str	r0, [r5, #0]
 8004cc8:	0635      	lsls	r5, r6, #24
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	d501      	bpl.n	8004cd2 <_printf_i+0x1c6>
 8004cce:	6019      	str	r1, [r3, #0]
 8004cd0:	e002      	b.n	8004cd8 <_printf_i+0x1cc>
 8004cd2:	0670      	lsls	r0, r6, #25
 8004cd4:	d5fb      	bpl.n	8004cce <_printf_i+0x1c2>
 8004cd6:	8019      	strh	r1, [r3, #0]
 8004cd8:	2300      	movs	r3, #0
 8004cda:	4615      	mov	r5, r2
 8004cdc:	6123      	str	r3, [r4, #16]
 8004cde:	e7bc      	b.n	8004c5a <_printf_i+0x14e>
 8004ce0:	682b      	ldr	r3, [r5, #0]
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	1d1a      	adds	r2, r3, #4
 8004ce6:	602a      	str	r2, [r5, #0]
 8004ce8:	681d      	ldr	r5, [r3, #0]
 8004cea:	6862      	ldr	r2, [r4, #4]
 8004cec:	4628      	mov	r0, r5
 8004cee:	f000 f96d 	bl	8004fcc <memchr>
 8004cf2:	b108      	cbz	r0, 8004cf8 <_printf_i+0x1ec>
 8004cf4:	1b40      	subs	r0, r0, r5
 8004cf6:	6060      	str	r0, [r4, #4]
 8004cf8:	6863      	ldr	r3, [r4, #4]
 8004cfa:	6123      	str	r3, [r4, #16]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d02:	e7aa      	b.n	8004c5a <_printf_i+0x14e>
 8004d04:	462a      	mov	r2, r5
 8004d06:	4649      	mov	r1, r9
 8004d08:	4640      	mov	r0, r8
 8004d0a:	6923      	ldr	r3, [r4, #16]
 8004d0c:	47d0      	blx	sl
 8004d0e:	3001      	adds	r0, #1
 8004d10:	d0ad      	beq.n	8004c6e <_printf_i+0x162>
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	079b      	lsls	r3, r3, #30
 8004d16:	d413      	bmi.n	8004d40 <_printf_i+0x234>
 8004d18:	68e0      	ldr	r0, [r4, #12]
 8004d1a:	9b03      	ldr	r3, [sp, #12]
 8004d1c:	4298      	cmp	r0, r3
 8004d1e:	bfb8      	it	lt
 8004d20:	4618      	movlt	r0, r3
 8004d22:	e7a6      	b.n	8004c72 <_printf_i+0x166>
 8004d24:	2301      	movs	r3, #1
 8004d26:	4632      	mov	r2, r6
 8004d28:	4649      	mov	r1, r9
 8004d2a:	4640      	mov	r0, r8
 8004d2c:	47d0      	blx	sl
 8004d2e:	3001      	adds	r0, #1
 8004d30:	d09d      	beq.n	8004c6e <_printf_i+0x162>
 8004d32:	3501      	adds	r5, #1
 8004d34:	68e3      	ldr	r3, [r4, #12]
 8004d36:	9903      	ldr	r1, [sp, #12]
 8004d38:	1a5b      	subs	r3, r3, r1
 8004d3a:	42ab      	cmp	r3, r5
 8004d3c:	dcf2      	bgt.n	8004d24 <_printf_i+0x218>
 8004d3e:	e7eb      	b.n	8004d18 <_printf_i+0x20c>
 8004d40:	2500      	movs	r5, #0
 8004d42:	f104 0619 	add.w	r6, r4, #25
 8004d46:	e7f5      	b.n	8004d34 <_printf_i+0x228>
 8004d48:	080050d7 	.word	0x080050d7
 8004d4c:	080050e8 	.word	0x080050e8

08004d50 <__sflush_r>:
 8004d50:	898a      	ldrh	r2, [r1, #12]
 8004d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d54:	4605      	mov	r5, r0
 8004d56:	0710      	lsls	r0, r2, #28
 8004d58:	460c      	mov	r4, r1
 8004d5a:	d457      	bmi.n	8004e0c <__sflush_r+0xbc>
 8004d5c:	684b      	ldr	r3, [r1, #4]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	dc04      	bgt.n	8004d6c <__sflush_r+0x1c>
 8004d62:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	dc01      	bgt.n	8004d6c <__sflush_r+0x1c>
 8004d68:	2000      	movs	r0, #0
 8004d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d6e:	2e00      	cmp	r6, #0
 8004d70:	d0fa      	beq.n	8004d68 <__sflush_r+0x18>
 8004d72:	2300      	movs	r3, #0
 8004d74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004d78:	682f      	ldr	r7, [r5, #0]
 8004d7a:	6a21      	ldr	r1, [r4, #32]
 8004d7c:	602b      	str	r3, [r5, #0]
 8004d7e:	d032      	beq.n	8004de6 <__sflush_r+0x96>
 8004d80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	075a      	lsls	r2, r3, #29
 8004d86:	d505      	bpl.n	8004d94 <__sflush_r+0x44>
 8004d88:	6863      	ldr	r3, [r4, #4]
 8004d8a:	1ac0      	subs	r0, r0, r3
 8004d8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004d8e:	b10b      	cbz	r3, 8004d94 <__sflush_r+0x44>
 8004d90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d92:	1ac0      	subs	r0, r0, r3
 8004d94:	2300      	movs	r3, #0
 8004d96:	4602      	mov	r2, r0
 8004d98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	6a21      	ldr	r1, [r4, #32]
 8004d9e:	47b0      	blx	r6
 8004da0:	1c43      	adds	r3, r0, #1
 8004da2:	89a3      	ldrh	r3, [r4, #12]
 8004da4:	d106      	bne.n	8004db4 <__sflush_r+0x64>
 8004da6:	6829      	ldr	r1, [r5, #0]
 8004da8:	291d      	cmp	r1, #29
 8004daa:	d82b      	bhi.n	8004e04 <__sflush_r+0xb4>
 8004dac:	4a28      	ldr	r2, [pc, #160]	; (8004e50 <__sflush_r+0x100>)
 8004dae:	410a      	asrs	r2, r1
 8004db0:	07d6      	lsls	r6, r2, #31
 8004db2:	d427      	bmi.n	8004e04 <__sflush_r+0xb4>
 8004db4:	2200      	movs	r2, #0
 8004db6:	6062      	str	r2, [r4, #4]
 8004db8:	6922      	ldr	r2, [r4, #16]
 8004dba:	04d9      	lsls	r1, r3, #19
 8004dbc:	6022      	str	r2, [r4, #0]
 8004dbe:	d504      	bpl.n	8004dca <__sflush_r+0x7a>
 8004dc0:	1c42      	adds	r2, r0, #1
 8004dc2:	d101      	bne.n	8004dc8 <__sflush_r+0x78>
 8004dc4:	682b      	ldr	r3, [r5, #0]
 8004dc6:	b903      	cbnz	r3, 8004dca <__sflush_r+0x7a>
 8004dc8:	6560      	str	r0, [r4, #84]	; 0x54
 8004dca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004dcc:	602f      	str	r7, [r5, #0]
 8004dce:	2900      	cmp	r1, #0
 8004dd0:	d0ca      	beq.n	8004d68 <__sflush_r+0x18>
 8004dd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004dd6:	4299      	cmp	r1, r3
 8004dd8:	d002      	beq.n	8004de0 <__sflush_r+0x90>
 8004dda:	4628      	mov	r0, r5
 8004ddc:	f7ff fbee 	bl	80045bc <_free_r>
 8004de0:	2000      	movs	r0, #0
 8004de2:	6360      	str	r0, [r4, #52]	; 0x34
 8004de4:	e7c1      	b.n	8004d6a <__sflush_r+0x1a>
 8004de6:	2301      	movs	r3, #1
 8004de8:	4628      	mov	r0, r5
 8004dea:	47b0      	blx	r6
 8004dec:	1c41      	adds	r1, r0, #1
 8004dee:	d1c8      	bne.n	8004d82 <__sflush_r+0x32>
 8004df0:	682b      	ldr	r3, [r5, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d0c5      	beq.n	8004d82 <__sflush_r+0x32>
 8004df6:	2b1d      	cmp	r3, #29
 8004df8:	d001      	beq.n	8004dfe <__sflush_r+0xae>
 8004dfa:	2b16      	cmp	r3, #22
 8004dfc:	d101      	bne.n	8004e02 <__sflush_r+0xb2>
 8004dfe:	602f      	str	r7, [r5, #0]
 8004e00:	e7b2      	b.n	8004d68 <__sflush_r+0x18>
 8004e02:	89a3      	ldrh	r3, [r4, #12]
 8004e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e08:	81a3      	strh	r3, [r4, #12]
 8004e0a:	e7ae      	b.n	8004d6a <__sflush_r+0x1a>
 8004e0c:	690f      	ldr	r7, [r1, #16]
 8004e0e:	2f00      	cmp	r7, #0
 8004e10:	d0aa      	beq.n	8004d68 <__sflush_r+0x18>
 8004e12:	0793      	lsls	r3, r2, #30
 8004e14:	bf18      	it	ne
 8004e16:	2300      	movne	r3, #0
 8004e18:	680e      	ldr	r6, [r1, #0]
 8004e1a:	bf08      	it	eq
 8004e1c:	694b      	ldreq	r3, [r1, #20]
 8004e1e:	1bf6      	subs	r6, r6, r7
 8004e20:	600f      	str	r7, [r1, #0]
 8004e22:	608b      	str	r3, [r1, #8]
 8004e24:	2e00      	cmp	r6, #0
 8004e26:	dd9f      	ble.n	8004d68 <__sflush_r+0x18>
 8004e28:	4633      	mov	r3, r6
 8004e2a:	463a      	mov	r2, r7
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	6a21      	ldr	r1, [r4, #32]
 8004e30:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004e34:	47e0      	blx	ip
 8004e36:	2800      	cmp	r0, #0
 8004e38:	dc06      	bgt.n	8004e48 <__sflush_r+0xf8>
 8004e3a:	89a3      	ldrh	r3, [r4, #12]
 8004e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e44:	81a3      	strh	r3, [r4, #12]
 8004e46:	e790      	b.n	8004d6a <__sflush_r+0x1a>
 8004e48:	4407      	add	r7, r0
 8004e4a:	1a36      	subs	r6, r6, r0
 8004e4c:	e7ea      	b.n	8004e24 <__sflush_r+0xd4>
 8004e4e:	bf00      	nop
 8004e50:	dfbffffe 	.word	0xdfbffffe

08004e54 <_fflush_r>:
 8004e54:	b538      	push	{r3, r4, r5, lr}
 8004e56:	690b      	ldr	r3, [r1, #16]
 8004e58:	4605      	mov	r5, r0
 8004e5a:	460c      	mov	r4, r1
 8004e5c:	b913      	cbnz	r3, 8004e64 <_fflush_r+0x10>
 8004e5e:	2500      	movs	r5, #0
 8004e60:	4628      	mov	r0, r5
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	b118      	cbz	r0, 8004e6e <_fflush_r+0x1a>
 8004e66:	6a03      	ldr	r3, [r0, #32]
 8004e68:	b90b      	cbnz	r3, 8004e6e <_fflush_r+0x1a>
 8004e6a:	f7ff f9af 	bl	80041cc <__sinit>
 8004e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d0f3      	beq.n	8004e5e <_fflush_r+0xa>
 8004e76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004e78:	07d0      	lsls	r0, r2, #31
 8004e7a:	d404      	bmi.n	8004e86 <_fflush_r+0x32>
 8004e7c:	0599      	lsls	r1, r3, #22
 8004e7e:	d402      	bmi.n	8004e86 <_fflush_r+0x32>
 8004e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e82:	f7ff fb98 	bl	80045b6 <__retarget_lock_acquire_recursive>
 8004e86:	4628      	mov	r0, r5
 8004e88:	4621      	mov	r1, r4
 8004e8a:	f7ff ff61 	bl	8004d50 <__sflush_r>
 8004e8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e90:	4605      	mov	r5, r0
 8004e92:	07da      	lsls	r2, r3, #31
 8004e94:	d4e4      	bmi.n	8004e60 <_fflush_r+0xc>
 8004e96:	89a3      	ldrh	r3, [r4, #12]
 8004e98:	059b      	lsls	r3, r3, #22
 8004e9a:	d4e1      	bmi.n	8004e60 <_fflush_r+0xc>
 8004e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e9e:	f7ff fb8b 	bl	80045b8 <__retarget_lock_release_recursive>
 8004ea2:	e7dd      	b.n	8004e60 <_fflush_r+0xc>

08004ea4 <__swhatbuf_r>:
 8004ea4:	b570      	push	{r4, r5, r6, lr}
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eac:	4615      	mov	r5, r2
 8004eae:	2900      	cmp	r1, #0
 8004eb0:	461e      	mov	r6, r3
 8004eb2:	b096      	sub	sp, #88	; 0x58
 8004eb4:	da0c      	bge.n	8004ed0 <__swhatbuf_r+0x2c>
 8004eb6:	89a3      	ldrh	r3, [r4, #12]
 8004eb8:	2100      	movs	r1, #0
 8004eba:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004ebe:	bf0c      	ite	eq
 8004ec0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004ec4:	2340      	movne	r3, #64	; 0x40
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	6031      	str	r1, [r6, #0]
 8004eca:	602b      	str	r3, [r5, #0]
 8004ecc:	b016      	add	sp, #88	; 0x58
 8004ece:	bd70      	pop	{r4, r5, r6, pc}
 8004ed0:	466a      	mov	r2, sp
 8004ed2:	f000 f849 	bl	8004f68 <_fstat_r>
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	dbed      	blt.n	8004eb6 <__swhatbuf_r+0x12>
 8004eda:	9901      	ldr	r1, [sp, #4]
 8004edc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004ee0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004ee4:	4259      	negs	r1, r3
 8004ee6:	4159      	adcs	r1, r3
 8004ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004eec:	e7eb      	b.n	8004ec6 <__swhatbuf_r+0x22>

08004eee <__smakebuf_r>:
 8004eee:	898b      	ldrh	r3, [r1, #12]
 8004ef0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ef2:	079d      	lsls	r5, r3, #30
 8004ef4:	4606      	mov	r6, r0
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	d507      	bpl.n	8004f0a <__smakebuf_r+0x1c>
 8004efa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004efe:	6023      	str	r3, [r4, #0]
 8004f00:	6123      	str	r3, [r4, #16]
 8004f02:	2301      	movs	r3, #1
 8004f04:	6163      	str	r3, [r4, #20]
 8004f06:	b002      	add	sp, #8
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	466a      	mov	r2, sp
 8004f0c:	ab01      	add	r3, sp, #4
 8004f0e:	f7ff ffc9 	bl	8004ea4 <__swhatbuf_r>
 8004f12:	9900      	ldr	r1, [sp, #0]
 8004f14:	4605      	mov	r5, r0
 8004f16:	4630      	mov	r0, r6
 8004f18:	f7ff fbb8 	bl	800468c <_malloc_r>
 8004f1c:	b948      	cbnz	r0, 8004f32 <__smakebuf_r+0x44>
 8004f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f22:	059a      	lsls	r2, r3, #22
 8004f24:	d4ef      	bmi.n	8004f06 <__smakebuf_r+0x18>
 8004f26:	f023 0303 	bic.w	r3, r3, #3
 8004f2a:	f043 0302 	orr.w	r3, r3, #2
 8004f2e:	81a3      	strh	r3, [r4, #12]
 8004f30:	e7e3      	b.n	8004efa <__smakebuf_r+0xc>
 8004f32:	89a3      	ldrh	r3, [r4, #12]
 8004f34:	6020      	str	r0, [r4, #0]
 8004f36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f3a:	81a3      	strh	r3, [r4, #12]
 8004f3c:	9b00      	ldr	r3, [sp, #0]
 8004f3e:	6120      	str	r0, [r4, #16]
 8004f40:	6163      	str	r3, [r4, #20]
 8004f42:	9b01      	ldr	r3, [sp, #4]
 8004f44:	b15b      	cbz	r3, 8004f5e <__smakebuf_r+0x70>
 8004f46:	4630      	mov	r0, r6
 8004f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f4c:	f000 f81e 	bl	8004f8c <_isatty_r>
 8004f50:	b128      	cbz	r0, 8004f5e <__smakebuf_r+0x70>
 8004f52:	89a3      	ldrh	r3, [r4, #12]
 8004f54:	f023 0303 	bic.w	r3, r3, #3
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	81a3      	strh	r3, [r4, #12]
 8004f5e:	89a3      	ldrh	r3, [r4, #12]
 8004f60:	431d      	orrs	r5, r3
 8004f62:	81a5      	strh	r5, [r4, #12]
 8004f64:	e7cf      	b.n	8004f06 <__smakebuf_r+0x18>
	...

08004f68 <_fstat_r>:
 8004f68:	b538      	push	{r3, r4, r5, lr}
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	4d06      	ldr	r5, [pc, #24]	; (8004f88 <_fstat_r+0x20>)
 8004f6e:	4604      	mov	r4, r0
 8004f70:	4608      	mov	r0, r1
 8004f72:	4611      	mov	r1, r2
 8004f74:	602b      	str	r3, [r5, #0]
 8004f76:	f7fc f901 	bl	800117c <_fstat>
 8004f7a:	1c43      	adds	r3, r0, #1
 8004f7c:	d102      	bne.n	8004f84 <_fstat_r+0x1c>
 8004f7e:	682b      	ldr	r3, [r5, #0]
 8004f80:	b103      	cbz	r3, 8004f84 <_fstat_r+0x1c>
 8004f82:	6023      	str	r3, [r4, #0]
 8004f84:	bd38      	pop	{r3, r4, r5, pc}
 8004f86:	bf00      	nop
 8004f88:	200002dc 	.word	0x200002dc

08004f8c <_isatty_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	2300      	movs	r3, #0
 8004f90:	4d05      	ldr	r5, [pc, #20]	; (8004fa8 <_isatty_r+0x1c>)
 8004f92:	4604      	mov	r4, r0
 8004f94:	4608      	mov	r0, r1
 8004f96:	602b      	str	r3, [r5, #0]
 8004f98:	f7fc f8ff 	bl	800119a <_isatty>
 8004f9c:	1c43      	adds	r3, r0, #1
 8004f9e:	d102      	bne.n	8004fa6 <_isatty_r+0x1a>
 8004fa0:	682b      	ldr	r3, [r5, #0]
 8004fa2:	b103      	cbz	r3, 8004fa6 <_isatty_r+0x1a>
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
 8004fa8:	200002dc 	.word	0x200002dc

08004fac <_sbrk_r>:
 8004fac:	b538      	push	{r3, r4, r5, lr}
 8004fae:	2300      	movs	r3, #0
 8004fb0:	4d05      	ldr	r5, [pc, #20]	; (8004fc8 <_sbrk_r+0x1c>)
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	602b      	str	r3, [r5, #0]
 8004fb8:	f7fc f906 	bl	80011c8 <_sbrk>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d102      	bne.n	8004fc6 <_sbrk_r+0x1a>
 8004fc0:	682b      	ldr	r3, [r5, #0]
 8004fc2:	b103      	cbz	r3, 8004fc6 <_sbrk_r+0x1a>
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	bd38      	pop	{r3, r4, r5, pc}
 8004fc8:	200002dc 	.word	0x200002dc

08004fcc <memchr>:
 8004fcc:	4603      	mov	r3, r0
 8004fce:	b510      	push	{r4, lr}
 8004fd0:	b2c9      	uxtb	r1, r1
 8004fd2:	4402      	add	r2, r0
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	d101      	bne.n	8004fde <memchr+0x12>
 8004fda:	2000      	movs	r0, #0
 8004fdc:	e003      	b.n	8004fe6 <memchr+0x1a>
 8004fde:	7804      	ldrb	r4, [r0, #0]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	428c      	cmp	r4, r1
 8004fe4:	d1f6      	bne.n	8004fd4 <memchr+0x8>
 8004fe6:	bd10      	pop	{r4, pc}

08004fe8 <_init>:
 8004fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fea:	bf00      	nop
 8004fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fee:	bc08      	pop	{r3}
 8004ff0:	469e      	mov	lr, r3
 8004ff2:	4770      	bx	lr

08004ff4 <_fini>:
 8004ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff6:	bf00      	nop
 8004ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffa:	bc08      	pop	{r3}
 8004ffc:	469e      	mov	lr, r3
 8004ffe:	4770      	bx	lr
