# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/CacheI.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/CacheI.vhd $dsn/src/TB_CacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/testeCacheI.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (98): Length of actual parameter (32) does not match the length of formal parameter "data_in" (16) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/CacheI.vhd $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'hierarquiadememoria.cacheieram' instantiated in architecture 'testeCacheI:testeCacheI' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'hierarquiadememoria.cacheieram' instantiated in architecture 'testeCacheI:testeCacheI' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/CacheI.vhd $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Error: ELAB1_0028: testeCacheI.bde(testeCacheI.vhd) : (74, 0): Entity port length is 33. data_out length is 32.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/CacheI.vhd $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde'.
# DRC: testeCacheI.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\testeCacheI.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Error: ELAB1_0028: testeCacheI.bde(testeCacheI.vhd) : (74, 0): Entity port length is 33. data_out length is 32.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/testeCacheI.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde'.
# DRC: testeCacheI.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\testeCacheI.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (99): Length of actual parameter (32) does not match the length of formal parameter "data_in" (16) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/CacheI.vhd $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/CacheIeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/CacheIeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 9 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Error: Could not find file: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Error: Could not find file: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Error: ELAB1_0011: testeCacheI.bde(testeCacheI.vhd) : (74, 0): Port "Clcok" is on entity "CacheIeRAM" but not on the component declaration.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "CacheI" of Entity "CacheI"
# Compile failure 1 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde'.
# DRC: Warning: testeCacheI.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\testeCacheI.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Error: ELAB1_0011: testeCacheI.bde(testeCacheI.vhd) : (74, 0): Port "Clcok" is on entity "CacheIeRAM" but not on the component declaration.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile failure 1 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde'.
# DRC: testeCacheI.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\testeCacheI.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# Error: ELAB1_0011: testeCacheI.bde(testeCacheI.vhd) : (74, 0): Port "Clcok" is on entity "CacheIeRAM" but not on the component declaration.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/CacheIeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde'.
# DRC: testeCacheI.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\testeCacheI.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\testeCacheI.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (99): Length of actual parameter (32) does not match the length of formal parameter "dadoOut" (16) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (99): Length of actual parameter (32) does not match the length of formal parameter "dadoOut" (16) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/RAM.vhd $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (99): Length of actual parameter (16) does not match the length of formal parameter "ender" (8) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Could not find file: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\RAM.vhd
# CacheIeRAM: Updating instances of symbol 'Ram' from library 'hierarquiaDeMemoria' (U2)
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd $dsn/src/Ram.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 8 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\Ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (99): Length of actual parameter (32) does not match the length of formal parameter "dadoOut" (8) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# CacheIeRAM: Updating instances of symbol 'Ram' from library 'hierarquiaDeMemoria' (U2)
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd $dsn/src/Ram.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\Ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 CacheIeRAM.vhd (110): Length of actual parameter (8) does not match the length of formal parameter "data_out" (32) (from component).
# ELAB2: Last instance before error: /testeCacheI/U2/U3
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquiaDeMemoria -2002  $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde $dsn/src/TB_CacheI.bde $dsn/src/testeCacheI.bde $dsn/src/CacheIeRAM.bde $dsn/src/CacheI.vhd $dsn/src/Ram.vhd
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde'.
# DRC: Warning: CacheIeRAM.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\compile\CacheIeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheIeRAM.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# File: .\..\compile\TB_CacheI.vhd
# Compile Entity "TB_CacheI"
# Compile Architecture "TB_CacheI" of Entity "TB_CacheI"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: .\..\compile\CacheIeRAM.vhd
# Compile Entity "CacheIeRAM"
# Compile Architecture "CacheIeRAM" of Entity "CacheIeRAM"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\CacheI.vhd
# Compile Entity "CacheI"
# Compile Architecture "comportamental" of Entity "CacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\Ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+testeCacheI testeCacheI testeCacheI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  TOP instance.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8778 kB (elbread=1280 elab2=7359 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquiaDeMemoria\hierarquiaDeMemoria\src\wave.asdb
#  23:55, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquiaDeMemoria/hierarquiaDeMemoria/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeCacheI/U2/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeCacheI/U2/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  TOP instance.
endsim
# KERNEL: stopped at time: 1157480 ns
# VSIM: Simulation has finished.
