#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 24 21:35:27 2022
# Process ID: 8208
# Current directory: Y:/Programs/cod_projects/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log pdu_cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdu_cpu.tcl
# Log file: Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/pdu_cpu.vds
# Journal file: Y:/Programs/cod_projects/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pdu_cpu.tcl -notrace
Command: synth_design -top pdu_cpu -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8344 
WARNING: [Synth 8-6901] identifier 'instruction' is used before its declaration [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 703.773 ; gain = 182.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdu_cpu' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/pdu_cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pdu' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:1]
	Parameter STOP bound to: 2'b00 
	Parameter STEP bound to: 2'b01 
	Parameter RUN bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:407]
INFO: [Synth 8-226] default block is never used [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:446]
WARNING: [Synth 8-5788] Register x_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:132]
WARNING: [Synth 8-5788] Register x_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:133]
WARNING: [Synth 8-5788] Register btn_db_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:165]
WARNING: [Synth 8-5788] Register btn_db_1r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:89]
WARNING: [Synth 8-5788] Register swx_data_r_reg in module pdu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:355]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/imports/cod_projects/pdu-v1.1.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_pl' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'instrcution_memory' [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/.Xil/Vivado-8208-AA8B/realtime/instrcution_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instrcution_memory' (3#1) [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/.Xil/Vivado-8208-AA8B/realtime/instrcution_memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'instrcution_memory' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:127]
INFO: [Synth 8-6157] synthesizing module 'RF' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/RF.v:23]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (4#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard_detection_unit' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:23]
WARNING: [Synth 8-151] case item 7'b0100011 is unreachable [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_detection_unit' (5#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_32' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/mux_2_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_32' (8#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/mux_2_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_unit' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_unit' (9#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_3_32' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/mux_3_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_32' (10#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/mux_3_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/.Xil/Vivado-8208-AA8B/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/.Xil/Vivado-8208-AA8B/realtime/data_memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_memory' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:290]
WARNING: [Synth 8-689] width (12) of port connection 'dpra' does not match port width (8) of module 'data_memory' [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:292]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pl' (13#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/cpu_pl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pdu_cpu' (14#1) [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/pdu_cpu.v:23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[30]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[14]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[13]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[12]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design Hazard_detection_unit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[11]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[10]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[9]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 748.891 ; gain = 227.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 748.891 ; gain = 227.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 748.891 ; gain = 227.375
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory/instrcution_memory_in_context.xdc] for cell 'c1/i1'
Finished Parsing XDC File [y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory/instrcution_memory_in_context.xdc] for cell 'c1/i1'
Parsing XDC File [y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'c1/d1'
Finished Parsing XDC File [y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'c1/d1'
Parsing XDC File [Y:/Programs/cod_projects/lab5/lab5.srcs/constrs_1/imports/cod_projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Y:/Programs/cod_projects/lab5/lab5.srcs/constrs_1/imports/cod_projects/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Programs/cod_projects/lab5/lab5.srcs/constrs_1/imports/cod_projects/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pdu_cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pdu_cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 894.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for c1/i1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c1/d1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pdu'
INFO: [Synth 8-5546] ROM "x_hd_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/Programs/cod_projects/lab5/lab5.srcs/sources_1/new/alu.v:36]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                    STEP |                              010 |                               01
                     RUN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pdu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pdu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module Hazard_detection_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module mux_2_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
Module mux_3_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module cpu_pl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	                5 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x_hd_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c1/reg_scr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[11]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[10]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[9]
WARNING: [Synth 8-3331] design cpu_pl has unconnected port chk_addr[8]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][28] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[28]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[28]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][24] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[24]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[24]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][20] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[20]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[20]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][29] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[29]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[29]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][25] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[25]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[25]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][21] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[21]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[21]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[5]' (FDR) to 'c1/ctrl_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][30] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[30]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[30]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[30]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][26] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[26]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[26]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][22] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[22]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[22]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][14] )
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[14]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[10]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][6] )
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[6]' (FDR) to 'c1/ctrl_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[31]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][27] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[27]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[27]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[27]' (FDR) to 'c1/ctrl_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][23] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[23]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/imm_reg[23]' (FDR) to 'c1/imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[23]' (FDR) to 'c1/ctrl_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][19] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[19]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[19]' (FDR) to 'c1/ctrl_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[15]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[15]' (FDR) to 'c1/ctrl_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[11]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[11]' (FDR) to 'c1/ctrl_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[7]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/ctrl_reg[7]' (FDR) to 'c1/ctrl_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/r1/\rf_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[3]' (FDR) to 'c1/ctrlm_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/\ctrl_reg[3] )
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[3]' (FDR) to 'c1/ctrlw_reg[29]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[29]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[7]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[11]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[15]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[19]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[23]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[27]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[30]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[29]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[28]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[26]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[25]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[24]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[22]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[21]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[20]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[14]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[10]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[6]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlm_reg[5]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[25]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[21]' (FDR) to 'c1/ctrlw_reg[5]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[5]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[28]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[24]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[20]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[26]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[22]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[14]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/ctrlw_reg[10]' (FDR) to 'c1/ctrlw_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c1/\ctrlw_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 894.773 ; gain = 373.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 932.012 ; gain = 410.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'c1/pcd_reg[0]' (FDRE) to 'c1/pcin_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 962.996 ; gain = 441.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |instrcution_memory |         1|
|2     |data_memory        |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |data_memory        |     1|
|2     |instrcution_memory |     1|
|3     |BUFG               |     4|
|4     |CARRY4             |    63|
|5     |LUT1               |     6|
|6     |LUT2               |   123|
|7     |LUT3               |    69|
|8     |LUT4               |   184|
|9     |LUT5               |   339|
|10    |LUT6               |  1207|
|11    |MUXF7              |   384|
|12    |MUXF8              |   172|
|13    |FDCE               |   250|
|14    |FDPE               |    90|
|15    |FDRE               |  1494|
|16    |LDC                |    21|
|17    |IBUF               |    23|
|18    |OBUF               |    35|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4560|
|2     |  c1     |cpu_pl |  3628|
|3     |    a1   |alu    |    47|
|4     |    p1   |pc     |   382|
|5     |    r1   |RF     |  2444|
|6     |  p1     |pdu    |   870|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.629 ; gain = 446.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 967.629 ; gain = 300.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 967.629 ; gain = 446.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 983.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDC => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 983.738 ; gain = 692.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 983.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/Programs/cod_projects/lab5/lab5.runs/synth_1/pdu_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pdu_cpu_utilization_synth.rpt -pb pdu_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 21:36:26 2022...
