Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 11 11:42:46 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.537        0.000                      0                  700        0.055        0.000                      0                  700        4.500        0.000                       0                   287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.537        0.000                      0                  700        0.055        0.000                      0                  700        4.500        0.000                       0                   287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X53Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X53Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X53Y47         FDRE (Setup_fdre_C_CE)      -0.205    14.894    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDSE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDSE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDSE (Setup_fdse_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 5.113ns (55.571%)  route 4.088ns (44.429%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.334    13.262    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.386 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7/O
                         net (fo=1, routed)           0.514    13.900    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_7_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.333    14.357    masterTest/test_mult/mult_n_0
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.952    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 5.113ns (54.757%)  route 4.225ns (45.243%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 f  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.366    13.293    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.417 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=1, routed)           0.953    14.370    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.494 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.494    masterTest/test_mult/mult_n_18
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/C
                         clock pessimism              0.298    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X52Y47         FDRE (Setup_fdre_C_D)        0.077    15.198    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 4.989ns (54.765%)  route 4.121ns (45.235%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.572     5.156    masterTest/test_mult/CLK
    SLICE_X52Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.478     5.634 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/Q
                         net (fo=20, routed)          0.842     6.477    masterTest/test_mult/mult/Q[5]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.775 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.415     7.190    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841    11.031 r  masterTest/test_mult/mult/p0/P[5]
                         net (fo=11, routed)          1.069    12.100    masterTest/test_mult/mult/p0_n_100
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    12.224 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4/O
                         net (fo=1, routed)           0.579    12.803    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_4_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.927 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2/O
                         net (fo=4, routed)           0.693    13.620    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_2_n_0
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.744 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[4]_i_1/O
                         net (fo=1, routed)           0.523    14.266    masterTest/test_mult/mult_n_20
    SLICE_X53Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.453    14.858    masterTest/test_mult/CLK
    SLICE_X53Y47         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)       -0.081    15.018    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 masterTest/test_mult/M_product_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.250ns (54.546%)  route 0.208ns (45.454%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.567     1.511    masterTest/test_mult/CLK
    SLICE_X55Y49         FDRE                                         r  masterTest/test_mult/M_product_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  masterTest/test_mult/M_product_q_reg[13]/Q
                         net (fo=1, routed)           0.208     1.860    masterTest/test_mult/M_test_mult_out[13]
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.905 r  masterTest/test_mult/M_s_reg_q[13]_i_3/O
                         net (fo=1, routed)           0.000     1.905    masterTest/booleantest/M_s_reg_q_reg[13]_0
    SLICE_X56Y52         MUXF7 (Prop_muxf7_I1_O)      0.064     1.969 r  masterTest/booleantest/M_s_reg_q_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.969    masterTest/booleantest_n_7
    SLICE_X56Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/CLK
    SLICE_X56Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.134     1.914    masterTest/M_s_reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 masterTest/test_mult/M_product_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.274ns (62.202%)  route 0.167ns (37.798%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    masterTest/test_mult/CLK
    SLICE_X56Y48         FDRE                                         r  masterTest/test_mult/M_product_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  masterTest/test_mult/M_product_q_reg[6]/Q
                         net (fo=1, routed)           0.167     1.843    masterTest/test_mult/M_test_mult_out[6]
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  masterTest/test_mult/M_s_reg_q[6]_i_3/O
                         net (fo=1, routed)           0.000     1.888    masterTest/subberTest/M_s_reg_q_reg[6]_0
    SLICE_X57Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     1.953 r  masterTest/subberTest/M_s_reg_q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.953    masterTest/subberTest_n_2
    SLICE_X57Y51         FDRE                                         r  masterTest/M_s_reg_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/CLK
    SLICE_X57Y51         FDRE                                         r  masterTest/M_s_reg_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    masterTest/M_s_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 masterTest/test_mult/M_product_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.261ns (49.857%)  route 0.262ns (50.143%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.567     1.511    masterTest/test_mult/CLK
    SLICE_X55Y48         FDRE                                         r  masterTest/test_mult/M_product_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  masterTest/test_mult/M_product_q_reg[15]/Q
                         net (fo=1, routed)           0.262     1.914    masterTest/test_mult/M_test_mult_out[15]
    SLICE_X56Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  masterTest/test_mult/M_s_reg_q[15]_i_3__0/O
                         net (fo=1, routed)           0.000     1.959    masterTest/booleantest/M_s_reg_q_reg[15]_2
    SLICE_X56Y52         MUXF7 (Prop_muxf7_I1_O)      0.075     2.034 r  masterTest/booleantest/M_s_reg_q_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.034    masterTest/booleantest_n_5
    SLICE_X56Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/CLK
    SLICE_X56Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.134     1.914    masterTest/M_s_reg_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/M_checkoffflag_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/test_mult/Q[0]
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/test_mult/CLK
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[3]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    masterTest/test_mult/M_checkoffflag_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/M_checkoffflag_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/test_mult/Q[0]
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/test_mult/CLK
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    masterTest/test_mult/M_checkoffflag_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/M_checkoffflag_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/test_mult/Q[0]
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/test_mult/CLK
    SLICE_X56Y50         FDRE                                         r  masterTest/test_mult/M_checkoffflag_q_reg[5]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_R)         0.009     1.789    masterTest/test_mult/M_checkoffflag_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 masterTest/test_mult/M_product_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.251ns (49.168%)  route 0.259ns (50.832%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.567     1.511    masterTest/test_mult/CLK
    SLICE_X55Y48         FDRE                                         r  masterTest/test_mult/M_product_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  masterTest/test_mult/M_product_q_reg[0]/Q
                         net (fo=1, routed)           0.259     1.911    masterTest/test_mult/M_test_mult_out[0]
    SLICE_X57Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.956 r  masterTest/test_mult/M_s_reg_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.956    masterTest/booleantest/M_s_reg_q_reg[0]_0
    SLICE_X57Y52         MUXF7 (Prop_muxf7_I1_O)      0.065     2.021 r  masterTest/booleantest/M_s_reg_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.021    masterTest/booleantest_n_15
    SLICE_X57Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/CLK
    SLICE_X57Y52         FDRE                                         r  masterTest/M_s_reg_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.105     1.885    masterTest/M_s_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/shrTest/M_checkoff_reg_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/shrTest/Q[0]
    SLICE_X57Y50         FDRE                                         r  masterTest/shrTest/M_checkoff_reg_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/shrTest/CLK
    SLICE_X57Y50         FDRE                                         r  masterTest/shrTest/M_checkoff_reg_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_R)        -0.018     1.762    masterTest/shrTest/M_checkoff_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/shrTest/M_checkoff_reg_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/shrTest/Q[0]
    SLICE_X57Y50         FDRE                                         r  masterTest/shrTest/M_checkoff_reg_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/shrTest/CLK
    SLICE_X57Y50         FDRE                                         r  masterTest/shrTest/M_checkoff_reg_q_reg[7]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_R)        -0.018     1.762    masterTest/shrTest/M_checkoff_reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/sraTest/M_checkoff_reg_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.569     1.513    reset_cond/CLK
    SLICE_X57Y49         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=229, routed)         0.266     1.919    masterTest/sraTest/Q[0]
    SLICE_X57Y50         FDRE                                         r  masterTest/sraTest/M_checkoff_reg_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.835     2.025    masterTest/sraTest/CLK
    SLICE_X57Y50         FDRE                                         r  masterTest/sraTest/M_checkoff_reg_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_R)        -0.018     1.762    masterTest/sraTest/M_checkoff_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   seg/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   seg/ctr/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C



