LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY CLKGen IS
PORT
(
	RESETn : in std_logic;		
	CLK50M : in std_logic;
	CLK90M : out std_logic;
	CLK72M : out std_logic;
	CLK18M : out std_logic;
	LOCKED : out std_logic
);
END CLKGen;

ARCHITECTURE RTL OF CLKGen IS

component PLL_Core IS
PORT
(
	areset : IN STD_LOGIC  := '0';
	inclk0 : IN STD_LOGIC  := '0';
	c0 : OUT STD_LOGIC ;
	c1 : OUT STD_LOGIC ;
	c2 : OUT STD_LOGIC ;
	locked : OUT STD_LOGIC
);
end component;

begin

U0:PLL_Core
PORT MAP
(
	areset => RESETn,
	inclk0 => CLK50M,
	c0 => CLK90M,
	c1 => CLK72M,
	c2 => CLK18M,
	locked => LOCKED
);

END RTL;