-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
-- Date        : Mon May 22 11:34:50 2017
-- Host        : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ BD_microblaze_3_0_sim_netlist.vhdl
-- Design      : BD_microblaze_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti is
  port (
    \saved_load_get_reg[23]\ : out STD_LOGIC;
    wb_read_msb_doublet_sel : out STD_LOGIC;
    \M_AXI_DP_WDATA[31]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \saved_load_get_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_reverse_mem_access : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    \EX_Op3_reg[16]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_byte_access : in STD_LOGIC;
    mem_doublet_access : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti is
  signal \mem_byte_selects_reg_n_0_[1]\ : STD_LOGIC;
  signal mem_reverse_byteorder : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \wb_read_lsb_1_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \wb_read_lsb_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \wb_read_lsb_sel[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wb_read_lsb_1_sel[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wb_read_lsb_sel[0]_i_1\ : label is "soft_lutpair0";
begin
\MEM_DataBus_Byte_Enable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(3),
      Q => \M_AXI_DP_WDATA[31]\(3),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(2),
      Q => \M_AXI_DP_WDATA[31]\(2),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(1),
      Q => \M_AXI_DP_WDATA[31]\(1),
      R => sync_reset
    );
\MEM_DataBus_Byte_Enable_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(0),
      Q => \M_AXI_DP_WDATA[31]\(0),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(35),
      Q => \M_AXI_DP_WDATA[31]\(35),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(25),
      Q => \M_AXI_DP_WDATA[31]\(25),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(24),
      Q => \M_AXI_DP_WDATA[31]\(24),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(23),
      Q => \M_AXI_DP_WDATA[31]\(23),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(22),
      Q => \M_AXI_DP_WDATA[31]\(22),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(21),
      Q => \M_AXI_DP_WDATA[31]\(21),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(20),
      Q => \M_AXI_DP_WDATA[31]\(20),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(19),
      Q => \M_AXI_DP_WDATA[31]\(19),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(18),
      Q => \M_AXI_DP_WDATA[31]\(18),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(17),
      Q => \M_AXI_DP_WDATA[31]\(17),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(16),
      Q => \M_AXI_DP_WDATA[31]\(16),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(34),
      Q => \M_AXI_DP_WDATA[31]\(34),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(15),
      Q => \M_AXI_DP_WDATA[31]\(15),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(14),
      Q => \M_AXI_DP_WDATA[31]\(14),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(13),
      Q => \M_AXI_DP_WDATA[31]\(13),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(12),
      Q => \M_AXI_DP_WDATA[31]\(12),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(11),
      Q => \M_AXI_DP_WDATA[31]\(11),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(10),
      Q => \M_AXI_DP_WDATA[31]\(10),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(9),
      Q => \M_AXI_DP_WDATA[31]\(9),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(8),
      Q => \M_AXI_DP_WDATA[31]\(8),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(7),
      Q => \M_AXI_DP_WDATA[31]\(7),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(6),
      Q => \M_AXI_DP_WDATA[31]\(6),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(33),
      Q => \M_AXI_DP_WDATA[31]\(33),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(5),
      Q => \M_AXI_DP_WDATA[31]\(5),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(4),
      Q => \M_AXI_DP_WDATA[31]\(4),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(32),
      Q => \M_AXI_DP_WDATA[31]\(32),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(31),
      Q => \M_AXI_DP_WDATA[31]\(31),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(30),
      Q => \M_AXI_DP_WDATA[31]\(30),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(29),
      Q => \M_AXI_DP_WDATA[31]\(29),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(28),
      Q => \M_AXI_DP_WDATA[31]\(28),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(27),
      Q => \M_AXI_DP_WDATA[31]\(27),
      R => sync_reset
    );
\MEM_DataBus_Write_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \EX_Op3_reg[16]\(26),
      Q => \M_AXI_DP_WDATA[31]\(26),
      R => sync_reset
    );
\mem_byte_selects_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => D(1),
      Q => p_0_in,
      R => sync_reset
    );
\mem_byte_selects_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => D(0),
      Q => \mem_byte_selects_reg_n_0_[1]\,
      R => sync_reset
    );
mem_reverse_byteorder_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_reverse_mem_access,
      Q => mem_reverse_byteorder,
      R => sync_reset
    );
\wb_read_lsb_1_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_doublet_access,
      I2 => mem_reverse_byteorder,
      O => \wb_read_lsb_1_sel[0]_i_1_n_0\
    );
\wb_read_lsb_1_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_1_sel[0]_i_1_n_0\,
      Q => \saved_load_get_reg[23]\,
      R => sync_reset
    );
\wb_read_lsb_sel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => p_0_in,
      I1 => mem_byte_access,
      I2 => mem_doublet_access,
      I3 => mem_reverse_byteorder,
      O => \wb_read_lsb_sel[0]_i_1_n_0\
    );
\wb_read_lsb_sel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \mem_byte_selects_reg_n_0_[1]\,
      I1 => mem_byte_access,
      I2 => mem_reverse_byteorder,
      O => \wb_read_lsb_sel[1]_i_1_n_0\
    );
\wb_read_lsb_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_sel[0]_i_1_n_0\,
      Q => \saved_load_get_reg[31]\(1),
      R => sync_reset
    );
\wb_read_lsb_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \wb_read_lsb_sel[1]_i_1_n_0\,
      Q => \saved_load_get_reg[31]\(0),
      R => sync_reset
    );
wb_read_msb_doublet_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => mem_reverse_byteorder,
      Q => wb_read_msb_doublet_sel,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface is
  port (
    active_access_d1 : out STD_LOGIC;
    active_access : out STD_LOGIC;
    MEM_DAXI_Data_Strobe : out STD_LOGIC;
    wb_dext_Data_Strobe : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_access_completed0 : in STD_LOGIC;
    MEM_DataBus_Write_reg : in STD_LOGIC;
    MEM_DataBus_Write_reg_0 : in STD_LOGIC;
    MEM_DataBus_Write_reg_1 : in STD_LOGIC;
    new_request : in STD_LOGIC;
    mem_databus_access : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_cmd_i_reg\ : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface is
  signal \^mem_daxi_data_strobe\ : STD_LOGIC;
  signal \^active_access\ : STD_LOGIC;
  signal active_access_i_1_n_0 : STD_LOGIC;
begin
  MEM_DAXI_Data_Strobe <= \^mem_daxi_data_strobe\;
  active_access <= \^active_access\;
M_AXI_DP_ARVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => MEM_DataBus_Write_reg_1,
      Q => D(0),
      R => '0'
    );
M_AXI_DP_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => MEM_DataBus_Write_reg,
      Q => D(2),
      R => '0'
    );
M_AXI_DP_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => MEM_DataBus_Write_reg_0,
      Q => D(1),
      R => '0'
    );
WB_DAXI_Data_Strobe_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^mem_daxi_data_strobe\,
      Q => wb_dext_Data_Strobe,
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(31),
      Q => Q(31),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(21),
      Q => Q(21),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(20),
      Q => Q(20),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(19),
      Q => Q(19),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(18),
      Q => Q(18),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(17),
      Q => Q(17),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(16),
      Q => Q(16),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(15),
      Q => Q(15),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(14),
      Q => Q(14),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(13),
      Q => Q(13),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(12),
      Q => Q(12),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(30),
      Q => Q(30),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(11),
      Q => Q(11),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(10),
      Q => Q(10),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(9),
      Q => Q(9),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(8),
      Q => Q(8),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(7),
      Q => Q(7),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(6),
      Q => Q(6),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(5),
      Q => Q(5),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(4),
      Q => Q(4),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(3),
      Q => Q(3),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(2),
      Q => Q(2),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(29),
      Q => Q(29),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(1),
      Q => Q(1),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(0),
      Q => Q(0),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(28),
      Q => Q(28),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(27),
      Q => Q(27),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(26),
      Q => Q(26),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(25),
      Q => Q(25),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(24),
      Q => Q(24),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(23),
      Q => Q(23),
      R => sync_reset
    );
\WB_DAXI_Read_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => M_AXI_DP_RVALID(0),
      D => M_AXI_DP_RDATA(22),
      Q => Q(22),
      R => sync_reset
    );
active_access_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^active_access\,
      Q => active_access_d1,
      R => sync_reset
    );
active_access_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0E0E"
    )
        port map (
      I0 => \^active_access\,
      I1 => new_request,
      I2 => sync_reset,
      I3 => mem_databus_access,
      I4 => \Serial_Dbg_Intf.force_stop_cmd_i_reg\,
      I5 => mem_access_completed0,
      O => active_access_i_1_n_0
    );
active_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => active_access_i_1_n_0,
      Q => \^active_access\,
      R => '0'
    );
mem_access_completed_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_access_completed0,
      Q => \^mem_daxi_data_strobe\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    SRI : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => mem_valid_reg,
      O => D(0),
      SRI => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    carry_0 : in STD_LOGIC;
    S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_17 : entity is "MB_AND2B1L";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_17 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => carry_0,
      O => D(0),
      SRI => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \Using_FPGA.DSP48E1_I1_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Clk : in STD_LOGIC;
    \Gen_Access_Counter.Count_reg[0][0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1 is
  signal \Using_FPGA.DSP48E1_I1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_1\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_10\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_11\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_12\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_13\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_14\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_15\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_16\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_17\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_18\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_19\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_2\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_20\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_21\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_22\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_23\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_24\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_25\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_26\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_27\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_28\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_29\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_3\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_30\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_31\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_32\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_33\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_34\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_35\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_36\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_37\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_38\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_39\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_4\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_40\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_41\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_42\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_43\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_44\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_45\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_46\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_47\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_48\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_49\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_5\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_50\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_51\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_52\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_53\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_54\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_55\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_56\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_57\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_6\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_7\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_8\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_9\ : STD_LOGIC;
  signal c0_bd_p : STD_LOGIC_VECTOR ( 0 to 30 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Using_FPGA.DSP48E1_I1\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.DSP48E1_I1\ : label is "PRIMITIVE";
begin
\Using_FPGA.DSP48E1_I1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"FFFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"FFFFFFFFFFFF",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => \Gen_Access_Counter.Count_reg[0][0]\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \Using_FPGA.DSP48E1_I1_n_24\,
      ACOUT(28) => \Using_FPGA.DSP48E1_I1_n_25\,
      ACOUT(27) => \Using_FPGA.DSP48E1_I1_n_26\,
      ACOUT(26) => \Using_FPGA.DSP48E1_I1_n_27\,
      ACOUT(25) => \Using_FPGA.DSP48E1_I1_n_28\,
      ACOUT(24) => \Using_FPGA.DSP48E1_I1_n_29\,
      ACOUT(23) => \Using_FPGA.DSP48E1_I1_n_30\,
      ACOUT(22) => \Using_FPGA.DSP48E1_I1_n_31\,
      ACOUT(21) => \Using_FPGA.DSP48E1_I1_n_32\,
      ACOUT(20) => \Using_FPGA.DSP48E1_I1_n_33\,
      ACOUT(19) => \Using_FPGA.DSP48E1_I1_n_34\,
      ACOUT(18) => \Using_FPGA.DSP48E1_I1_n_35\,
      ACOUT(17) => \Using_FPGA.DSP48E1_I1_n_36\,
      ACOUT(16) => \Using_FPGA.DSP48E1_I1_n_37\,
      ACOUT(15) => \Using_FPGA.DSP48E1_I1_n_38\,
      ACOUT(14) => \Using_FPGA.DSP48E1_I1_n_39\,
      ACOUT(13) => \Using_FPGA.DSP48E1_I1_n_40\,
      ACOUT(12) => \Using_FPGA.DSP48E1_I1_n_41\,
      ACOUT(11) => \Using_FPGA.DSP48E1_I1_n_42\,
      ACOUT(10) => \Using_FPGA.DSP48E1_I1_n_43\,
      ACOUT(9) => \Using_FPGA.DSP48E1_I1_n_44\,
      ACOUT(8) => \Using_FPGA.DSP48E1_I1_n_45\,
      ACOUT(7) => \Using_FPGA.DSP48E1_I1_n_46\,
      ACOUT(6) => \Using_FPGA.DSP48E1_I1_n_47\,
      ACOUT(5) => \Using_FPGA.DSP48E1_I1_n_48\,
      ACOUT(4) => \Using_FPGA.DSP48E1_I1_n_49\,
      ACOUT(3) => \Using_FPGA.DSP48E1_I1_n_50\,
      ACOUT(2) => \Using_FPGA.DSP48E1_I1_n_51\,
      ACOUT(1) => \Using_FPGA.DSP48E1_I1_n_52\,
      ACOUT(0) => \Using_FPGA.DSP48E1_I1_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => \Gen_Access_Counter.Count_reg[0][0]\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \Using_FPGA.DSP48E1_I1_n_6\,
      BCOUT(16) => \Using_FPGA.DSP48E1_I1_n_7\,
      BCOUT(15) => \Using_FPGA.DSP48E1_I1_n_8\,
      BCOUT(14) => \Using_FPGA.DSP48E1_I1_n_9\,
      BCOUT(13) => \Using_FPGA.DSP48E1_I1_n_10\,
      BCOUT(12) => \Using_FPGA.DSP48E1_I1_n_11\,
      BCOUT(11) => \Using_FPGA.DSP48E1_I1_n_12\,
      BCOUT(10) => \Using_FPGA.DSP48E1_I1_n_13\,
      BCOUT(9) => \Using_FPGA.DSP48E1_I1_n_14\,
      BCOUT(8) => \Using_FPGA.DSP48E1_I1_n_15\,
      BCOUT(7) => \Using_FPGA.DSP48E1_I1_n_16\,
      BCOUT(6) => \Using_FPGA.DSP48E1_I1_n_17\,
      BCOUT(5) => \Using_FPGA.DSP48E1_I1_n_18\,
      BCOUT(4) => \Using_FPGA.DSP48E1_I1_n_19\,
      BCOUT(3) => \Using_FPGA.DSP48E1_I1_n_20\,
      BCOUT(2) => \Using_FPGA.DSP48E1_I1_n_21\,
      BCOUT(1) => \Using_FPGA.DSP48E1_I1_n_22\,
      BCOUT(0) => \Using_FPGA.DSP48E1_I1_n_23\,
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \Using_FPGA.DSP48E1_I1_n_0\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \Using_FPGA.DSP48E1_I1_n_54\,
      CARRYOUT(2) => \Using_FPGA.DSP48E1_I1_n_55\,
      CARRYOUT(1) => \Using_FPGA.DSP48E1_I1_n_56\,
      CARRYOUT(0) => \Using_FPGA.DSP48E1_I1_n_57\,
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => Clk,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \Using_FPGA.DSP48E1_I1_n_1\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \Using_FPGA.DSP48E1_I1_n_2\,
      P(47) => c0_bd_p(0),
      P(46) => c0_bd_p(1),
      P(45) => c0_bd_p(2),
      P(44) => c0_bd_p(3),
      P(43) => c0_bd_p(4),
      P(42) => c0_bd_p(5),
      P(41) => c0_bd_p(6),
      P(40) => c0_bd_p(7),
      P(39) => c0_bd_p(8),
      P(38) => c0_bd_p(9),
      P(37) => c0_bd_p(10),
      P(36) => c0_bd_p(11),
      P(35) => c0_bd_p(12),
      P(34) => c0_bd_p(13),
      P(33) => c0_bd_p(14),
      P(32) => c0_bd_p(15),
      P(31) => c0_bd_p(16),
      P(30) => c0_bd_p(17),
      P(29) => c0_bd_p(18),
      P(28) => c0_bd_p(19),
      P(27) => c0_bd_p(20),
      P(26) => c0_bd_p(21),
      P(25) => c0_bd_p(22),
      P(24) => c0_bd_p(23),
      P(23) => c0_bd_p(24),
      P(22) => c0_bd_p(25),
      P(21) => c0_bd_p(26),
      P(20) => c0_bd_p(27),
      P(19) => c0_bd_p(28),
      P(18) => c0_bd_p(29),
      P(17) => c0_bd_p(30),
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => \Using_FPGA.DSP48E1_I1_n_3\,
      PATTERNDETECT => \Using_FPGA.DSP48E1_I1_n_4\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \Using_FPGA.DSP48E1_I1_0\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \Using_FPGA.DSP48E1_I1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized1\ is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.DSP48E1_I1_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized1\ : entity is "MB_DSP48E1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized1\ is
  signal \Using_FPGA.DSP48E1_I1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_1\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_10\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_11\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_12\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_13\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_14\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_15\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_16\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_17\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_18\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_19\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_2\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_20\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_21\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_22\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_23\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_24\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_25\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_26\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_27\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_28\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_29\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_3\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_30\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_31\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_32\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_33\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_34\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_35\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_36\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_37\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_38\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_39\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_4\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_40\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_41\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_42\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_43\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_44\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_45\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_46\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_47\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_48\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_49\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_5\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_50\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_51\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_52\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_53\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_54\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_55\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_56\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_57\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_6\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_7\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_8\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_9\ : STD_LOGIC;
  signal c1_ad_p : STD_LOGIC_VECTOR ( 0 to 47 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Using_FPGA.DSP48E1_I1\ : label is "{SYNTH-12 {cell *THIS*}}";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.DSP48E1_I1\ : label is "PRIMITIVE";
begin
\Using_FPGA.DSP48E1_I1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"FFFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"FFFFFFFFFFFF",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \Using_FPGA.DSP48E1_I1_n_24\,
      ACOUT(28) => \Using_FPGA.DSP48E1_I1_n_25\,
      ACOUT(27) => \Using_FPGA.DSP48E1_I1_n_26\,
      ACOUT(26) => \Using_FPGA.DSP48E1_I1_n_27\,
      ACOUT(25) => \Using_FPGA.DSP48E1_I1_n_28\,
      ACOUT(24) => \Using_FPGA.DSP48E1_I1_n_29\,
      ACOUT(23) => \Using_FPGA.DSP48E1_I1_n_30\,
      ACOUT(22) => \Using_FPGA.DSP48E1_I1_n_31\,
      ACOUT(21) => \Using_FPGA.DSP48E1_I1_n_32\,
      ACOUT(20) => \Using_FPGA.DSP48E1_I1_n_33\,
      ACOUT(19) => \Using_FPGA.DSP48E1_I1_n_34\,
      ACOUT(18) => \Using_FPGA.DSP48E1_I1_n_35\,
      ACOUT(17) => \Using_FPGA.DSP48E1_I1_n_36\,
      ACOUT(16) => \Using_FPGA.DSP48E1_I1_n_37\,
      ACOUT(15) => \Using_FPGA.DSP48E1_I1_n_38\,
      ACOUT(14) => \Using_FPGA.DSP48E1_I1_n_39\,
      ACOUT(13) => \Using_FPGA.DSP48E1_I1_n_40\,
      ACOUT(12) => \Using_FPGA.DSP48E1_I1_n_41\,
      ACOUT(11) => \Using_FPGA.DSP48E1_I1_n_42\,
      ACOUT(10) => \Using_FPGA.DSP48E1_I1_n_43\,
      ACOUT(9) => \Using_FPGA.DSP48E1_I1_n_44\,
      ACOUT(8) => \Using_FPGA.DSP48E1_I1_n_45\,
      ACOUT(7) => \Using_FPGA.DSP48E1_I1_n_46\,
      ACOUT(6) => \Using_FPGA.DSP48E1_I1_n_47\,
      ACOUT(5) => \Using_FPGA.DSP48E1_I1_n_48\,
      ACOUT(4) => \Using_FPGA.DSP48E1_I1_n_49\,
      ACOUT(3) => \Using_FPGA.DSP48E1_I1_n_50\,
      ACOUT(2) => \Using_FPGA.DSP48E1_I1_n_51\,
      ACOUT(1) => \Using_FPGA.DSP48E1_I1_n_52\,
      ACOUT(0) => \Using_FPGA.DSP48E1_I1_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => D(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \Using_FPGA.DSP48E1_I1_n_6\,
      BCOUT(16) => \Using_FPGA.DSP48E1_I1_n_7\,
      BCOUT(15) => \Using_FPGA.DSP48E1_I1_n_8\,
      BCOUT(14) => \Using_FPGA.DSP48E1_I1_n_9\,
      BCOUT(13) => \Using_FPGA.DSP48E1_I1_n_10\,
      BCOUT(12) => \Using_FPGA.DSP48E1_I1_n_11\,
      BCOUT(11) => \Using_FPGA.DSP48E1_I1_n_12\,
      BCOUT(10) => \Using_FPGA.DSP48E1_I1_n_13\,
      BCOUT(9) => \Using_FPGA.DSP48E1_I1_n_14\,
      BCOUT(8) => \Using_FPGA.DSP48E1_I1_n_15\,
      BCOUT(7) => \Using_FPGA.DSP48E1_I1_n_16\,
      BCOUT(6) => \Using_FPGA.DSP48E1_I1_n_17\,
      BCOUT(5) => \Using_FPGA.DSP48E1_I1_n_18\,
      BCOUT(4) => \Using_FPGA.DSP48E1_I1_n_19\,
      BCOUT(3) => \Using_FPGA.DSP48E1_I1_n_20\,
      BCOUT(2) => \Using_FPGA.DSP48E1_I1_n_21\,
      BCOUT(1) => \Using_FPGA.DSP48E1_I1_n_22\,
      BCOUT(0) => \Using_FPGA.DSP48E1_I1_n_23\,
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \Using_FPGA.DSP48E1_I1_n_0\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \Using_FPGA.DSP48E1_I1_n_54\,
      CARRYOUT(2) => \Using_FPGA.DSP48E1_I1_n_55\,
      CARRYOUT(1) => \Using_FPGA.DSP48E1_I1_n_56\,
      CARRYOUT(0) => \Using_FPGA.DSP48E1_I1_n_57\,
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => Clk,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \Using_FPGA.DSP48E1_I1_n_1\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \Using_FPGA.DSP48E1_I1_n_2\,
      P(47) => c1_ad_p(0),
      P(46) => c1_ad_p(1),
      P(45) => c1_ad_p(2),
      P(44) => c1_ad_p(3),
      P(43) => c1_ad_p(4),
      P(42) => c1_ad_p(5),
      P(41) => c1_ad_p(6),
      P(40) => c1_ad_p(7),
      P(39) => c1_ad_p(8),
      P(38) => c1_ad_p(9),
      P(37) => c1_ad_p(10),
      P(36) => c1_ad_p(11),
      P(35) => c1_ad_p(12),
      P(34) => c1_ad_p(13),
      P(33) => c1_ad_p(14),
      P(32) => c1_ad_p(15),
      P(31) => c1_ad_p(16),
      P(30) => c1_ad_p(17),
      P(29) => c1_ad_p(18),
      P(28) => c1_ad_p(19),
      P(27) => c1_ad_p(20),
      P(26) => c1_ad_p(21),
      P(25) => c1_ad_p(22),
      P(24) => c1_ad_p(23),
      P(23) => c1_ad_p(24),
      P(22) => c1_ad_p(25),
      P(21) => c1_ad_p(26),
      P(20) => c1_ad_p(27),
      P(19) => c1_ad_p(28),
      P(18) => c1_ad_p(29),
      P(17) => c1_ad_p(30),
      P(16) => c1_ad_p(31),
      P(15) => c1_ad_p(32),
      P(14) => c1_ad_p(33),
      P(13) => c1_ad_p(34),
      P(12) => c1_ad_p(35),
      P(11) => c1_ad_p(36),
      P(10) => c1_ad_p(37),
      P(9) => c1_ad_p(38),
      P(8) => c1_ad_p(39),
      P(7) => c1_ad_p(40),
      P(6) => c1_ad_p(41),
      P(5) => c1_ad_p(42),
      P(4) => c1_ad_p(43),
      P(3) => c1_ad_p(44),
      P(2) => c1_ad_p(45),
      P(1) => c1_ad_p(46),
      P(0) => c1_ad_p(47),
      PATTERNBDETECT => \Using_FPGA.DSP48E1_I1_n_3\,
      PATTERNDETECT => \Using_FPGA.DSP48E1_I1_n_4\,
      PCIN(47 downto 0) => \Using_FPGA.DSP48E1_I1_0\(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \Using_FPGA.DSP48E1_I1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized3\ is
  port (
    \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    c1_stop_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_write_select_reg[0]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized3\ : entity is "MB_DSP48E1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized3\ is
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_10_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[4]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[8]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_1\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_10\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_106\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_107\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_108\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_109\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_11\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_110\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_111\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_112\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_113\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_114\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_115\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_116\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_117\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_118\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_119\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_12\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_120\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_121\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_122\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_123\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_124\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_125\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_126\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_127\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_128\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_129\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_13\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_130\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_131\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_132\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_133\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_134\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_135\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_136\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_137\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_138\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_139\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_14\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_140\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_141\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_142\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_143\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_144\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_145\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_146\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_147\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_148\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_149\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_15\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_150\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_151\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_152\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_153\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_16\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_17\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_18\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_19\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_2\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_20\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_21\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_22\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_23\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_24\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_25\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_26\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_27\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_28\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_29\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_3\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_30\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_31\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_32\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_33\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_34\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_35\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_36\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_37\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_38\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_39\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_4\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_40\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_41\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_42\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_43\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_44\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_45\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_46\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_47\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_48\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_49\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_5\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_50\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_51\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_52\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_53\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_54\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_55\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_56\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_57\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_58\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_59\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_6\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_60\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_61\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_62\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_63\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_64\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_65\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_66\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_67\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_68\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_69\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_7\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_70\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_71\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_72\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_73\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_74\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_75\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_76\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_77\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_78\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_79\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_8\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_80\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_81\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_82\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_83\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_84\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_85\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_86\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_87\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_88\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_89\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_9\ : STD_LOGIC;
  signal \Using_FPGA.DSP48E1_I1_n_90\ : STD_LOGIC;
  signal c1_mul32_result : STD_LOGIC_VECTOR ( 0 to 14 );
  signal \NLW_Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.DSP48E1_I1\ : label is "PRIMITIVE";
begin
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(3),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(11),
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_10_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(1),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(2),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(3),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(0),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(14),
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(1),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(13),
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(2),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(12),
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(12),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(13),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(14),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(12),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(2),
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(13),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(1),
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(14),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(0),
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(4),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(5),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(6),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(7),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(4),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(10),
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(5),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(9),
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(6),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(8),
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(7),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(7),
      O => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(8),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(9),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(10),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(11),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(8),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(6),
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(9),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(5),
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(10),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(4),
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(11),
      I1 => \data_write_select_reg[0]\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I3 => c1_stop_valid,
      I4 => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(3),
      O => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_0\,
      CO(3) => \NLW_Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_4_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_5_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_6_n_0\,
      O(3 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(15 downto 12),
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_7_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_8_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_9_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_10_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_4_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(3 downto 0),
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_8_n_0\,
      S(0) => S(0)
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_5_n_0\,
      O(3 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(11 downto 8),
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[4]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[12]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_5_n_0\,
      O(3 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(7 downto 4),
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[8]_i_9_n_0\
    );
\Using_FPGA.DSP48E1_I1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"FFFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"FFFFFFFFFFFF",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => D(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \Using_FPGA.DSP48E1_I1_n_24\,
      ACOUT(28) => \Using_FPGA.DSP48E1_I1_n_25\,
      ACOUT(27) => \Using_FPGA.DSP48E1_I1_n_26\,
      ACOUT(26) => \Using_FPGA.DSP48E1_I1_n_27\,
      ACOUT(25) => \Using_FPGA.DSP48E1_I1_n_28\,
      ACOUT(24) => \Using_FPGA.DSP48E1_I1_n_29\,
      ACOUT(23) => \Using_FPGA.DSP48E1_I1_n_30\,
      ACOUT(22) => \Using_FPGA.DSP48E1_I1_n_31\,
      ACOUT(21) => \Using_FPGA.DSP48E1_I1_n_32\,
      ACOUT(20) => \Using_FPGA.DSP48E1_I1_n_33\,
      ACOUT(19) => \Using_FPGA.DSP48E1_I1_n_34\,
      ACOUT(18) => \Using_FPGA.DSP48E1_I1_n_35\,
      ACOUT(17) => \Using_FPGA.DSP48E1_I1_n_36\,
      ACOUT(16) => \Using_FPGA.DSP48E1_I1_n_37\,
      ACOUT(15) => \Using_FPGA.DSP48E1_I1_n_38\,
      ACOUT(14) => \Using_FPGA.DSP48E1_I1_n_39\,
      ACOUT(13) => \Using_FPGA.DSP48E1_I1_n_40\,
      ACOUT(12) => \Using_FPGA.DSP48E1_I1_n_41\,
      ACOUT(11) => \Using_FPGA.DSP48E1_I1_n_42\,
      ACOUT(10) => \Using_FPGA.DSP48E1_I1_n_43\,
      ACOUT(9) => \Using_FPGA.DSP48E1_I1_n_44\,
      ACOUT(8) => \Using_FPGA.DSP48E1_I1_n_45\,
      ACOUT(7) => \Using_FPGA.DSP48E1_I1_n_46\,
      ACOUT(6) => \Using_FPGA.DSP48E1_I1_n_47\,
      ACOUT(5) => \Using_FPGA.DSP48E1_I1_n_48\,
      ACOUT(4) => \Using_FPGA.DSP48E1_I1_n_49\,
      ACOUT(3) => \Using_FPGA.DSP48E1_I1_n_50\,
      ACOUT(2) => \Using_FPGA.DSP48E1_I1_n_51\,
      ACOUT(1) => \Using_FPGA.DSP48E1_I1_n_52\,
      ACOUT(0) => \Using_FPGA.DSP48E1_I1_n_53\,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => \Using_FPGA.DSP48E1_I1_n_6\,
      BCOUT(16) => \Using_FPGA.DSP48E1_I1_n_7\,
      BCOUT(15) => \Using_FPGA.DSP48E1_I1_n_8\,
      BCOUT(14) => \Using_FPGA.DSP48E1_I1_n_9\,
      BCOUT(13) => \Using_FPGA.DSP48E1_I1_n_10\,
      BCOUT(12) => \Using_FPGA.DSP48E1_I1_n_11\,
      BCOUT(11) => \Using_FPGA.DSP48E1_I1_n_12\,
      BCOUT(10) => \Using_FPGA.DSP48E1_I1_n_13\,
      BCOUT(9) => \Using_FPGA.DSP48E1_I1_n_14\,
      BCOUT(8) => \Using_FPGA.DSP48E1_I1_n_15\,
      BCOUT(7) => \Using_FPGA.DSP48E1_I1_n_16\,
      BCOUT(6) => \Using_FPGA.DSP48E1_I1_n_17\,
      BCOUT(5) => \Using_FPGA.DSP48E1_I1_n_18\,
      BCOUT(4) => \Using_FPGA.DSP48E1_I1_n_19\,
      BCOUT(3) => \Using_FPGA.DSP48E1_I1_n_20\,
      BCOUT(2) => \Using_FPGA.DSP48E1_I1_n_21\,
      BCOUT(1) => \Using_FPGA.DSP48E1_I1_n_22\,
      BCOUT(0) => \Using_FPGA.DSP48E1_I1_n_23\,
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \Using_FPGA.DSP48E1_I1_n_0\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \Using_FPGA.DSP48E1_I1_n_54\,
      CARRYOUT(2) => \Using_FPGA.DSP48E1_I1_n_55\,
      CARRYOUT(1) => \Using_FPGA.DSP48E1_I1_n_56\,
      CARRYOUT(0) => \Using_FPGA.DSP48E1_I1_n_57\,
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => Clk,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \Using_FPGA.DSP48E1_I1_n_1\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \Using_FPGA.DSP48E1_I1_n_2\,
      P(47) => \Using_FPGA.DSP48E1_I1_n_58\,
      P(46) => \Using_FPGA.DSP48E1_I1_n_59\,
      P(45) => \Using_FPGA.DSP48E1_I1_n_60\,
      P(44) => \Using_FPGA.DSP48E1_I1_n_61\,
      P(43) => \Using_FPGA.DSP48E1_I1_n_62\,
      P(42) => \Using_FPGA.DSP48E1_I1_n_63\,
      P(41) => \Using_FPGA.DSP48E1_I1_n_64\,
      P(40) => \Using_FPGA.DSP48E1_I1_n_65\,
      P(39) => \Using_FPGA.DSP48E1_I1_n_66\,
      P(38) => \Using_FPGA.DSP48E1_I1_n_67\,
      P(37) => \Using_FPGA.DSP48E1_I1_n_68\,
      P(36) => \Using_FPGA.DSP48E1_I1_n_69\,
      P(35) => \Using_FPGA.DSP48E1_I1_n_70\,
      P(34) => \Using_FPGA.DSP48E1_I1_n_71\,
      P(33) => \Using_FPGA.DSP48E1_I1_n_72\,
      P(32) => \Using_FPGA.DSP48E1_I1_n_73\,
      P(31) => \Using_FPGA.DSP48E1_I1_n_74\,
      P(30) => \Using_FPGA.DSP48E1_I1_n_75\,
      P(29) => \Using_FPGA.DSP48E1_I1_n_76\,
      P(28) => \Using_FPGA.DSP48E1_I1_n_77\,
      P(27) => \Using_FPGA.DSP48E1_I1_n_78\,
      P(26) => \Using_FPGA.DSP48E1_I1_n_79\,
      P(25) => \Using_FPGA.DSP48E1_I1_n_80\,
      P(24) => \Using_FPGA.DSP48E1_I1_n_81\,
      P(23) => \Using_FPGA.DSP48E1_I1_n_82\,
      P(22) => \Using_FPGA.DSP48E1_I1_n_83\,
      P(21) => \Using_FPGA.DSP48E1_I1_n_84\,
      P(20) => \Using_FPGA.DSP48E1_I1_n_85\,
      P(19) => \Using_FPGA.DSP48E1_I1_n_86\,
      P(18) => \Using_FPGA.DSP48E1_I1_n_87\,
      P(17) => \Using_FPGA.DSP48E1_I1_n_88\,
      P(16) => \Using_FPGA.DSP48E1_I1_n_89\,
      P(15) => \Using_FPGA.DSP48E1_I1_n_90\,
      P(14) => c1_mul32_result(0),
      P(13) => c1_mul32_result(1),
      P(12) => c1_mul32_result(2),
      P(11) => c1_mul32_result(3),
      P(10) => c1_mul32_result(4),
      P(9) => c1_mul32_result(5),
      P(8) => c1_mul32_result(6),
      P(7) => c1_mul32_result(7),
      P(6) => c1_mul32_result(8),
      P(5) => c1_mul32_result(9),
      P(4) => c1_mul32_result(10),
      P(3) => c1_mul32_result(11),
      P(2) => c1_mul32_result(12),
      P(1) => c1_mul32_result(13),
      P(0) => c1_mul32_result(14),
      PATTERNBDETECT => \Using_FPGA.DSP48E1_I1_n_3\,
      PATTERNDETECT => \Using_FPGA.DSP48E1_I1_n_4\,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47) => \Using_FPGA.DSP48E1_I1_n_106\,
      PCOUT(46) => \Using_FPGA.DSP48E1_I1_n_107\,
      PCOUT(45) => \Using_FPGA.DSP48E1_I1_n_108\,
      PCOUT(44) => \Using_FPGA.DSP48E1_I1_n_109\,
      PCOUT(43) => \Using_FPGA.DSP48E1_I1_n_110\,
      PCOUT(42) => \Using_FPGA.DSP48E1_I1_n_111\,
      PCOUT(41) => \Using_FPGA.DSP48E1_I1_n_112\,
      PCOUT(40) => \Using_FPGA.DSP48E1_I1_n_113\,
      PCOUT(39) => \Using_FPGA.DSP48E1_I1_n_114\,
      PCOUT(38) => \Using_FPGA.DSP48E1_I1_n_115\,
      PCOUT(37) => \Using_FPGA.DSP48E1_I1_n_116\,
      PCOUT(36) => \Using_FPGA.DSP48E1_I1_n_117\,
      PCOUT(35) => \Using_FPGA.DSP48E1_I1_n_118\,
      PCOUT(34) => \Using_FPGA.DSP48E1_I1_n_119\,
      PCOUT(33) => \Using_FPGA.DSP48E1_I1_n_120\,
      PCOUT(32) => \Using_FPGA.DSP48E1_I1_n_121\,
      PCOUT(31) => \Using_FPGA.DSP48E1_I1_n_122\,
      PCOUT(30) => \Using_FPGA.DSP48E1_I1_n_123\,
      PCOUT(29) => \Using_FPGA.DSP48E1_I1_n_124\,
      PCOUT(28) => \Using_FPGA.DSP48E1_I1_n_125\,
      PCOUT(27) => \Using_FPGA.DSP48E1_I1_n_126\,
      PCOUT(26) => \Using_FPGA.DSP48E1_I1_n_127\,
      PCOUT(25) => \Using_FPGA.DSP48E1_I1_n_128\,
      PCOUT(24) => \Using_FPGA.DSP48E1_I1_n_129\,
      PCOUT(23) => \Using_FPGA.DSP48E1_I1_n_130\,
      PCOUT(22) => \Using_FPGA.DSP48E1_I1_n_131\,
      PCOUT(21) => \Using_FPGA.DSP48E1_I1_n_132\,
      PCOUT(20) => \Using_FPGA.DSP48E1_I1_n_133\,
      PCOUT(19) => \Using_FPGA.DSP48E1_I1_n_134\,
      PCOUT(18) => \Using_FPGA.DSP48E1_I1_n_135\,
      PCOUT(17) => \Using_FPGA.DSP48E1_I1_n_136\,
      PCOUT(16) => \Using_FPGA.DSP48E1_I1_n_137\,
      PCOUT(15) => \Using_FPGA.DSP48E1_I1_n_138\,
      PCOUT(14) => \Using_FPGA.DSP48E1_I1_n_139\,
      PCOUT(13) => \Using_FPGA.DSP48E1_I1_n_140\,
      PCOUT(12) => \Using_FPGA.DSP48E1_I1_n_141\,
      PCOUT(11) => \Using_FPGA.DSP48E1_I1_n_142\,
      PCOUT(10) => \Using_FPGA.DSP48E1_I1_n_143\,
      PCOUT(9) => \Using_FPGA.DSP48E1_I1_n_144\,
      PCOUT(8) => \Using_FPGA.DSP48E1_I1_n_145\,
      PCOUT(7) => \Using_FPGA.DSP48E1_I1_n_146\,
      PCOUT(6) => \Using_FPGA.DSP48E1_I1_n_147\,
      PCOUT(5) => \Using_FPGA.DSP48E1_I1_n_148\,
      PCOUT(4) => \Using_FPGA.DSP48E1_I1_n_149\,
      PCOUT(3) => \Using_FPGA.DSP48E1_I1_n_150\,
      PCOUT(2) => \Using_FPGA.DSP48E1_I1_n_151\,
      PCOUT(1) => \Using_FPGA.DSP48E1_I1_n_152\,
      PCOUT(0) => \Using_FPGA.DSP48E1_I1_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \Using_FPGA.DSP48E1_I1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  port (
    \saved_pc_reg[0]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_31,
      Q => \saved_pc_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_303 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_303 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_303;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_303 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_21,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_305 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_305 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_305;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_305 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_20,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_307 is
  port (
    DI : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_19 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_307 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_307;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_307 is
  signal \^di\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  DI <= \^di\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_19,
      Q => \^di\,
      R => '0'
    );
inside_handler_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_309 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_309 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_309;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_309 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_18,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_311 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_311 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_311;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_311 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_17,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_313 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_313 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_313;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_313 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_16,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_315 is
  port (
    \saved_pc_reg[16]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_315 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_315;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_315 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_15,
      Q => \saved_pc_reg[16]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_317 is
  port (
    \saved_pc_reg[17]\ : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_14 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_317 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_317;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_317 is
  signal \^saved_pc_reg[17]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \saved_pc_reg[17]\ <= \^saved_pc_reg[17]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_14,
      Q => \^saved_pc_reg[17]\,
      R => '0'
    );
inside_handler_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^saved_pc_reg[17]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => DI,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_319 is
  port (
    \saved_pc_reg[18]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_319 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_319;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_319 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_13,
      Q => \saved_pc_reg[18]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_321 is
  port (
    \saved_pc_reg[19]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_321 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_321;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_321 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_12,
      Q => \saved_pc_reg[19]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_323 is
  port (
    DI : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_30 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_323 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_323;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_323 is
  signal \^di\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  DI <= \^di\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_30,
      Q => \^di\,
      R => '0'
    );
inside_handler_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^di\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_325 is
  port (
    \saved_pc_reg[20]\ : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_11 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_325 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_325;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_325 is
  signal \^saved_pc_reg[20]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \saved_pc_reg[20]\ <= \^saved_pc_reg[20]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_11,
      Q => \^saved_pc_reg[20]\,
      R => '0'
    );
inside_handler_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^saved_pc_reg[20]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_327 is
  port (
    \saved_pc_reg[21]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_327 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_327;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_327 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_10,
      Q => \saved_pc_reg[21]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_329 is
  port (
    \saved_pc_reg[22]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_329 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_329;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_329 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_9,
      Q => \saved_pc_reg[22]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_331 is
  port (
    \saved_pc_reg[23]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_331 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_331;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_331 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_8,
      Q => \saved_pc_reg[23]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_333 is
  port (
    \saved_pc_reg[24]\ : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_7 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_333 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_333;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_333 is
  signal inside_handler_i_8_n_0 : STD_LOGIC;
  signal \^saved_pc_reg[24]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \saved_pc_reg[24]\ <= \^saved_pc_reg[24]\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_7,
      Q => \^saved_pc_reg[24]\,
      R => '0'
    );
inside_handler_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => inside_handler_i_8_n_0,
      I1 => \Using_FPGA.Native_0\,
      I2 => wb_valid_reg,
      I3 => \Using_FPGA.Native_1\,
      I4 => \Using_FPGA.Native_2\,
      O => inside_handler_reg
    );
inside_handler_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^saved_pc_reg[24]\,
      I1 => \Using_FPGA.Native_3\,
      I2 => \Using_FPGA.Native_4\,
      I3 => \Using_FPGA.Native_5\,
      O => inside_handler_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_335 is
  port (
    \saved_pc_reg[25]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_335 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_335;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_335 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_6,
      Q => \saved_pc_reg[25]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_337 is
  port (
    \saved_pc_reg[26]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_337 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_337;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_337 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_5,
      Q => \saved_pc_reg[26]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_339 is
  port (
    \saved_pc_reg[27]\ : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    stat_stop : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_4 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    inside_handler : in STD_LOGIC;
    \wb_MSR_i_reg[30]\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_339 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_339;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_339 is
  signal \^saved_pc_reg[27]\ : STD_LOGIC;
  signal \^stat_stop\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \saved_pc_reg[27]\ <= \^saved_pc_reg[27]\;
  stat_stop(0) <= \^stat_stop\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_4,
      Q => \^saved_pc_reg[27]\,
      R => '0'
    );
inside_handler_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => inside_handler,
      I1 => \^stat_stop\(0),
      I2 => \wb_MSR_i_reg[30]\,
      I3 => sync_reset,
      O => inside_handler_reg
    );
inside_handler_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^saved_pc_reg[27]\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => \^stat_stop\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_341 is
  port (
    \saved_pc_reg[28]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_341 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_341;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_341 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_3,
      Q => \saved_pc_reg[28]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_343 is
  port (
    \saved_pc_reg[29]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_343 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_343;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_343 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_2,
      Q => \saved_pc_reg[29]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_345 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_345 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_345;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_345 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_29,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_347 is
  port (
    \saved_pc_reg[30]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_347 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_347;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_347 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_1,
      Q => \saved_pc_reg[30]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_349 is
  port (
    \saved_pc_reg[31]\ : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_349 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_349;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_349 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_0,
      Q => \saved_pc_reg[31]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_351 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_351 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_351;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_351 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_28,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_353 is
  port (
    DI : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_27 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_353 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_353;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_353 is
  signal \^di\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  DI <= \^di\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_27,
      Q => \^di\,
      R => '0'
    );
inside_handler_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_355 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_355 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_355;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_355 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_26,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_357 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_357 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_357;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_357 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_25,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_359 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_359 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_359;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_359 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_24,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_361 is
  port (
    DI : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_361 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_361;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_361 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_23,
      Q => DI,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_363 is
  port (
    DI : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    wb_PC_II_22 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_363 : entity is "MB_FDE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_363;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_363 is
  signal \^di\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  DI <= \^di\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => mem_valid_reg,
      D => wb_PC_II_22,
      Q => \^di\,
      R => '0'
    );
inside_handler_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^di\,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Using_FPGA.Native_2\,
      I4 => \Using_FPGA.Native_3\,
      O => inside_handler_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR is
  port (
    of_clear_MSR_BIP_hold_s : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_clear_MSR_BIP_hold_cmb92_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_clear_MSR_BIP_hold_cmb92_out,
      Q => of_clear_MSR_BIP_hold_s,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE is
  port (
    Q2_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => \Performace_Debug_Control.dbg_stop_if_delay_i_reg\,
      Q => Q2_out,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_418 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_418 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_418;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_418 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_419 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_419 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_419;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_419 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_420 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_420 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_420;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_420 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_421 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_421 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_421;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_421 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_422 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_422 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_422;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_422 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_423 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_423 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_423;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_423 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_424 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_424 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_424;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_424 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_425 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_425 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_425;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_425 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_426 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_426 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_426;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_426 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_427 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_427 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_427;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_427 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_428 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_428 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_428;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_428 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_429 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_429 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_429;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_429 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_430 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_430 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_430;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_430 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_431 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_431 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_431;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_431 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_432 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_432 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_432;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_432 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_433 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_433 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_433;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_433 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_434 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_434 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_434;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_434 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_435 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_435 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_435;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_435 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_436 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_436 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_436;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_436 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_437 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_437 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_437;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_437 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_438 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_438 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_438;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_438 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_439 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_439 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_439;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_439 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_440 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_440 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_440;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_440 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_441 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_441 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_441;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_441 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_442 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_442 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_442;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_442 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_443 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_443 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_443;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_443 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_444 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_444 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_444;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_444 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_445 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_445 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_445;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_445 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_446 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_446 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_446;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_446 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_447 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_447 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_447;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_447 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_448 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_448 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_448;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_448 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_449 is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_449 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_449;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_449 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => EX_Fwd(0),
      Q => mem_ex_result(0),
      R => R
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_66 is
  port (
    Q0_out : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_66 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_66 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_Interrupt_Brk_combo_reg,
      Q => Q0_out,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_67 is
  port (
    \wb_exception_kind_i_reg[31]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_exception_no_load_store_mask : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_67 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_67 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => ex_branch_with_delayslot_reg,
      D => ex_exception_no_load_store_mask,
      Q => \wb_exception_kind_i_reg[31]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_68 is
  port (
    mem_byte_access_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_68 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_68 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => mem_byte_access_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_69 is
  port (
    mem_doublet_access_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_69 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_69 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => mem_doublet_access_reg,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_70 is
  port (
    ex_is_load_instr_s : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D235_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_70 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_70 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D235_out,
      Q => ex_is_load_instr_s,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_71 is
  port (
    ex_is_lwx_instr_s : out STD_LOGIC;
    \Using_LWX_SWX_instr.ex_reservation_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_reservation : in STD_LOGIC;
    ex_set_bip_reg : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    ex_is_swx_instr_s : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_71 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_71 is
  signal \^ex_is_lwx_instr_s\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_is_lwx_instr_s <= \^ex_is_lwx_instr_s\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => \^ex_is_lwx_instr_s\,
      R => sync_reset
    );
\Using_LWX_SWX_instr.ex_reservation_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0E0A0E0A0E0A"
    )
        port map (
      I0 => ex_reservation,
      I1 => \^ex_is_lwx_instr_s\,
      I2 => ex_set_bip_reg,
      I3 => \Using_FPGA.Native_1\,
      I4 => ex_is_swx_instr_s,
      I5 => ex_branch_with_delayslot_reg,
      O => \Using_LWX_SWX_instr.ex_reservation_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_72 is
  port (
    ex_is_swx_instr_s : out STD_LOGIC;
    MEM_DataBus_Access_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D237_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    mem_databus_access : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_72 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_72 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
MEM_DataBus_Access_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000303000AA"
    )
        port map (
      I0 => mem_databus_access,
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => mem_valid_reg,
      I4 => ex_branch_with_delayslot_reg,
      I5 => sync_reset,
      O => MEM_DataBus_Access_reg
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D237_out,
      Q => ex_is_swx_instr_s,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_73 is
  port (
    ex_load_store_instr_s : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D239_out : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_73 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_73 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D239_out,
      Q => ex_load_store_instr_s,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_74 is
  port (
    ex_reverse_mem_access : out STD_LOGIC;
    \Byte_Enable[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    D243_out : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_byte_selects : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_74 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_74 is
  signal \^ex_reverse_mem_access\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  ex_reverse_mem_access <= \^ex_reverse_mem_access\;
\Byte_Enable[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF69FF69FF"
    )
        port map (
      I0 => \^ex_reverse_mem_access\,
      I1 => \EX_Op1_reg[31]\(0),
      I2 => \EX_Op2_reg[31]\(0),
      I3 => \Using_FPGA.Native_0\,
      I4 => \Using_FPGA.Native_1\,
      I5 => ex_byte_selects(0),
      O => \Byte_Enable[1]\(1)
    );
\Byte_Enable[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900FF006900FFFF"
    )
        port map (
      I0 => \^ex_reverse_mem_access\,
      I1 => \EX_Op1_reg[31]\(0),
      I2 => \EX_Op2_reg[31]\(0),
      I3 => ex_byte_selects(0),
      I4 => \Using_FPGA.Native_0\,
      I5 => \Using_FPGA.Native_1\,
      O => \Byte_Enable[1]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => D243_out,
      Q => \^ex_reverse_mem_access\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_75 is
  port (
    ex_clear_MSR_BIP_instr_s : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_75 : entity is "MB_FDRE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_75 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_0\,
      Q => ex_clear_MSR_BIP_instr_s,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_103 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    if_fetch_in_progress_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_iii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_103 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_103 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_3,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
if_fetch_in_progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F80000"
    )
        port map (
      I0 => if_fetch_in_progress,
      I1 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      I2 => \Using_FPGA.Native_1\,
      I3 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I4 => wb_exception_i_reg,
      I5 => sync_reset,
      O => if_fetch_in_progress_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_iii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_2,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 is
  port (
    if_sel_input : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    sel_input_iii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_iii_1,
      Q => if_sel_input(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_i_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_1,
      Q => \Using_FPGA.Native_0\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_42 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    flush_pipe : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_Take_Interrupt_hold_reg : in STD_LOGIC;
    ex_jump_hold_reg : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_read_imm_reg_ii : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_is_div_instr_I0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 is
  signal of_read_imm_reg_ii_i_2_n_0 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_42,
      Q => D(0),
      R => sync_reset
    );
ex_is_div_instr_I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => EX_Is_Div_Instr,
      I1 => ex_is_div_instr_I0,
      I2 => ex_branch_with_delayslot_reg,
      I3 => of_pause_reg,
      I4 => sync_reset,
      O => ex_is_div_instr_I_reg
    );
of_read_imm_reg_ii_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020202"
    )
        port map (
      I0 => of_read_imm_reg_ii_i_2_n_0,
      I1 => LOCKSTEP_Master_Out(0),
      I2 => flush_pipe,
      I3 => mem_exception_from_ex,
      I4 => mem_valid_reg,
      I5 => ex_Exception_Taken,
      O => of_read_imm_reg_ii_reg
    );
of_read_imm_reg_ii_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => of_Take_Interrupt_hold_reg,
      I2 => ex_jump_hold_reg,
      I3 => ex_jump_nodelay_reg,
      I4 => of_pause_reg,
      I5 => of_read_imm_reg_ii,
      O => of_read_imm_reg_ii_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_32 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_32,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_31,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_30,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_29,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_28,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_27,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_124 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_124 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_124 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Performace_Debug_Control.ex_brki_hit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => \Using_FPGA.Native_2\,
      I3 => \Serial_Dbg_Intf.control_reg_reg[8]\(0),
      O => \Performace_Debug_Control.ex_brki_hit_reg\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_26,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_126 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_126 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_25,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_128 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_128 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_128 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_24,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_130 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_130 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_130 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_23,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_132 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_41 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_132 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_132 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_41,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_134 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_134 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_134 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_22,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_136 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_sel_alu_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_136 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_136 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_21,
      Q => \^d\(0),
      R => sync_reset
    );
ex_sel_alu_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \^d\(0),
      I1 => \Using_FPGA.Native_0\(1),
      I2 => \Using_FPGA.Native_0\(0),
      I3 => \Using_FPGA.Native_0\(2),
      O => ex_sel_alu_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_138 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_138 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_138 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_20,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_140 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_140 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_140 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_19,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_142 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_142 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_142 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_18,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_144 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_144 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_144 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_17,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_146 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_146 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_146 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_16,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_148 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_148 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_148 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_15,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_150 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_150 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_150 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_14,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_152 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_152 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_152 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_13,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_154 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_40 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_154 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_154 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_40,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_156 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_156 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_156 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_12,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_158 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_158 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_158 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_11,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_160 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    \EX_Op3_reg[31]_1\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    mem_gpr_write_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_160 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_160 is
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \EX_Op3[0]_i_3\ : label is "soft_lutpair2";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  of_predecode(0) <= \^of_predecode\(0);
\EX_Op3[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FF00"
    )
        port map (
      I0 => mem_gpr_write_reg,
      I1 => mem_valid_reg,
      I2 => \mem_gpr_write_addr_reg[0]\,
      I3 => \ex_gpr_write_addr_reg[0]\,
      I4 => wb_exception_i_reg,
      O => \EX_Op3_reg[31]_0\
    );
\EX_Op3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000800"
    )
        port map (
      I0 => mem_gpr_write_reg,
      I1 => mem_valid_reg,
      I2 => \mem_gpr_write_addr_reg[0]\,
      I3 => \ex_gpr_write_addr_reg[0]\,
      I4 => wb_exception_i_reg,
      O => \EX_Op3_reg[31]_1\
    );
\EX_Op3[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ex_gpr_write_reg,
      I1 => ex_valid_reg,
      I2 => \^of_predecode\(0),
      O => \EX_Op3_reg[31]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_10,
      Q => \^of_predecode\(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_162 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_162 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_162 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_5\ : label is "soft_lutpair3";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_9,
      Q => of_predecode(0),
      R => sync_reset
    );
\Using_FPGA.Native_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[3]\,
      I1 => \wb_gpr_write_addr_reg[3]\,
      I2 => \mem_gpr_write_addr_reg[0]\,
      O => \EX_Branch_CMP_Op1_reg[31]_0\
    );
\Using_FPGA.Native_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[3]\,
      I1 => \wb_gpr_write_addr_reg[3]\,
      I2 => \mem_gpr_write_addr_reg[0]\,
      O => \EX_Branch_CMP_Op1_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_164 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_164 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_164 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_8,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_166 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_166 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_166 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_7,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_168 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_168 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_168 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_6,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_170 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_170 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_170 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_5,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_172 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_172 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_172 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_4,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_174 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_174 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_174 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_3,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_176 is
  port (
    \ex_instr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_alu_sel_logic_i_reg : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_39 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_176 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_176 is
  signal \^ex_instr_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  \ex_instr_reg[3]\(0) <= \^ex_instr_reg[3]\(0);
\EX_ALU_Op[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^ex_instr_reg[3]\(0),
      I1 => D(1),
      I2 => D(0),
      O => \EX_ALU_Op_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_39,
      Q => \^ex_instr_reg[3]\(0),
      R => sync_reset
    );
ex_alu_sel_logic_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => D(2),
      I1 => D(3),
      I2 => \Using_FPGA.Native_0\,
      I3 => \^ex_instr_reg[3]\(0),
      O => ex_alu_sel_logic_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_178 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_178 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_178 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_2,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_180 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_180 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_180 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_1,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_182 is
  port (
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_182 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_182 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_0,
      Q => of_predecode(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_184 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_gpr_write_reg : out STD_LOGIC;
    ex_gpr_write_dbg_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_38 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_gpr_write : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_184 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_184 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_38,
      Q => D(0),
      R => sync_reset
    );
ex_gpr_write_dbg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000302020000"
    )
        port map (
      I0 => ex_gpr_write,
      I1 => wb_exception_i_reg,
      I2 => sync_reset,
      I3 => ex_branch_with_delayslot_reg,
      I4 => of_pause_reg,
      I5 => ex_gpr_write_dbg,
      O => ex_gpr_write_dbg_reg
    );
ex_gpr_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => ex_gpr_write_reg_0,
      I1 => of_pause_reg,
      I2 => ex_gpr_write,
      I3 => \Using_FPGA.Native_0\,
      I4 => sync_reset,
      I5 => wb_exception_i_reg,
      O => ex_gpr_write_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_186 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_37 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_186 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_186 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_37,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_188 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_i_reg : out STD_LOGIC;
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_instr_ii_36 : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_branch_with_delayslot_i : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    \wb_exception_kind_i_reg[30]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_188 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_188 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  D(0) <= \^d\(0);
\EX_Op3[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \^d\(0),
      I2 => \mem_gpr_write_addr_reg[4]\,
      I3 => \Using_FPGA.Native_0\(0),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => \EX_Op3_reg[31]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_36,
      Q => \^d\(0),
      R => sync_reset
    );
ex_branch_with_delayslot_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => ex_branch_with_delayslot_i,
      I1 => of_pause_reg,
      I2 => of_branch_with_delayslot118_out,
      I3 => \wb_exception_kind_i_reg[30]\,
      I4 => sync_reset,
      O => ex_branch_with_delayslot_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_190 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_35 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_190 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_190 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_35,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_192 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_34 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_192 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_192 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_34,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_194 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_instr_ii_33 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_194 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_194 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_instr_ii_33,
      Q => D(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_196 is
  port (
    of_valid : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_Valid_II : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_196 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_196 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_Valid_II,
      Q => of_valid,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_197 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_31 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_197 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_197 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_31,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_199 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_21 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_199 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_199 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_21,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_201 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_20 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_201 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_201;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_201 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_20,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_203 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_19 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_203 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_203;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_203 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_19,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_205 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_18 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_205 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_205 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_18,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_207 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_17 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_207 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_207;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_207 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_17,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_209 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_16 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_209 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_209;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_209 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_16,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_211 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_15 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_211 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_211 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_15,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_213 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_14 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_213 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_213 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_14,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_215 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_13 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_215 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_215;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_215 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_13,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_217 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_12 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_217 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_217 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_12,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_219 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_30 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_219 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_219;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_219 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_30,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_221 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_11 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_221 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_221;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_221 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_11,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_223 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_10 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_223 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_223 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_10,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_225 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_9 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_225 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_225;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_225 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_9,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_227 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_8 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_227 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_227;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_227 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_8,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_229 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_7 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_229 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_229 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_7,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_231 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_6 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_231 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_231;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_231 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_6,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_233 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_5 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_233 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_233;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_233 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_5,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_235 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_4 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_235 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_235 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_4,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_237 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_3 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_237 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_237;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_237 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_3,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_239 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_2 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_239 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_239;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_239 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_2,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_241 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_29 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_241 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_241 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_29,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_243 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_1 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_243 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_243;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_243 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_1,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_245 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_245 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_245;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_245 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_0,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_247 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_28 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_247 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_247 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_28,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_249 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_27 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_249 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_249;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_249 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_27,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_251 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_26 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_251 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_251;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_251 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_26,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_253 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_25 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_253 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_253 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_25,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_255 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_24 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_255 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_255 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_24,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_257 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_23 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_257 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_257;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_257 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_23,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_259 is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    of_pc_ii_22 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_259 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_259;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_259 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => of_pc_ii_22,
      Q => of_pc(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_292 is
  port (
    mem_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_292 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_292;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_292 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => mem_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_293 is
  port (
    mem_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_293 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_293;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_293 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => mem_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_294 is
  port (
    mem_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_294 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_294;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_294 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => mem_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_295 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_295 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_295;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_295 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => ex_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_296 is
  port (
    of_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_296 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_296;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_296 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => of_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_297 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_297 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_297;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_297 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => ex_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_298 is
  port (
    ex_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_298 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_298;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_298 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => ex_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_299 is
  port (
    of_MSR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_299 : entity is "MB_FDR";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_299;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_299 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA.Native_0\,
      Q => of_MSR(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    sel_input_i_0 : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDS";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sel_input_i_0,
      Q => \Using_FPGA.Native_0\,
      S => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  port (
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CMP_Op_reg : in STD_LOGIC;
    alu_AddSub_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA0A"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      I2 => EX_CMP_Op_reg,
      I3 => alu_AddSub_1,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6 is
  port (
    sel_input_iii_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => '0',
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_105 is
  port (
    sel_input_iii_2 : out STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_105 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_105 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => \Using_FPGA.Native_0\,
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_107 is
  port (
    sel_input_iii_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_107 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_107 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => if_sel_input(0),
      I2 => \Using_FPGA.Native_1\,
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_109 is
  port (
    sel_input_iii_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_109 : entity is "MB_LUT6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_109 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_iii_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[9]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_482 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_482 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_482;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_482 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[8]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_484 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_484 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_484;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_484 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[7]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_486 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_486 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_486;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_486 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[6]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_488 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_488 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_488;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_488 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[5]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_490 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_490 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_490;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_490 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[4]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_492 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_492 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_492;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_492 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[3]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_494 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_494 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_494;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_494 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[31]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_496 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_496 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_496;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_496 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[30]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_498 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_498 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_498;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_498 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[2]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_500 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_500 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_500;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_500 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[29]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_502 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_502 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_502;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_502 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[28]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_504 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_504 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_504;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_504 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[27]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_506 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_506 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_506;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_506 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[26]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_508 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_508 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_508;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_508 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[25]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_510 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_510 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_510;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_510 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[24]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_512 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_512 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_512;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_512 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[23]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_514 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_514 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_514;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_514 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[22]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_516 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_516 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_516;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_516 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[21]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_518 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_518 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_518;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_518 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[20]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_520 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_520 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_520;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_520 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[1]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_522 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_522 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_522;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_522 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[19]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_524 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_524 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_524;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_524 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[18]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_526 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_526 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_526;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_526 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[17]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_528 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_528 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_528;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_528 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[16]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_530 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_530 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_530;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_530 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[15]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_532 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_532 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_532;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_532 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[14]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_534 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_534 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_534;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_534 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[13]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_536 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_536 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_536;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_536 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[12]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_538 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_538 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_538;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_538 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[11]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_540 is
  port (
    DI : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_540 : entity is "MB_LUT6_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_540;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_540 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[10]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O5 => DI,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ is
  port (
    muxcy_di : out STD_LOGIC;
    muxcy_sel : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00FF00FFFEFEFEFE"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '1',
      O5 => muxcy_di,
      O6 => muxcy_sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized11\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized11\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized13\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized13\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized13\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized15\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized15\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized15\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized17\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized17\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized17\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized19\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized19\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized19\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized21\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized21\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized21\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized23\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized23\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized23\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized25\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized25\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized25\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized27\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized27\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized27\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized29\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized29\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized29\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized3\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized3\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized31\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized31\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized31\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized33\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized33\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized33\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized35\ is
  port (
    wb_PC_II_0 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized35\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized35\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[31]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_0,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized37\ is
  port (
    wb_PC_II_1 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized37\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized37\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[30]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_1,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized39\ is
  port (
    wb_PC_II_2 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized39\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized39\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => I1_0,
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[29]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_2,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized41\ is
  port (
    wb_PC_II_3 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized41\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized41\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[28]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_3,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized43\ is
  port (
    wb_PC_II_4 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized43\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized43\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[27]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_4,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized45\ is
  port (
    wb_PC_II_5 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized45\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized45\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[26]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_5,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized47\ is
  port (
    wb_PC_II_6 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized47\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized47\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[25]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_6,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized49\ is
  port (
    wb_PC_II_7 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized49\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized49\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[24]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_7,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized51\ is
  port (
    wb_PC_II_8 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized51\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized51\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[23]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_8,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized53\ is
  port (
    wb_PC_II_9 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized53\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized53\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[22]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_9,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized55\ is
  port (
    wb_PC_II_10 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized55\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized55\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[21]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_10,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized57\ is
  port (
    wb_PC_II_11 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized57\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized57\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[20]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_11,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized59\ is
  port (
    wb_PC_II_12 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized59\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized59\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[19]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_12,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized61\ is
  port (
    wb_PC_II_13 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized61\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized61\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[18]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_13,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized63\ is
  port (
    wb_PC_II_14 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized63\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized63\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[17]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_14,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized65\ is
  port (
    wb_PC_II_15 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized65\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized65\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[16]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_15,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized67\ is
  port (
    wb_PC_II_16 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized67\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized67\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[15]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_16,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized69\ is
  port (
    wb_PC_II_17 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized69\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized69\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[14]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_17,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized7\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized7\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized71\ is
  port (
    wb_PC_II_18 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized71\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized71\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[13]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_18,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized73\ is
  port (
    wb_PC_II_19 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized73\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized73\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[12]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_19,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized75\ is
  port (
    wb_PC_II_20 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized75\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized75\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[11]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_20,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized77\ is
  port (
    wb_PC_II_21 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized77\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized77\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[10]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_21,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized79\ is
  port (
    wb_PC_II_22 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized79\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized79\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[9]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_22,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized81\ is
  port (
    wb_PC_II_23 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized81\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized81\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[8]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_23,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized83\ is
  port (
    wb_PC_II_24 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized83\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized83\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[7]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_24,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized85\ is
  port (
    wb_PC_II_25 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized85\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized85\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[6]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_25,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized87\ is
  port (
    wb_PC_II_26 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized87\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized87\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[5]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_26,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized89\ is
  port (
    wb_PC_II_27 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized89\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized89\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[4]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_27,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized9\ is
  port (
    Y : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Instr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized9\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => Instr(1),
      I1 => LOCKSTEP_Master_Out(1),
      I2 => Instr(0),
      I3 => LOCKSTEP_Master_Out(0),
      I4 => LOCKSTEP_Master_Out(2),
      I5 => '1',
      O5 => Y(1),
      O6 => Y(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized91\ is
  port (
    wb_PC_II_28 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized91\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized91\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[3]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_28,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized93\ is
  port (
    wb_PC_II_29 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized93\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized93\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[2]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_29,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized95\ is
  port (
    wb_PC_II_30 : out STD_LOGIC;
    S : out STD_LOGIC;
    DI : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized95\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized95\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => DI,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[1]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_30,
      O6 => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized97\ is
  port (
    wb_PC_II_31 : out STD_LOGIC;
    addr_AddSub_31 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized97\ : entity is "MB_LUT6_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized97\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"96969696FF00AAAA"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => '0',
      I2 => \wb_exception_kind_i_reg[28]\(0),
      I3 => \mem_pc_i_reg[0]\(0),
      I4 => MEM_WB_Sel_Mem_PC,
      I5 => '1',
      O5 => wb_PC_II_31,
      O6 => addr_AddSub_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ is
  port (
    O_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(2),
      I2 => Q(0),
      I3 => of_predecode(1),
      I4 => \ex_gpr_write_addr_reg[2]\,
      I5 => of_predecode(0),
      O => O_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ is
  port (
    of_read_ex_write_op1_conflict_part2 : out STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[3]\,
      I1 => of_predecode(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op1_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized14\ is
  port (
    of_read_mem_write_op1_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized14\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized14\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op1_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized16\ is
  port (
    of_read_mem_write_op1_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized16\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized16\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write_reg,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op1_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized18\ is
  port (
    of_read_ex_write_op2_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized18\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized18\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(2),
      I2 => Q(0),
      I3 => of_predecode(1),
      I4 => \ex_gpr_write_addr_reg[2]\,
      I5 => of_predecode(0),
      O => of_read_ex_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ is
  port (
    of_read_ex_write_op2_conflict_part2 : out STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[3]\,
      I1 => of_predecode(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => of_predecode(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ is
  port (
    of_read_mem_write_op2_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => of_predecode(2),
      I2 => Q(1),
      I3 => of_predecode(1),
      I4 => Q(0),
      I5 => of_predecode(0),
      O => of_read_mem_write_op2_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized24\ is
  port (
    of_read_mem_write_op2_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_predecode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized24\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized24\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => of_predecode(1),
      I2 => Q(0),
      I3 => of_predecode(0),
      I4 => mem_gpr_write_reg,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op2_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized26\ is
  port (
    of_read_ex_write_op3_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ex_gpr_write_addr_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized26\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized26\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(1),
      I1 => D(2),
      I2 => Q(0),
      I3 => D(1),
      I4 => \ex_gpr_write_addr_reg[2]\,
      I5 => D(0),
      O => of_read_ex_write_op3_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized28\ is
  port (
    of_read_ex_write_op3_conflict_part2 : out STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized28\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized28\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[3]\,
      I1 => D(1),
      I2 => \ex_gpr_write_addr_reg[4]\,
      I3 => D(0),
      I4 => ex_gpr_write_reg,
      I5 => ex_valid_reg,
      O => of_read_ex_write_op3_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized30\ is
  port (
    of_read_mem_write_op3_conflict_part1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized30\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized30\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => D(2),
      I2 => Q(1),
      I3 => D(1),
      I4 => Q(0),
      I5 => D(0),
      O => of_read_mem_write_op3_conflict_part1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized32\ is
  port (
    of_read_mem_write_op3_conflict_part2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_gpr_write_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized32\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized32\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => D(1),
      I2 => Q(0),
      I3 => D(0),
      I4 => mem_gpr_write_reg,
      I5 => mem_valid_reg,
      O => of_read_mem_write_op3_conflict_part2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized34\ is
  port (
    alu_AddSub_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized34\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized34\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(1),
      I2 => \EX_Op1_reg[0]\(0),
      I3 => \EX_ALU_Op_reg[0]\(0),
      I4 => EX_ALU_Sel_Logic,
      I5 => EX_Enable_ALU,
      O => alu_AddSub_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ is
  port (
    sel_input_delayslot : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_sel_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFCCF0AACC"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_sel_input(0),
      I3 => if_missed_fetch_reg,
      I4 => of_pause_reg,
      I5 => I5,
      O => sel_input_delayslot
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ is
  port (
    sel_input_i_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I4_3 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFAE0AAE0A"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => of_pause_reg,
      I4 => I4_3,
      I5 => I5,
      O => sel_input_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ is
  port (
    of_Valid_II : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I4_3 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ : entity is "MB_LUT6";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\ is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000051F551F5"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => \Using_FPGA.Native_1\,
      I2 => if_missed_fetch_reg,
      I3 => of_pause_reg,
      I4 => I4_3,
      I5 => I5,
      O => of_Valid_II
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND is
  port (
    DI : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "MULT_AND";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \EX_ALU_Op_reg[0]\(0),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY is
  port (
    mem_databus_ready : out STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => mem_databus_ready,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_100 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_100 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_100 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^of_piperun_carry_10\ : STD_LOGIC;
begin
  \^of_piperun_carry_10\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
  of_PipeRun_carry_10 <= \^of_piperun_carry_10\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_101 is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    of_Take_Interrupt_hold_reg : out STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : out STD_LOGIC;
    ex_valid_keep_reg : out STD_LOGIC;
    ex_first_cycle_reg : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_PipeRun_carry_1 : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC;
    \Performace_Debug_Control.normal_stop_i_reg\ : in STD_LOGIC;
    \Performace_Debug_Control.force_stop_i_reg\ : in STD_LOGIC;
    of_Take_Interrupt_hold_reg_0 : in STD_LOGIC;
    of_Take_Interrupt_hold : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_jump_hold_reg : in STD_LOGIC;
    ex_Take_Intr_or_Exc : in STD_LOGIC;
    ex_valid_keep : in STD_LOGIC;
    of_next_ex_valid : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_jump_nodelay_reg_0 : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    if_jump_nodelay_rst : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_101 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_101 is
  signal \<const0>\ : STD_LOGIC;
  signal \^use_reg_neg_s_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ex_first_cycle_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ex_valid_keep_i_1 : label is "soft_lutpair4";
begin
  \^use_reg_neg_s_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  use_Reg_Neg_S_reg <= \^use_reg_neg_s_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Performace_Debug_Control.ex_dbg_pc_hit_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^use_reg_neg_s_reg\,
      I1 => \Serial_Dbg_Intf.control_reg_reg[8]\,
      I2 => \Performace_Debug_Control.normal_stop_i_reg\,
      I3 => \Performace_Debug_Control.force_stop_i_reg\,
      O => p_37_out
    );
ex_Take_Intr_or_Exc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004744"
    )
        port map (
      I0 => of_Take_Interrupt_hold_reg_0,
      I1 => \^use_reg_neg_s_reg\,
      I2 => ex_jump_hold_reg,
      I3 => ex_Take_Intr_or_Exc,
      I4 => sync_reset,
      O => ex_Take_Intr_or_Exc_reg
    );
ex_first_cycle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^use_reg_neg_s_reg\,
      I1 => wb_exception_i_reg,
      I2 => sync_reset,
      O => ex_first_cycle_reg
    );
ex_jump_nodelay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E6E2EEE"
    )
        port map (
      I0 => ex_jump_nodelay_reg_0,
      I1 => \^use_reg_neg_s_reg\,
      I2 => of_Take_Interrupt_hold_reg_0,
      I3 => of_branch_with_delayslot118_out,
      I4 => ex_jump_hold_reg,
      I5 => if_jump_nodelay_rst,
      O => ex_jump_nodelay_reg
    );
ex_valid_keep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => ex_valid_keep,
      I1 => \^use_reg_neg_s_reg\,
      I2 => of_next_ex_valid,
      I3 => wb_exception_i_reg,
      I4 => sync_reset,
      O => ex_valid_keep_reg
    );
of_Take_Interrupt_hold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => of_Take_Interrupt_hold_reg_0,
      I1 => of_Take_Interrupt_hold,
      I2 => \^use_reg_neg_s_reg\,
      I3 => sync_reset,
      O => of_Take_Interrupt_hold_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_102 is
  port (
    of_PipeRun_carry_1 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_PipeRun_carry_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_102 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_102 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_2,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_1,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 is
  port (
    carry_2 : out STD_LOGIC;
    SRL16_Sel_2 : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 is
  port (
    carry_1 : out STD_LOGIC;
    SRL16_Sel_1 : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_15 is
  port (
    carry_0 : out STD_LOGIC;
    SRL16_Sel_0 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_15 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_0\ : STD_LOGIC;
begin
  \^carry_0\ <= lopt;
  carry_0 <= \^carry_0\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_18 is
  port (
    \Performace_Debug_Control.ex_dbg_hit_reg[0]\ : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[0]\ : in STD_LOGIC;
    hit_carry : in STD_LOGIC;
    normal_stop_i : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_18 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \^performace_debug_control.ex_dbg_hit_reg[0]\ : STD_LOGIC;
begin
  \Performace_Debug_Control.ex_dbg_hit_reg[0]\ <= \^performace_debug_control.ex_dbg_hit_reg[0]\;
  \^performace_debug_control.ex_dbg_hit_reg[0]\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Performace_Debug_Control.ex_dbg_pc_hit_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => normal_stop_i,
      I1 => dbg_clean_stop,
      I2 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I3 => \^performace_debug_control.ex_dbg_hit_reg[0]\,
      O => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_19 is
  port (
    hit_carry : out STD_LOGIC;
    carry_0 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_19 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_19 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_0,
      CO(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => hit_carry,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_2 is
  port (
    carry_7 : out STD_LOGIC;
    SRL16_Sel_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_2 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_2 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_7,
      CYINIT => Q(0),
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 is
  port (
    ex_pre_alu_carry : out STD_LOGIC;
    muxcy_sel : in STD_LOGIC;
    muxcy_di : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => ex_pre_alu_carry,
      CYINIT => ex_MSR(0),
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => muxcy_di,
      O(3) => lopt_10,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => muxcy_sel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 is
  port (
    ex_alu_carryin : out STD_LOGIC;
    ex_pre_alu_carry : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ex_alu_carryin\ : STD_LOGIC;
begin
  \^ex_alu_carryin\ <= lopt;
  ex_alu_carryin <= \^ex_alu_carryin\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_3 is
  port (
    carry_6 : out STD_LOGIC;
    SRL16_Sel_6 : in STD_LOGIC;
    carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_3 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_6\ : STD_LOGIC;
begin
  \^carry_6\ <= lopt;
  carry_6 <= \^carry_6\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 is
  port (
    CI : out STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \wb_exception_kind_i_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_364 is
  port (
    zero_CI_0 : out STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_364 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_364;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_364 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_6\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_0,
      CYINIT => '1',
      DI(3) => \^lopt_2\,
      DI(2) => \^lopt_2\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => ex_op1_cmp_equal
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_365 is
  port (
    zero_CI_1 : out STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_0 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_365 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_365;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_365 is
  signal \^zero_ci_1\ : STD_LOGIC;
begin
  \^zero_ci_1\ <= lopt;
  zero_CI_1 <= \^zero_ci_1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_366 is
  port (
    zero_CI_2 : out STD_LOGIC;
    S : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_1 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_366 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_366;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_366 is
  signal \^zero_ci_2\ : STD_LOGIC;
begin
  \^zero_ci_2\ <= lopt;
  zero_CI_2 <= \^zero_ci_2\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_367 is
  port (
    zero_CI_3 : out STD_LOGIC;
    \Zero_Detecting[2].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_2 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_367 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_367;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_367 is
  signal \^zero_ci_3\ : STD_LOGIC;
begin
  \^zero_ci_3\ <= lopt;
  zero_CI_3 <= \^zero_ci_3\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_368 is
  port (
    zero_CI_4 : out STD_LOGIC;
    \Zero_Detecting[3].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_368 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_368;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_368 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_4 <= \^lopt_5\;
  lopt_7 <= lopt_6;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => zero_CI_3,
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => zero_CI_4,
      CYINIT => '0',
      DI(3) => \^lopt_6\,
      DI(2) => ex_op1_cmp_equal_n,
      DI(1) => ex_op1_cmp_equal_n,
      DI(0) => ex_op1_cmp_equal_n,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \^lopt_2\,
      S(0) => \Zero_Detecting[3].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_369 is
  port (
    zero_CI_5 : out STD_LOGIC;
    \Zero_Detecting[4].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_4 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_369 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_369;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_369 is
  signal \^zero_ci_5\ : STD_LOGIC;
begin
  \^zero_ci_5\ <= lopt;
  zero_CI_5 <= \^zero_ci_5\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_370 is
  port (
    ex_op1_zero : out STD_LOGIC;
    \Zero_Detecting[5].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    zero_CI_5 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_370 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_370;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_370 is
  signal \^ex_op1_zero\ : STD_LOGIC;
begin
  \^ex_op1_zero\ <= lopt;
  ex_op1_zero <= \^ex_op1_zero\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_450 is
  port (
    CI : out STD_LOGIC;
    ex_use_carry : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_450 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_450;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_450 is
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_5 is
  port (
    carry_5 : out STD_LOGIC;
    SRL16_Sel_5 : in STD_LOGIC;
    carry_6 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_5 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_543 is
  port (
    CI : out STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_543 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_543;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_543 is
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 is
  port (
    carry_4 : out STD_LOGIC;
    SRL16_Sel_4 : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_4\ : STD_LOGIC;
begin
  \^carry_4\ <= lopt;
  carry_4 <= \^carry_4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_81 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    S_68 : in STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_81 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_81 is
  signal \<const1>\ : STD_LOGIC;
  signal \^mem_wait_on_ready_n\ : STD_LOGIC;
begin
  \^mem_wait_on_ready_n\ <= lopt;
  lopt_1 <= \<const1>\;
  mem_wait_on_ready_N <= \^mem_wait_on_ready_n\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_82 is
  port (
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    mem_valid_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg\ : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    flush_pipe : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    wb_piperun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_82 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_82 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^trace_wb_jump_taken_reg\ : STD_LOGIC;
begin
  Trace_WB_Jump_Taken_reg <= \^trace_wb_jump_taken_reg\;
  \^trace_wb_jump_taken_reg\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\all_statistics_counters[1].request_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045555555"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => wb_exception_i_reg,
      I5 => \^trace_wb_jump_taken_reg\,
      O => \all_statistics_counters[2].ready_reg\
    );
mem_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00130013000000AA"
    )
        port map (
      I0 => mem_valid_reg_0,
      I1 => ex_Take_Intr_or_Exc_reg,
      I2 => mem_exception_from_ex,
      I3 => flush_pipe,
      I4 => \^trace_wb_jump_taken_reg\,
      I5 => ex_branch_with_delayslot_reg,
      O => mem_valid_reg
    );
wb_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => wb_valid_reg_0,
      I1 => mem_valid_reg_0,
      I2 => wb_piperun,
      I3 => \^trace_wb_jump_taken_reg\,
      I4 => sync_reset,
      O => wb_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_83 is
  port (
    jump_carry1 : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_83 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_83 is
  signal \^jump_carry1\ : STD_LOGIC;
begin
  \^jump_carry1\ <= lopt;
  jump_carry1 <= \^jump_carry1\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_84 is
  port (
    jump_carry2 : out STD_LOGIC;
    force_jump2 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    jump_carry1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_84 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_84 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => jump_carry2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => ex_Take_Intr_or_Exc_reg,
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => force_jump2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_85 is
  port (
    ex_jump_wanted : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    jump_carry2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_85 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_85 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ex_jump_wanted\ : STD_LOGIC;
begin
  \^ex_jump_wanted\ <= lopt;
  ex_jump_wanted <= \^ex_jump_wanted\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_86 is
  port (
    jump_carry4 : out STD_LOGIC;
    ex_jump_q_reg : in STD_LOGIC;
    ex_jump_wanted : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_86 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_86 is
  signal \<const0>\ : STD_LOGIC;
  signal \^jump_carry4\ : STD_LOGIC;
begin
  \^jump_carry4\ <= lopt;
  jump_carry4 <= \^jump_carry4\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_87 is
  port (
    jump_carry5 : out STD_LOGIC;
    jump_carry4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_87 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_87 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^jump_carry5\ : STD_LOGIC;
begin
  \^jump_carry5\ <= lopt;
  jump_carry5 <= \^jump_carry5\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_88 is
  port (
    ex_jump_hold_reg : out STD_LOGIC;
    ex_jump_hold_reg_0 : out STD_LOGIC;
    if_missed_fetch_reg : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    ex_jump_q_reg : out STD_LOGIC;
    ex_jump_hold_reg_1 : in STD_LOGIC;
    jump_carry5 : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    keep_jump_taken_with_ds : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    of_next_ex_valid : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_valid_jump_reg_0 : in STD_LOGIC;
    ex_jump_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_88 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_88 is
  signal \^ex_jump_hold_reg\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ex_jump_hold_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of mem_jump_taken_i_1 : label is "soft_lutpair5";
begin
  ex_jump_hold_reg <= \^ex_jump_hold_reg\;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => jump_carry5,
      CO(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^ex_jump_hold_reg\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ex_jump_hold_reg_1
    );
ex_jump_hold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => \^ex_jump_hold_reg\,
      I2 => ex_branch_with_delayslot_reg,
      I3 => sync_reset,
      O => ex_jump_hold_reg_0
    );
ex_jump_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ex_jump_q,
      I1 => \^ex_jump_hold_reg\,
      I2 => ex_branch_with_delayslot_reg,
      O => ex_jump_q_reg
    );
ex_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CC0A"
    )
        port map (
      I0 => ex_valid_reg_0,
      I1 => of_next_ex_valid,
      I2 => ex_branch_with_delayslot_reg,
      I3 => of_pause_reg,
      I4 => sync_reset,
      I5 => wb_exception_i_reg,
      O => ex_valid_reg
    );
ex_valid_jump_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CC0A"
    )
        port map (
      I0 => ex_valid_jump_reg_0,
      I1 => of_next_ex_valid,
      I2 => ex_branch_with_delayslot_reg,
      I3 => of_pause_reg,
      I4 => sync_reset,
      I5 => wb_exception_i_reg,
      O => ex_valid_jump_reg
    );
if_missed_fetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E4"
    )
        port map (
      I0 => if_missed_fetch,
      I1 => \^ex_jump_hold_reg\,
      I2 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      I3 => D(0),
      I4 => LOCKSTEP_Master_Out(0),
      I5 => sync_reset,
      O => if_missed_fetch_reg
    );
keep_jump_taken_with_ds_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => \^ex_jump_hold_reg\,
      I2 => ex_branch_with_delayslot,
      I3 => of_pause_reg,
      I4 => sync_reset,
      O => keep_jump_taken_with_ds_reg
    );
mem_jump_taken_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ex_jump_hold_reg\,
      I1 => ex_jump_hold,
      O => mem_jump_taken_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_89 is
  port (
    CI : out STD_LOGIC;
    if_fetch_for_timing_optimization1 : in STD_LOGIC;
    if_pc_incr_carry1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_89 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_89 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ci\ : STD_LOGIC;
begin
  CI <= \^ci\;
  \^ci\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 is
  port (
    carry_3 : out STD_LOGIC;
    SRL16_Sel_3 : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_3,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => SRL16_Sel_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_90 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_valid : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_90 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_90 is
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_10;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => if_pc_incr_carry0,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_10,
      O(2 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => if_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_91 is
  port (
    if_pc_incr_carry1 : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_91 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_91 is
  signal \<const0>\ : STD_LOGIC;
  signal \^if_pc_incr_carry1\ : STD_LOGIC;
begin
  \^if_pc_incr_carry1\ <= lopt;
  if_pc_incr_carry1 <= \^if_pc_incr_carry1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_92 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_92 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_92 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_2\ : STD_LOGIC;
begin
  \^of_piperun_carry_2\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_2 <= \^of_piperun_carry_2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_93 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_93 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_93 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_3\ : STD_LOGIC;
begin
  \^of_piperun_carry_3\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_3 <= \^of_piperun_carry_3\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_94 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    ex_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_94 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_94 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_4\ : STD_LOGIC;
begin
  \^of_piperun_carry_4\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_4 <= \^of_piperun_carry_4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_95 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_95 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_95 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_6,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_5,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => mem_is_multi_or_load_instr_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_96 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    A : in STD_LOGIC;
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_96 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_96 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_6\ : STD_LOGIC;
begin
  \^of_piperun_carry_6\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_6 <= \^of_piperun_carry_6\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_97 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_pipe_ctrl_reg0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_97 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_97 is
  signal \<const0>\ : STD_LOGIC;
  signal \^of_piperun_carry_7\ : STD_LOGIC;
begin
  \^of_piperun_carry_7\ <= lopt;
  lopt_1 <= \<const0>\;
  of_PipeRun_carry_7 <= \^of_piperun_carry_7\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_98 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_gpr_write_reg : out STD_LOGIC;
    mem_gpr_write_dbg_reg : out STD_LOGIC;
    of_set_MSR_IE_hold_reg : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    mem_gpr_write_reg_0 : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_set_MSR_IE_hold_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_98 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_98 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
begin
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \^using_fpga.native_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
mem_gpr_write_dbg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_gpr_write_dbg,
      I1 => \^using_fpga.native_0\,
      I2 => mem_gpr_write_dbg,
      O => mem_gpr_write_dbg_reg
    );
mem_gpr_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => mem_gpr_write_reg_0,
      I1 => \^using_fpga.native_0\,
      I2 => ex_gpr_write_reg,
      I3 => wb_exception_i_reg,
      I4 => sync_reset,
      O => mem_gpr_write_reg
    );
\mem_pc_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFF00000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => wb_exception_i_reg,
      I4 => \Performace_Debug_Control.dbg_freeze_nohalt_reg\,
      I5 => \^using_fpga.native_0\,
      O => E(0)
    );
of_set_MSR_IE_hold_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0020"
    )
        port map (
      I0 => \ex_gpr_write_addr_reg[4]\,
      I1 => ex_Interrupt_Brk_combo_reg,
      I2 => \^using_fpga.native_0\,
      I3 => of_pause_reg,
      I4 => of_set_MSR_IE_hold_reg_0,
      I5 => sync_reset,
      O => of_set_MSR_IE_hold_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_99 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_99 : entity is "MB_MUXCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_99 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => of_PipeRun_carry_10,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => of_PipeRun_carry_9,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => ex_branch_with_delayslot_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY is
  port (
    O56_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    LO : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY is
  signal \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I2_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_I2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => O56_out,
      S(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_261 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[10]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[11]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_261 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_261;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_261 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[10]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[10]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[10]\ <= \^if_pc_reg[10]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_262 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[11]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[12]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_262 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_262;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_262 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[11]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[11]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[11]\ <= \^if_pc_reg[11]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_263 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[12]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[13]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_263 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_263;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_263 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[13]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[12]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_264 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[13]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[14]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_264 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_264;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_264 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[13]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[13]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[13]\ <= \^if_pc_reg[13]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_265 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[14]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[15]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_265 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_265;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_265 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[14]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[14]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[14]\ <= \^if_pc_reg[14]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_266 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[15]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[16]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_266 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_266;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_266 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[15]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[15]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[15]\ <= \^if_pc_reg[15]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_267 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[16]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[17]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_267 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_267;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_267 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[17]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[16]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_268 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[17]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[18]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_268 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_268;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_268 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[17]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[17]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[17]\ <= \^if_pc_reg[17]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_269 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[18]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[19]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_269 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_269;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_269 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[18]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[18]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[18]\ <= \^if_pc_reg[18]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_270 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[19]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[20]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_270 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_270;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_270 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[19]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[19]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[19]\ <= \^if_pc_reg[19]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_271 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[2]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_271 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_271;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_271 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[1]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[1]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[1]\ <= \^if_pc_reg[1]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_272 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[20]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[21]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_272 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_272;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_272 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[21]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[20]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_273 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[21]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[22]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_273 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_273;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_273 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[21]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[21]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[21]\ <= \^if_pc_reg[21]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_274 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[22]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[23]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_274 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_274;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_274 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[22]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[22]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[22]\ <= \^if_pc_reg[22]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_275 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[23]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[24]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_275 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_275;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_275 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[23]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[23]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[23]\ <= \^if_pc_reg[23]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_276 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[25]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_276 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_276;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_276 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[25]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[24]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_277 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[25]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[26]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_277 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_277;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_277 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[25]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[25]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[25]\ <= \^if_pc_reg[25]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_278 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[26]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[27]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_278 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_278;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_278 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[26]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[26]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[26]\ <= \^if_pc_reg[26]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_279 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[27]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[28]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_279 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_279;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_279 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[27]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[27]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[27]\ <= \^if_pc_reg[27]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_280 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[28]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[29]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_280 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_280;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_280 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[29]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[28]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_281 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_281 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_281;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_281 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_2;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_282 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[3]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_282 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_282;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_282 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[2]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[2]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[2]\ <= \^if_pc_reg[2]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_283 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[4]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_283 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_283;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_283 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[3]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[3]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[3]\ <= \^if_pc_reg[3]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_284 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[4]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[5]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_284 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_284;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_284 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[5]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[4]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_285 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[6]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_285 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_285;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_285 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[5]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[5]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[5]\ <= \^if_pc_reg[5]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_286 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[7]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_286 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_286;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_286 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[6]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[6]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[6]\ <= \^if_pc_reg[6]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_287 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[7]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[8]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_287 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_287;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_287 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[7]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[7]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[7]\ <= \^if_pc_reg[7]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_288 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[8]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \if_pc_reg[9]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_288 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_288;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_288 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \if_pc_reg[9]\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \if_pc_reg[8]\,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_289 is
  port (
    LO : out STD_LOGIC;
    \if_pc_reg[9]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_289 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_289;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_289 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lo\ : STD_LOGIC;
  signal \^if_pc_reg[9]\ : STD_LOGIC;
begin
  LO <= \^lo\;
  \^if_pc_reg[9]\ <= lopt_2;
  \^lo\ <= lopt;
  \if_pc_reg[9]\ <= \^if_pc_reg[9]\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_301 is
  port (
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_AddSub_31 : in STD_LOGIC;
    LO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_301 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_301;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_301 is
  signal \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I2_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_I2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => wb_excep_return_addr(0),
      S(3 downto 1) => \NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => addr_AddSub_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_302 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_302 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_302;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_302 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_304 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_304 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_304;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_304 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_306 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_306 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_306;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_306 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_308 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_308 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_308;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_308 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_310 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_310 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_310;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_310 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_312 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_312 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_312;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_312 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_314 is
  port (
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_314 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_314;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_314 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[16]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[16]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_316 is
  port (
    \data_rd_reg_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_316 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_316;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_316 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[17]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_318 is
  port (
    \data_rd_reg_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_318 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_318;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_318 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[18]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[18]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_320 is
  port (
    \data_rd_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_320 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_320;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_320 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[19]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[19]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_322 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_322 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_322;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_322 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_324 is
  port (
    \data_rd_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_324 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_324;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_324 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[20]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[20]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_326 is
  port (
    \data_rd_reg_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_326 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_326;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_326 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[21]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[21]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_328 is
  port (
    \data_rd_reg_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_328 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_328;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_328 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[22]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[22]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_330 is
  port (
    \data_rd_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_330 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_330;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_330 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[23]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[23]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_332 is
  port (
    \data_rd_reg_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_332 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_332;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_332 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[24]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_334 is
  port (
    \data_rd_reg_reg[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_334 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_334;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_334 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[25]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[25]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_336 is
  port (
    \data_rd_reg_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_336 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_336;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_336 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[26]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_338 is
  port (
    \data_rd_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_338 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_338;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_338 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[27]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[27]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_340 is
  port (
    \data_rd_reg_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \wb_MSR_i_reg[28]\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_340 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_340;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_340 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native_0\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => \Using_FPGA.Native\,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\data_rd_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \WB_MEM_Result_reg[28]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \wb_MSR_i_reg[28]\,
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native\,
      O => \data_rd_reg_reg[28]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_342 is
  port (
    \data_rd_reg_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \wb_MSR_i_reg[29]\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_342 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_342;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_342 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \WB_MEM_Result_reg[29]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \wb_MSR_i_reg[29]\,
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native\,
      O => \data_rd_reg_reg[29]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_344 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_344 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_344;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_344 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_346 is
  port (
    \data_rd_reg_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \wb_MSR_i_reg[30]\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_346 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_346;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_346 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \WB_MEM_Result_reg[30]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \wb_MSR_i_reg[30]\,
      I4 => read_register_MSR_1_reg,
      I5 => \Using_FPGA.Native\,
      O => \data_rd_reg_reg[30]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_348 is
  port (
    \data_rd_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WB_MEM_Result_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    S : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_348 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_348;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_348 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
\data_rd_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => \WB_MEM_Result_reg[31]\(0),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \Using_FPGA.Native\,
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_350 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_350 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_350;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_350 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_352 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_352 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_352;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_352 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_354 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_354 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_354;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_354 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_356 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_356 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_356;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_356 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_358 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_358 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_358;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_358 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_360 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_360 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_360;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_360 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Using_FPGA.Native\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => wb_excep_return_addr(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_362 is
  port (
    LO : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_362 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_362;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_362 is
  signal \^lo\ : STD_LOGIC;
  signal \^wb_excep_return_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  LO <= \^lo\;
  \^lo\ <= lopt;
  \^wb_excep_return_addr\(0) <= lopt_1;
  wb_excep_return_addr(0) <= \^wb_excep_return_addr\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 is
  signal \^data_addr[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[9]\(0) <= \^data_addr[9]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[9]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 is
  signal \^data_addr[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[8]\(0) <= \^data_addr[8]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[8]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 is
  signal \^data_addr[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[7]\(0) <= \^data_addr[7]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[7]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[6]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 is
  signal \^data_addr[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[5]\(0) <= \^data_addr[5]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[5]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 is
  signal \^data_addr[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[4]\(0) <= \^data_addr[4]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[4]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 is
  signal \^data_addr[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[3]\(0) <= \^data_addr[3]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[3]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_495 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_495 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_495;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_495 is
  signal \^ex_carryout\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  EX_CarryOut <= \^ex_carryout\;
  \MEM_DataBus_Addr_reg[31]\(0) <= \^mem_databus_addr_reg[31]\(0);
  \^ex_carryout\ <= lopt;
  \^mem_databus_addr_reg[31]\(0) <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_497 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_497 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_497;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_497 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \MEM_DataBus_Addr_reg[30]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_499 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_499 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_499;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_499 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= lopt_11;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_11,
      O(2) => \NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED\(2),
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[2]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_501 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_501 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_501;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_501 is
  signal \^data_addr[29]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[29]\(0) <= \^data_addr[29]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[29]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_503 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_503 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_503;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_503 is
  signal \^data_addr[28]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[28]\(0) <= \^data_addr[28]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[28]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_505 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_505 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_505;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_505 is
  signal \^data_addr[27]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[27]\(0) <= \^data_addr[27]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[27]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_507 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_507 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_507;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_507 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[26]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_509 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_509 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_509;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_509 is
  signal \^data_addr[25]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[25]\(0) <= \^data_addr[25]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[25]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_511 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_511 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_511;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_511 is
  signal \^data_addr[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[24]\(0) <= \^data_addr[24]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[24]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_513 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_513 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_513;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_513 is
  signal \^data_addr[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[23]\(0) <= \^data_addr[23]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[23]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[22]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_517 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_517 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_517;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_517 is
  signal \^data_addr[21]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[21]\(0) <= \^data_addr[21]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[21]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_519 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_519 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_519;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_519 is
  signal \^data_addr[20]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[20]\(0) <= \^data_addr[20]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[20]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 is
  signal \^data_addr[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[1]\(0) <= \^data_addr[1]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[1]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_523 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_523 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_523;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_523 is
  signal \^data_addr[19]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[19]\(0) <= \^data_addr[19]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[19]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_525 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_525 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_525;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_525 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[18]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 is
  signal \^data_addr[17]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[17]\(0) <= \^data_addr[17]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[17]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_529 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_529 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_529;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_529 is
  signal \^data_addr[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[16]\(0) <= \^data_addr[16]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[16]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_531 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_531 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_531;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_531 is
  signal \^data_addr[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[15]\(0) <= \^data_addr[15]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[15]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[14]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_535 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_535 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_535;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_535 is
  signal \^data_addr[13]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[13]\(0) <= \^data_addr[13]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[13]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_537 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_537 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_537;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_537 is
  signal \^data_addr[12]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[12]\(0) <= \^data_addr[12]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[12]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 is
  signal \^data_addr[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_carryout\ : STD_LOGIC;
begin
  \Data_Addr[11]\(0) <= \^data_addr[11]\(0);
  EX_CarryOut <= \^ex_carryout\;
  \^data_addr[11]\(0) <= lopt_1;
  \^ex_carryout\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_541 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_541 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_541;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_541 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => EX_CarryOut,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => DI,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => \Data_Addr[10]\(0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 : entity is "MB_MUXCY_XORCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 is
  signal \^data_addr[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^using_fpga.native\ : STD_LOGIC;
begin
  \Data_Addr[0]\(0) <= \^data_addr[0]\(0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \^data_addr[0]\(0) <= lopt_1;
  \^using_fpga.native\ <= lopt;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7 is
  port (
    sel_input_i_1 : out STD_LOGIC;
    I4_3 : in STD_LOGIC;
    sel_input_iii_0 : in STD_LOGIC;
    sel_input_delayslot : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => sel_input_iii_0,
      I1 => sel_input_delayslot,
      O => sel_input_i_1,
      S => I4_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_111 is
  port (
    of_instr_ii_42 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0169_out : in STD_LOGIC;
    I1167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_111 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_111 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0169_out,
      I1 => I1167_out,
      O => of_instr_ii_42,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_113 is
  port (
    of_instr_ii_32 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0129_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_113 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_113 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0129_out,
      I1 => I1127_out,
      O => of_instr_ii_32,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_115 is
  port (
    of_instr_ii_31 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0125_out_4 : in STD_LOGIC;
    I1123_out_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_115 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_115 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out_4,
      I1 => I1123_out_5,
      O => of_instr_ii_31,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_117 is
  port (
    of_instr_ii_30 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0121_out_6 : in STD_LOGIC;
    I1119_out_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_117 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_117 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out_6,
      I1 => I1119_out_7,
      O => of_instr_ii_30,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_119 is
  port (
    of_instr_ii_29 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0117_out_8 : in STD_LOGIC;
    I1115_out_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_119 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_119 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out_8,
      I1 => I1115_out_9,
      O => of_instr_ii_29,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_121 is
  port (
    of_instr_ii_28 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0113_out_10 : in STD_LOGIC;
    I1111_out_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_121 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_121 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out_10,
      I1 => I1111_out_11,
      O => of_instr_ii_28,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_123 is
  port (
    of_instr_ii_27 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0109_out_12 : in STD_LOGIC;
    I1107_out_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_123 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_123 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out_12,
      I1 => I1107_out_13,
      O => of_instr_ii_27,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_125 is
  port (
    of_instr_ii_26 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0105_out_14 : in STD_LOGIC;
    I1103_out_15 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_125 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_125 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out_14,
      I1 => I1103_out_15,
      O => of_instr_ii_26,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_127 is
  port (
    of_instr_ii_25 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0101_out_16 : in STD_LOGIC;
    I199_out_17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_127 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_127 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out_16,
      I1 => I199_out_17,
      O => of_instr_ii_25,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_129 is
  port (
    of_instr_ii_24 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I097_out_18 : in STD_LOGIC;
    I195_out_19 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_129 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_129 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out_18,
      I1 => I195_out_19,
      O => of_instr_ii_24,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_131 is
  port (
    of_instr_ii_23 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I093_out_20 : in STD_LOGIC;
    I191_out_21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_131 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_131 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out_20,
      I1 => I191_out_21,
      O => of_instr_ii_23,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_133 is
  port (
    of_instr_ii_41 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0165_out : in STD_LOGIC;
    I1163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_133 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_133 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0165_out,
      I1 => I1163_out,
      O => of_instr_ii_41,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_135 is
  port (
    of_instr_ii_22 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I089_out_22 : in STD_LOGIC;
    I187_out_23 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_135 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_135 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out_22,
      I1 => I187_out_23,
      O => of_instr_ii_22,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_137 is
  port (
    of_instr_ii_21 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I085_out_24 : in STD_LOGIC;
    I183_out_25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_137 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_137 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out_24,
      I1 => I183_out_25,
      O => of_instr_ii_21,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_139 is
  port (
    of_instr_ii_20 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I081_out_26 : in STD_LOGIC;
    I179_out_27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_139 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_139 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out_26,
      I1 => I179_out_27,
      O => of_instr_ii_20,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_141 is
  port (
    of_instr_ii_19 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I077_out_28 : in STD_LOGIC;
    I175_out_29 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_141 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_141 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out_28,
      I1 => I175_out_29,
      O => of_instr_ii_19,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_143 is
  port (
    of_instr_ii_18 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I073_out_30 : in STD_LOGIC;
    I171_out_31 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_143 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_143 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out_30,
      I1 => I171_out_31,
      O => of_instr_ii_18,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_145 is
  port (
    of_instr_ii_17 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I069_out_32 : in STD_LOGIC;
    I167_out_33 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_145 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_145 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out_32,
      I1 => I167_out_33,
      O => of_instr_ii_17,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_147 is
  port (
    of_instr_ii_16 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I065_out_34 : in STD_LOGIC;
    I163_out_35 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_147 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_147 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out_34,
      I1 => I163_out_35,
      O => of_instr_ii_16,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_149 is
  port (
    of_instr_ii_15 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I061_out_36 : in STD_LOGIC;
    I159_out_37 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_149 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_149 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out_36,
      I1 => I159_out_37,
      O => of_instr_ii_15,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_151 is
  port (
    of_instr_ii_14 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I057_out_38 : in STD_LOGIC;
    I155_out_39 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_151 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_151 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out_38,
      I1 => I155_out_39,
      O => of_instr_ii_14,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_153 is
  port (
    of_instr_ii_13 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I053_out_40 : in STD_LOGIC;
    I151_out_41 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_153 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_153 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out_40,
      I1 => I151_out_41,
      O => of_instr_ii_13,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_155 is
  port (
    of_instr_ii_40 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0161_out : in STD_LOGIC;
    I1159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_155 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_155 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0161_out,
      I1 => I1159_out,
      O => of_instr_ii_40,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_157 is
  port (
    of_instr_ii_12 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I049_out_42 : in STD_LOGIC;
    I147_out_43 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_157 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_157 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out_42,
      I1 => I147_out_43,
      O => of_instr_ii_12,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_159 is
  port (
    of_instr_ii_11 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I045_out_44 : in STD_LOGIC;
    I143_out_45 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_159 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_159 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out_44,
      I1 => I143_out_45,
      O => of_instr_ii_11,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_161 is
  port (
    of_instr_ii_10 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I041_out_46 : in STD_LOGIC;
    I139_out_47 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_161 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_161 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out_46,
      I1 => I139_out_47,
      O => of_instr_ii_10,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_163 is
  port (
    of_instr_ii_9 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I037_out_48 : in STD_LOGIC;
    I135_out_49 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_163 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_163 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out_48,
      I1 => I135_out_49,
      O => of_instr_ii_9,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_165 is
  port (
    of_instr_ii_8 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I033_out_50 : in STD_LOGIC;
    I131_out_51 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_165 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_165 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out_50,
      I1 => I131_out_51,
      O => of_instr_ii_8,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_167 is
  port (
    of_instr_ii_7 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I029_out_52 : in STD_LOGIC;
    I127_out_53 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_167 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_167 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out_52,
      I1 => I127_out_53,
      O => of_instr_ii_7,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_169 is
  port (
    of_instr_ii_6 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I025_out_54 : in STD_LOGIC;
    I123_out_55 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_169 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_169 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out_54,
      I1 => I123_out_55,
      O => of_instr_ii_6,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_171 is
  port (
    of_instr_ii_5 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I021_out_56 : in STD_LOGIC;
    I119_out_57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_171 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_171 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out_56,
      I1 => I119_out_57,
      O => of_instr_ii_5,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_173 is
  port (
    of_instr_ii_4 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I017_out_58 : in STD_LOGIC;
    I115_out_59 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_173 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_173 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out_58,
      I1 => I115_out_59,
      O => of_instr_ii_4,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_175 is
  port (
    of_instr_ii_3 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I013_out_60 : in STD_LOGIC;
    I111_out_61 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_175 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_175 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out_60,
      I1 => I111_out_61,
      O => of_instr_ii_3,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_177 is
  port (
    of_instr_ii_39 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0157_out : in STD_LOGIC;
    I1155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_177 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_177 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0157_out,
      I1 => I1155_out,
      O => of_instr_ii_39,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_179 is
  port (
    of_instr_ii_2 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I09_out_62 : in STD_LOGIC;
    I17_out_63 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_179 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_179 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out_62,
      I1 => I17_out_63,
      O => of_instr_ii_2,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_181 is
  port (
    of_instr_ii_1 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I05_out_64 : in STD_LOGIC;
    I13_out_65 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_181 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_181 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out_64,
      I1 => I13_out_65,
      O => of_instr_ii_1,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_183 is
  port (
    of_instr_ii_0 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0_66 : in STD_LOGIC;
    I1_67 : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[30]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_183 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_183 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\PC_Buffer_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550004"
    )
        port map (
      I0 => if_missed_fetch,
      I1 => IReady,
      I2 => \Performace_Debug_Control.dbg_freeze_nohalt_reg\,
      I3 => \wb_exception_kind_i_reg[30]\,
      I4 => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      O => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0_66,
      I1 => I1_67,
      O => of_instr_ii_0,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_185 is
  port (
    of_instr_ii_38 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0153_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_185 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_185 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0153_out,
      I1 => I1151_out,
      O => of_instr_ii_38,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_187 is
  port (
    of_instr_ii_37 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0149_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_187 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_187 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0149_out,
      I1 => I1147_out,
      O => of_instr_ii_37,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_189 is
  port (
    of_instr_ii_36 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0145_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_189 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_189 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0145_out,
      I1 => I1143_out,
      O => of_instr_ii_36,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_191 is
  port (
    of_instr_ii_35 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0141_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_191 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_191;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_191 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0141_out,
      I1 => I1139_out,
      O => of_instr_ii_35,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_193 is
  port (
    of_instr_ii_34 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0137_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_193 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_193 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0137_out,
      I1 => I1135_out,
      O => of_instr_ii_34,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_195 is
  port (
    of_instr_ii_33 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0133_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_195 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_195 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0133_out,
      I1 => I1131_out,
      O => of_instr_ii_33,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_198 is
  port (
    of_pc_ii_31 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0125_out : in STD_LOGIC;
    I1123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_198 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_198 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0125_out,
      I1 => I1123_out,
      O => of_pc_ii_31,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_200 is
  port (
    of_pc_ii_21 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I085_out : in STD_LOGIC;
    I183_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_200 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_200;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_200 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I085_out,
      I1 => I183_out,
      O => of_pc_ii_21,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_202 is
  port (
    of_pc_ii_20 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I081_out : in STD_LOGIC;
    I179_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_202 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_202 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I081_out,
      I1 => I179_out,
      O => of_pc_ii_20,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_204 is
  port (
    of_pc_ii_19 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I077_out : in STD_LOGIC;
    I175_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_204 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_204;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_204 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I077_out,
      I1 => I175_out,
      O => of_pc_ii_19,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_206 is
  port (
    of_pc_ii_18 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I073_out : in STD_LOGIC;
    I171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_206 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_206;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_206 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I073_out,
      I1 => I171_out,
      O => of_pc_ii_18,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_208 is
  port (
    of_pc_ii_17 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I069_out : in STD_LOGIC;
    I167_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_208 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_208 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I069_out,
      I1 => I167_out,
      O => of_pc_ii_17,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_210 is
  port (
    of_pc_ii_16 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I065_out : in STD_LOGIC;
    I163_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_210 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_210;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_210 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I065_out,
      I1 => I163_out,
      O => of_pc_ii_16,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_212 is
  port (
    of_pc_ii_15 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I061_out : in STD_LOGIC;
    I159_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_212 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_212 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I061_out,
      I1 => I159_out,
      O => of_pc_ii_15,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_214 is
  port (
    of_pc_ii_14 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I057_out : in STD_LOGIC;
    I155_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_214 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_214 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I057_out,
      I1 => I155_out,
      O => of_pc_ii_14,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_216 is
  port (
    of_pc_ii_13 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I053_out : in STD_LOGIC;
    I151_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_216 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_216;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_216 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I053_out,
      I1 => I151_out,
      O => of_pc_ii_13,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_218 is
  port (
    of_pc_ii_12 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I049_out : in STD_LOGIC;
    I147_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_218 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_218;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_218 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I049_out,
      I1 => I147_out,
      O => of_pc_ii_12,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_220 is
  port (
    of_pc_ii_30 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0121_out : in STD_LOGIC;
    I1119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_220 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_220 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0121_out,
      I1 => I1119_out,
      O => of_pc_ii_30,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_222 is
  port (
    of_pc_ii_11 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I045_out : in STD_LOGIC;
    I143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_222 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_222;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_222 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I045_out,
      I1 => I143_out,
      O => of_pc_ii_11,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_224 is
  port (
    of_pc_ii_10 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_224 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_224 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I041_out,
      I1 => I139_out,
      O => of_pc_ii_10,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_226 is
  port (
    of_pc_ii_9 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I037_out : in STD_LOGIC;
    I135_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_226 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_226 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I037_out,
      I1 => I135_out,
      O => of_pc_ii_9,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_228 is
  port (
    of_pc_ii_8 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I033_out : in STD_LOGIC;
    I131_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_228 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_228;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_228 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I033_out,
      I1 => I131_out,
      O => of_pc_ii_8,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_230 is
  port (
    of_pc_ii_7 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I029_out : in STD_LOGIC;
    I127_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_230 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_230;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_230 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I029_out,
      I1 => I127_out,
      O => of_pc_ii_7,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_232 is
  port (
    of_pc_ii_6 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I025_out : in STD_LOGIC;
    I123_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_232 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_232 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I025_out,
      I1 => I123_out,
      O => of_pc_ii_6,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_234 is
  port (
    of_pc_ii_5 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I021_out : in STD_LOGIC;
    I119_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_234 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_234;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_234 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I021_out,
      I1 => I119_out,
      O => of_pc_ii_5,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_236 is
  port (
    of_pc_ii_4 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I017_out : in STD_LOGIC;
    I115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_236 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_236;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_236 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I017_out,
      I1 => I115_out,
      O => of_pc_ii_4,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_238 is
  port (
    of_pc_ii_3 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I013_out : in STD_LOGIC;
    I111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_238 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_238;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_238 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I013_out,
      I1 => I111_out,
      O => of_pc_ii_3,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_240 is
  port (
    of_pc_ii_2 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I09_out : in STD_LOGIC;
    I17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_240 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_240;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_240 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I09_out,
      I1 => I17_out,
      O => of_pc_ii_2,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_242 is
  port (
    of_pc_ii_29 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0117_out : in STD_LOGIC;
    I1115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_242 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_242;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_242 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0117_out,
      I1 => I1115_out,
      O => of_pc_ii_29,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_244 is
  port (
    of_pc_ii_1 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I05_out : in STD_LOGIC;
    I13_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_244 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_244 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I05_out,
      I1 => I13_out,
      O => of_pc_ii_1,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_246 is
  port (
    of_pc_ii_0 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0_1 : in STD_LOGIC;
    I1_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_246 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_246;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_246 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0_1,
      I1 => I1_2,
      O => of_pc_ii_0,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_248 is
  port (
    of_pc_ii_28 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0113_out : in STD_LOGIC;
    I1111_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_248 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_248;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_248 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0113_out,
      I1 => I1111_out,
      O => of_pc_ii_28,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_250 is
  port (
    of_pc_ii_27 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0109_out : in STD_LOGIC;
    I1107_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_250 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_250 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0109_out,
      I1 => I1107_out,
      O => of_pc_ii_27,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_252 is
  port (
    of_pc_ii_26 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0105_out : in STD_LOGIC;
    I1103_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_252 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_252;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_252 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0105_out,
      I1 => I1103_out,
      O => of_pc_ii_26,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_254 is
  port (
    of_pc_ii_25 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I0101_out : in STD_LOGIC;
    I199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_254 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_254 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I0101_out,
      I1 => I199_out,
      O => of_pc_ii_25,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_256 is
  port (
    of_pc_ii_24 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I097_out : in STD_LOGIC;
    I195_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_256 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_256 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I097_out,
      I1 => I195_out,
      O => of_pc_ii_24,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_258 is
  port (
    of_pc_ii_23 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I093_out : in STD_LOGIC;
    I191_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_258 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_258;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_258 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I093_out,
      I1 => I191_out,
      O => of_pc_ii_23,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_260 is
  port (
    of_pc_ii_22 : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    I089_out : in STD_LOGIC;
    I187_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_260 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_260;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_260 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => I089_out,
      I1 => I187_out,
      O => of_pc_ii_22,
      S => of_pause_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => I1,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_387 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_387 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_387;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_387 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[18]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[18]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[19]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[19]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_389 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_389 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_389;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_389 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[20]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[20]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[21]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[21]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_391 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_391 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_391;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_391 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(0),
      I1 => ex_swap_byte_instr,
      I2 => Q(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_393 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_393 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_393;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_393 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[0]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[1]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[1]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_395 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_395 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_395;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_395 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[2]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[2]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[3]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[3]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_397 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_397 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_397;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_397 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[17]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[17]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[4]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[4]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_399 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_399 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_399;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_399 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[5]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[5]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[6]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[6]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_401 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_401 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_401;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_401 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[7]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[7]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_402 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_402 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_402;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_402 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_404 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_404 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_404;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_404 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[3]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[3]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_406 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_406 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_406;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_406 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[4]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[4]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_408 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_408 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_408;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_408 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[18]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[18]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_410 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_410 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_410;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_410 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => \Using_FPGA.Native_1\,
      O => D(0),
      S => of_op1_sel_spr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[19]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[19]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_412 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_412 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_412;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_412 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[20]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[20]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[21]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[21]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_414 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_414 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_414;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_414 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[22]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[22]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[23]\(1),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[23]\(0),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_416 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_416 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_416;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_416 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[16]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[16]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_op1_sel_spr : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 : entity is "MB_MUXF7";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => \Using_FPGA.Native_2\,
      O => D(0),
      S => of_op1_sel_spr
    );
\Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \EX_Op1_reg[17]\(0),
      I1 => ex_swap_byte_instr,
      I2 => \EX_Op1_reg[17]\(1),
      I3 => ex_swap_instr,
      O => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    DID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => DID(1 downto 0),
      DIB(1 downto 0) => DID(1 downto 0),
      DIC(1 downto 0) => DID(1 downto 0),
      DID(1 downto 0) => DID(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_371 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[20]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_371 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_371;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_371 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[20]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[20]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[20]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[20]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_372 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_372 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_372;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_372 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[22]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[22]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[22]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[22]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_373 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_373 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_373;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_373 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[24]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[24]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[24]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[24]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_374 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[26]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_374 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_374;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_374 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[26]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[26]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[26]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[26]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_375 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_375 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_375;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_375 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[28]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[28]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[28]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[28]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_376 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_376 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_376;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_376 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[30]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[30]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[30]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[30]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_377 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_377 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_377;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_377 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[2]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[2]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[2]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[2]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_378 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_378 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_378;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_378 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[4]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[4]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[4]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[4]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_379 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_379 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_379;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_379 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[6]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[6]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[6]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[6]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_380 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_380 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_380;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_380 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[8]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[8]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[8]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[8]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_381 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_381 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_381;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_381 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[10]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[10]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[10]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[10]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_382 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_382 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_382;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_382 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[12]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[12]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[12]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[12]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_383 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_383 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_383;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_383 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[14]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[14]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[14]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[14]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_384 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_384 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_384;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_384 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[16]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[16]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[16]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[16]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_385 is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_385 : entity is "MB_RAM32M";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_385;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_385 is
  signal \Using_FPGA.Native_n_6\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_7\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => of_gpr_op1_rd_addr(0),
      ADDRA(3) => of_gpr_op1_rd_addr(1),
      ADDRA(2) => of_gpr_op1_rd_addr(2),
      ADDRA(1) => of_gpr_op1_rd_addr(3),
      ADDRA(0) => of_gpr_op1_rd_addr(4),
      ADDRB(4 downto 0) => of_imm_data(4 downto 0),
      ADDRC(4) => of_gpr_op3_rd_addr(0),
      ADDRC(3) => of_gpr_op3_rd_addr(1),
      ADDRC(2) => of_gpr_op3_rd_addr(2),
      ADDRC(1) => of_gpr_op3_rd_addr(3),
      ADDRC(0) => of_gpr_op3_rd_addr(4),
      ADDRD(4) => WB_GPR_Wr_Addr(0),
      ADDRD(3) => WB_GPR_Wr_Addr(1),
      ADDRD(2) => WB_GPR_Wr_Addr(2),
      ADDRD(1) => WB_GPR_Wr_Addr(3),
      ADDRD(0) => WB_GPR_Wr_Addr(4),
      DIA(1 downto 0) => \WB_MEM_Result_reg[18]\(1 downto 0),
      DIB(1 downto 0) => \WB_MEM_Result_reg[18]\(1 downto 0),
      DIC(1 downto 0) => \WB_MEM_Result_reg[18]\(1 downto 0),
      DID(1 downto 0) => \WB_MEM_Result_reg[18]\(1 downto 0),
      DOA(1 downto 0) => GPR_Op1(1 downto 0),
      DOB(1 downto 0) => GPR_Op2(1 downto 0),
      DOC(1 downto 0) => GPR_Op3(1 downto 0),
      DOD(1) => \Using_FPGA.Native_n_6\,
      DOD(0) => \Using_FPGA.Native_n_7\,
      WCLK => Clk,
      WE => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36 is
  port (
    data_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \trace_din_all_reg[0]\ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \Embedded_Trace.trace_wen_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36 is
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \Using_FPGA.Native\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => \trace_din_all_reg[0]\(71 downto 64),
      DIADI(23 downto 16) => \trace_din_all_reg[0]\(62 downto 55),
      DIADI(15 downto 8) => \trace_din_all_reg[0]\(53 downto 46),
      DIADI(7 downto 0) => \trace_din_all_reg[0]\(44 downto 37),
      DIBDI(31 downto 24) => \trace_din_all_reg[0]\(35 downto 28),
      DIBDI(23 downto 16) => \trace_din_all_reg[0]\(26 downto 19),
      DIBDI(15 downto 8) => \trace_din_all_reg[0]\(17 downto 10),
      DIBDI(7 downto 0) => \trace_din_all_reg[0]\(8 downto 1),
      DIPADIP(3) => \trace_din_all_reg[0]\(63),
      DIPADIP(2) => \trace_din_all_reg[0]\(54),
      DIPADIP(1) => \trace_din_all_reg[0]\(45),
      DIPADIP(0) => \trace_din_all_reg[0]\(36),
      DIPBDIP(3) => \trace_din_all_reg[0]\(27),
      DIPBDIP(2) => \trace_din_all_reg[0]\(18),
      DIPBDIP(1) => \trace_din_all_reg[0]\(9),
      DIPBDIP(0) => \trace_din_all_reg[0]\(0),
      DOADO(31 downto 0) => data_out(71 downto 40),
      DOBDO(31 downto 0) => data_out(35 downto 4),
      DOPADOP(3 downto 0) => data_out(39 downto 36),
      DOPBDOP(3 downto 0) => data_out(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3) => \Embedded_Trace.trace_wen_reg[0]\(3),
      WEA(2 downto 1) => \Embedded_Trace.trace_wen_reg[0]\(3 downto 2),
      WEA(0) => \Embedded_Trace.trace_wen_reg[0]\(2),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \Embedded_Trace.trace_wen_reg[0]\(1),
      WEBWE(2 downto 1) => \Embedded_Trace.trace_wen_reg[0]\(1 downto 0),
      WEBWE(0) => \Embedded_Trace.trace_wen_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \trace_din_all_reg[36]\ : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \Embedded_Trace.trace_wen_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Embedded_Trace.rdaddr_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_30 : entity is "MB_RAMB36";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_30 is
  signal \Embedded_Trace.rddata[0]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[0]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[10]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[10]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[11]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[11]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[12]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[12]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[13]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[13]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[14]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[14]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[15]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[15]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[16]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[16]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[17]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[17]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[1]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[1]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[2]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[2]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[3]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[3]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[4]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[4]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[5]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[5]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[6]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[6]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[7]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[7]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[8]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[8]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[9]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[9]_i_3_n_0\ : STD_LOGIC;
  signal data_out : STD_LOGIC_VECTOR ( 32 to 143 );
  signal \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \Using_FPGA.Native\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Embedded_Trace.rddata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(48),
      I1 => data_out(32),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(55),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(71),
      O => \Embedded_Trace.rddata[0]_i_3_n_0\
    );
\Embedded_Trace.rddata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(120),
      I1 => data_out(104),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(19),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(35),
      O => \Embedded_Trace.rddata[0]_i_4_n_0\
    );
\Embedded_Trace.rddata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(57),
      I1 => data_out(41),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(46),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(62),
      O => \Embedded_Trace.rddata[10]_i_2_n_0\
    );
\Embedded_Trace.rddata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(129),
      I1 => data_out(113),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(10),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(26),
      O => \Embedded_Trace.rddata[10]_i_3_n_0\
    );
\Embedded_Trace.rddata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(58),
      I1 => data_out(42),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(45),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(61),
      O => \Embedded_Trace.rddata[11]_i_2_n_0\
    );
\Embedded_Trace.rddata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(130),
      I1 => data_out(114),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(9),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(25),
      O => \Embedded_Trace.rddata[11]_i_3_n_0\
    );
\Embedded_Trace.rddata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(59),
      I1 => data_out(43),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(44),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(60),
      O => \Embedded_Trace.rddata[12]_i_2_n_0\
    );
\Embedded_Trace.rddata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(131),
      I1 => data_out(115),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(8),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(24),
      O => \Embedded_Trace.rddata[12]_i_3_n_0\
    );
\Embedded_Trace.rddata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(60),
      I1 => data_out(44),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(43),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(59),
      O => \Embedded_Trace.rddata[13]_i_2_n_0\
    );
\Embedded_Trace.rddata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(132),
      I1 => data_out(116),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(7),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(23),
      O => \Embedded_Trace.rddata[13]_i_3_n_0\
    );
\Embedded_Trace.rddata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(61),
      I1 => data_out(45),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(42),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(58),
      O => \Embedded_Trace.rddata[14]_i_2_n_0\
    );
\Embedded_Trace.rddata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(133),
      I1 => data_out(117),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(6),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(22),
      O => \Embedded_Trace.rddata[14]_i_3_n_0\
    );
\Embedded_Trace.rddata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(62),
      I1 => data_out(46),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(41),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(57),
      O => \Embedded_Trace.rddata[15]_i_2_n_0\
    );
\Embedded_Trace.rddata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(134),
      I1 => data_out(118),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(5),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(21),
      O => \Embedded_Trace.rddata[15]_i_3_n_0\
    );
\Embedded_Trace.rddata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(63),
      I1 => data_out(47),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(40),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(56),
      O => \Embedded_Trace.rddata[16]_i_2_n_0\
    );
\Embedded_Trace.rddata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(135),
      I1 => data_out(119),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(4),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(20),
      O => \Embedded_Trace.rddata[16]_i_3_n_0\
    );
\Embedded_Trace.rddata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(71),
      I1 => data_out(69),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(36),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(38),
      O => \Embedded_Trace.rddata[17]_i_2_n_0\
    );
\Embedded_Trace.rddata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(143),
      I1 => data_out(141),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(0),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(2),
      O => \Embedded_Trace.rddata[17]_i_3_n_0\
    );
\Embedded_Trace.rddata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(49),
      I1 => data_out(33),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(54),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(70),
      O => \Embedded_Trace.rddata[1]_i_2_n_0\
    );
\Embedded_Trace.rddata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(121),
      I1 => data_out(105),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(18),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(34),
      O => \Embedded_Trace.rddata[1]_i_3_n_0\
    );
\Embedded_Trace.rddata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(50),
      I1 => data_out(34),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(53),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(69),
      O => \Embedded_Trace.rddata[2]_i_2_n_0\
    );
\Embedded_Trace.rddata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(122),
      I1 => data_out(106),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(17),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(33),
      O => \Embedded_Trace.rddata[2]_i_3_n_0\
    );
\Embedded_Trace.rddata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(51),
      I1 => data_out(35),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(52),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(68),
      O => \Embedded_Trace.rddata[3]_i_2_n_0\
    );
\Embedded_Trace.rddata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(123),
      I1 => data_out(107),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(16),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(32),
      O => \Embedded_Trace.rddata[3]_i_3_n_0\
    );
\Embedded_Trace.rddata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(52),
      I1 => data_out(36),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(51),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(67),
      O => \Embedded_Trace.rddata[4]_i_2_n_0\
    );
\Embedded_Trace.rddata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(124),
      I1 => data_out(108),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(15),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(31),
      O => \Embedded_Trace.rddata[4]_i_3_n_0\
    );
\Embedded_Trace.rddata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(53),
      I1 => data_out(37),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(50),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(66),
      O => \Embedded_Trace.rddata[5]_i_2_n_0\
    );
\Embedded_Trace.rddata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(125),
      I1 => data_out(109),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(14),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(30),
      O => \Embedded_Trace.rddata[5]_i_3_n_0\
    );
\Embedded_Trace.rddata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(54),
      I1 => data_out(38),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(49),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(65),
      O => \Embedded_Trace.rddata[6]_i_2_n_0\
    );
\Embedded_Trace.rddata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(126),
      I1 => data_out(110),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(13),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(29),
      O => \Embedded_Trace.rddata[6]_i_3_n_0\
    );
\Embedded_Trace.rddata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(55),
      I1 => data_out(39),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(48),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(64),
      O => \Embedded_Trace.rddata[7]_i_2_n_0\
    );
\Embedded_Trace.rddata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(127),
      I1 => data_out(111),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(12),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(28),
      O => \Embedded_Trace.rddata[7]_i_3_n_0\
    );
\Embedded_Trace.rddata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(70),
      I1 => data_out(68),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(37),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(39),
      O => \Embedded_Trace.rddata[8]_i_2_n_0\
    );
\Embedded_Trace.rddata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(142),
      I1 => data_out(140),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(1),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(3),
      O => \Embedded_Trace.rddata[8]_i_3_n_0\
    );
\Embedded_Trace.rddata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(56),
      I1 => data_out(40),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(47),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(63),
      O => \Embedded_Trace.rddata[9]_i_2_n_0\
    );
\Embedded_Trace.rddata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_out(128),
      I1 => data_out(112),
      I2 => \Embedded_Trace.rdaddr_reg\(1),
      I3 => \Using_FPGA.Native_0\(11),
      I4 => \Embedded_Trace.rdaddr_reg\(0),
      I5 => \Using_FPGA.Native_0\(27),
      O => \Embedded_Trace.rddata[9]_i_3_n_0\
    );
\Embedded_Trace.rddata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[0]_i_3_n_0\,
      I1 => \Embedded_Trace.rddata[0]_i_4_n_0\,
      O => D(17),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[10]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[10]_i_3_n_0\,
      O => D(7),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[11]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[11]_i_3_n_0\,
      O => D(6),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[12]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[12]_i_3_n_0\,
      O => D(5),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[13]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[13]_i_3_n_0\,
      O => D(4),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[14]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[14]_i_3_n_0\,
      O => D(3),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[15]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[15]_i_3_n_0\,
      O => D(2),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[16]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[16]_i_3_n_0\,
      O => D(1),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[17]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[17]_i_3_n_0\,
      O => D(0),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[1]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[1]_i_3_n_0\,
      O => D(16),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[2]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[2]_i_3_n_0\,
      O => D(15),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[3]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[3]_i_3_n_0\,
      O => D(14),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[4]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[4]_i_3_n_0\,
      O => D(13),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[5]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[5]_i_3_n_0\,
      O => D(12),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[6]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[6]_i_3_n_0\,
      O => D(11),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[7]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[7]_i_3_n_0\,
      O => D(10),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[8]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[8]_i_3_n_0\,
      O => D(9),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Embedded_Trace.rddata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Embedded_Trace.rddata[9]_i_2_n_0\,
      I1 => \Embedded_Trace.rddata[9]_i_3_n_0\,
      O => D(8),
      S => \Embedded_Trace.rdaddr_reg\(2)
    );
\Using_FPGA.Native\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => Clk,
      CLKBWRCLK => Clk,
      DBITERR => \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => \trace_din_all_reg[36]\(71 downto 64),
      DIADI(23 downto 16) => \trace_din_all_reg[36]\(62 downto 55),
      DIADI(15 downto 8) => \trace_din_all_reg[36]\(53 downto 46),
      DIADI(7 downto 0) => \trace_din_all_reg[36]\(44 downto 37),
      DIBDI(31 downto 24) => \trace_din_all_reg[36]\(35 downto 28),
      DIBDI(23 downto 16) => \trace_din_all_reg[36]\(26 downto 19),
      DIBDI(15 downto 8) => \trace_din_all_reg[36]\(17 downto 10),
      DIBDI(7 downto 0) => \trace_din_all_reg[36]\(8 downto 1),
      DIPADIP(3) => \trace_din_all_reg[36]\(63),
      DIPADIP(2) => \trace_din_all_reg[36]\(54),
      DIPADIP(1) => \trace_din_all_reg[36]\(45),
      DIPADIP(0) => \trace_din_all_reg[36]\(36),
      DIPBDIP(3) => \trace_din_all_reg[36]\(27),
      DIPBDIP(2) => \trace_din_all_reg[36]\(18),
      DIPBDIP(1) => \trace_din_all_reg[36]\(9),
      DIPBDIP(0) => \trace_din_all_reg[36]\(0),
      DOADO(31) => data_out(32),
      DOADO(30) => data_out(33),
      DOADO(29) => data_out(34),
      DOADO(28) => data_out(35),
      DOADO(27) => data_out(36),
      DOADO(26) => data_out(37),
      DOADO(25) => data_out(38),
      DOADO(24) => data_out(39),
      DOADO(23) => data_out(40),
      DOADO(22) => data_out(41),
      DOADO(21) => data_out(42),
      DOADO(20) => data_out(43),
      DOADO(19) => data_out(44),
      DOADO(18) => data_out(45),
      DOADO(17) => data_out(46),
      DOADO(16) => data_out(47),
      DOADO(15) => data_out(48),
      DOADO(14) => data_out(49),
      DOADO(13) => data_out(50),
      DOADO(12) => data_out(51),
      DOADO(11) => data_out(52),
      DOADO(10) => data_out(53),
      DOADO(9) => data_out(54),
      DOADO(8) => data_out(55),
      DOADO(7) => data_out(56),
      DOADO(6) => data_out(57),
      DOADO(5) => data_out(58),
      DOADO(4) => data_out(59),
      DOADO(3) => data_out(60),
      DOADO(2) => data_out(61),
      DOADO(1) => data_out(62),
      DOADO(0) => data_out(63),
      DOBDO(31) => data_out(104),
      DOBDO(30) => data_out(105),
      DOBDO(29) => data_out(106),
      DOBDO(28) => data_out(107),
      DOBDO(27) => data_out(108),
      DOBDO(26) => data_out(109),
      DOBDO(25) => data_out(110),
      DOBDO(24) => data_out(111),
      DOBDO(23) => data_out(112),
      DOBDO(22) => data_out(113),
      DOBDO(21) => data_out(114),
      DOBDO(20) => data_out(115),
      DOBDO(19) => data_out(116),
      DOBDO(18) => data_out(117),
      DOBDO(17) => data_out(118),
      DOBDO(16) => data_out(119),
      DOBDO(15) => data_out(120),
      DOBDO(14) => data_out(121),
      DOBDO(13) => data_out(122),
      DOBDO(12) => data_out(123),
      DOBDO(11) => data_out(124),
      DOBDO(10) => data_out(125),
      DOBDO(9) => data_out(126),
      DOBDO(8) => data_out(127),
      DOBDO(7) => data_out(128),
      DOBDO(6) => data_out(129),
      DOBDO(5) => data_out(130),
      DOBDO(4) => data_out(131),
      DOBDO(3) => data_out(132),
      DOBDO(2) => data_out(133),
      DOBDO(1) => data_out(134),
      DOBDO(0) => data_out(135),
      DOPADOP(3) => data_out(68),
      DOPADOP(2) => data_out(69),
      DOPADOP(1) => data_out(70),
      DOPADOP(0) => data_out(71),
      DOPBDOP(3) => data_out(140),
      DOPBDOP(2) => data_out(141),
      DOPBDOP(1) => data_out(142),
      DOPBDOP(0) => data_out(143),
      ECCPARITY(7 downto 0) => \NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED\,
      WEA(3) => \Embedded_Trace.trace_wen_reg[4]\(3),
      WEA(2 downto 1) => \Embedded_Trace.trace_wen_reg[4]\(3 downto 2),
      WEA(0) => \Embedded_Trace.trace_wen_reg[4]\(2),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \Embedded_Trace.trace_wen_reg[4]\(1),
      WEBWE(2 downto 1) => \Embedded_Trace.trace_wen_reg[4]\(1 downto 0),
      WEBWE(0) => \Embedded_Trace.trace_wen_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E is
  port (
    tdo_config_word1_17 : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]_0\ : in STD_LOGIC;
    \Dbg_Reg_En[1]\ : in STD_LOGIC;
    \Dbg_Reg_En[1]_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.instr_read_reg_reg[0]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[7]\ : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.data_read_reg_reg[0]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[7]_0\ : in STD_LOGIC;
    tdo_config_word1_0 : in STD_LOGIC;
    tdo_config_word1_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E is
  signal Dbg_TDO_INST_0_i_1_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_7_n_0 : STD_LOGIC;
  signal \^tdo_config_word1_17\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
  tdo_config_word1_17 <= \^tdo_config_word1_17\;
Dbg_TDO_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000EAAAC0FFEAAA"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_1_n_0,
      I1 => \Serial_Dbg_Intf.shift_count_reg[4]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg[4]_0\,
      I3 => \Dbg_Reg_En[1]\,
      I4 => \Dbg_Reg_En[1]_0\,
      I5 => \Serial_Dbg_Intf.instr_read_reg_reg[0]\,
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_7_n_0,
      I1 => Q(5),
      I2 => \Serial_Dbg_Intf.shift_count_reg[7]\,
      I3 => Dbg_Reg_En(0),
      I4 => \Serial_Dbg_Intf.data_read_reg_reg[0]\,
      O => Dbg_TDO_INST_0_i_1_n_0
    );
Dbg_TDO_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^tdo_config_word1_17\,
      I1 => \Serial_Dbg_Intf.shift_count_reg[7]_0\,
      I2 => tdo_config_word1_0,
      I3 => Q(4),
      I4 => tdo_config_word1_1,
      O => Dbg_TDO_INST_0_i_7_n_0
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"001B",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => \^tdo_config_word1_17\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ is
  port (
    Q11_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q11_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ is
  port (
    Q2_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized13\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Q2_out : in STD_LOGIC;
    Q3_out : in STD_LOGIC;
    Q4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized13\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized13\ is
  signal Q1_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_out,
      I1 => Q2_out,
      I2 => Q(5),
      I3 => Q3_out,
      I4 => Q(4),
      I5 => Q4_out,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"3FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized15\ is
  port (
    Q0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized15\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized15\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized17\ is
  port (
    Q3_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized17\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized17\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized19\ is
  port (
    Q2_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized19\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized19\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0067",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized21\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[6]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[5]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[5]_0\ : in STD_LOGIC;
    Q2_in : in STD_LOGIC;
    Q3_in : in STD_LOGIC;
    Q0_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized21\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized21\ is
  signal Dbg_TDO_INST_0_i_16_n_0 : STD_LOGIC;
  signal Q1_in : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q1_in,
      I1 => Q2_in,
      I2 => Q(5),
      I3 => Q3_in,
      I4 => Q(4),
      I5 => Q0_out,
      O => Dbg_TDO_INST_0_i_16_n_0
    );
Dbg_TDO_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30BFBF3F30B0B0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_16_n_0,
      I1 => \Serial_Dbg_Intf.shift_count_reg[6]\,
      I2 => Q(7),
      I3 => \Serial_Dbg_Intf.shift_count_reg[5]\,
      I4 => Q(6),
      I5 => \Serial_Dbg_Intf.shift_count_reg[5]_0\,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"2400",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q1_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized23\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    tdo_config_word1_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized23\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized23\ is
  signal Q0_in : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFF7F"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q0_in,
      I3 => Q(4),
      I4 => tdo_config_word1_2,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized25\ is
  port (
    tdo_config_word1_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized25\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized25\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized27\ is
  port (
    tdo_config_word1_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized27\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized27\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"2885",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized29\ is
  port (
    tdo_config_word1_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized29\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized29\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => tdo_config_word1_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ is
  port (
    Q6_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"FFFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q6_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ is
  port (
    Dbg_TDO : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Q6_out : in STD_LOGIC;
    Q11_in : in STD_LOGIC;
    tdo_config_word1_17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\ is
  signal Q5_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
Dbg_TDO_INST_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q5_out,
      I1 => Q6_out,
      I2 => Q(5),
      I3 => Q11_in,
      I4 => Q(4),
      I5 => tdo_config_word1_17,
      O => Dbg_TDO
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"3FFF",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ is
  port (
    Q4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q4_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ is
  port (
    Q3_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ : entity is "MB_SRL16E";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses ";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => Dbg_Clk,
      D => '0',
      Q => Q3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  port (
    SRL16_Sel_7 : out STD_LOGIC;
    which_pc : out STD_LOGIC;
    SRL16_MC15_7 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E is
  signal \Use_unisim.MB_SRL16CE_I1_i_2_n_0\ : STD_LOGIC;
  signal \^which_pc\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_unisim.MB_SRL16CE_I1\ : label is "SRLC16E";
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
  which_pc <= \^which_pc\;
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => \^which_pc\,
      CLK => Dbg_Clk,
      D => SRL16_MC15_7,
      Q => SRL16_Sel_7
    );
\Use_unisim.MB_SRL16CE_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Dbg_Reg_En(4),
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(7),
      I4 => Dbg_Reg_En(6),
      I5 => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\,
      O => \^which_pc\
    );
\Use_unisim.MB_SRL16CE_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(0),
      I2 => Dbg_Reg_En(2),
      O => \Use_unisim.MB_SRL16CE_I1_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_10 is
  port (
    SRL16_Sel_3 : out STD_LOGIC;
    SRL16_MC15_4 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_3 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_10 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_10 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_3,
      Q => SRL16_Sel_3,
      Q15 => SRL16_MC15_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_12 is
  port (
    SRL16_Sel_2 : out STD_LOGIC;
    SRL16_MC15_3 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_2 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_12 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_12 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_2,
      Q => SRL16_Sel_2,
      Q15 => SRL16_MC15_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_14 is
  port (
    SRL16_Sel_1 : out STD_LOGIC;
    SRL16_MC15_2 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_1 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_14 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_14 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_1,
      Q => SRL16_Sel_1,
      Q15 => SRL16_MC15_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_16 is
  port (
    SRL16_Sel_0 : out STD_LOGIC;
    SRL16_MC15_1 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_16 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_16 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => Dbg_TDI,
      Q => SRL16_Sel_0,
      Q15 => SRL16_MC15_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_4 is
  port (
    SRL16_Sel_6 : out STD_LOGIC;
    SRL16_MC15_7 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_6 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_4 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_4 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_6,
      Q => SRL16_Sel_6,
      Q15 => SRL16_MC15_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_6 is
  port (
    SRL16_Sel_5 : out STD_LOGIC;
    SRL16_MC15_6 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_5 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_6 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_6 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_5,
      Q => SRL16_Sel_5,
      Q15 => SRL16_MC15_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_8 is
  port (
    SRL16_Sel_4 : out STD_LOGIC;
    SRL16_MC15_5 : out STD_LOGIC;
    which_pc : in STD_LOGIC;
    SRL16_MC15_4 : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_8 : entity is "MB_SRLC16E";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_8 is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16CE_I1\ : label is "PRIMITIVE";
begin
\Use_unisim.MB_SRL16CE_I1\: unisim.vcomponents.SRLC16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => of_pc(0),
      A1 => of_pc(1),
      A2 => of_pc(2),
      A3 => of_pc(3),
      CE => which_pc,
      CLK => Dbg_Clk,
      D => SRL16_MC15_4,
      Q => SRL16_Sel_4,
      Q15 => SRL16_MC15_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti is
  port (
    \out\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti is
  signal sign_0_15 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sign_0_15 : signal is "true";
  signal sign_16_23 : STD_LOGIC;
  attribute RTL_KEEP of sign_16_23 : signal is "true";
begin
  \Using_FPGA.Native\ <= sign_0_15;
  \out\ <= sign_16_23;
  sign_0_15 <= \EX_Op1_reg[24]\;
  sign_16_23 <= in0;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    request : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    ready : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clear_cmd : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Empty_i_1_n_0 : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal Full_i_1_n_0 : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Simple_Counter.Overflow_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_3__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_6_n_0\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1_n_0\ : STD_LOGIC;
  signal Stopping4_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal plusOp_carry_i_1_n_0 : STD_LOGIC;
  signal plusOp_carry_i_2_n_0 : STD_LOGIC;
  signal plusOp_carry_i_3_n_0 : STD_LOGIC;
  signal plusOp_carry_i_4_n_0 : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
Empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => request,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => ready,
      O => Empty_i_1_n_0
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => Empty_i_1_n_0,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
Full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => request,
      I2 => Empty_reg_n_0,
      I3 => \^d\(1),
      O => Full_i_1_n_0
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Full_i_1_n_0,
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I1 => clear_cmd,
      I2 => Is_Valid,
      I3 => Stopping_reg_n_0,
      O => p_2_out(0)
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(31),
      I3 => clear_cmd,
      O => p_0_in(31)
    );
\Gen_Simple_Counter.Access_Count_i[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(21),
      I3 => clear_cmd,
      O => p_0_in(21)
    );
\Gen_Simple_Counter.Access_Count_i[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(20),
      I3 => clear_cmd,
      O => p_0_in(20)
    );
\Gen_Simple_Counter.Access_Count_i[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(19),
      I3 => clear_cmd,
      O => p_0_in(19)
    );
\Gen_Simple_Counter.Access_Count_i[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(18),
      I3 => clear_cmd,
      O => p_0_in(18)
    );
\Gen_Simple_Counter.Access_Count_i[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(17),
      I3 => clear_cmd,
      O => p_0_in(17)
    );
\Gen_Simple_Counter.Access_Count_i[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(16),
      I3 => clear_cmd,
      O => p_0_in(16)
    );
\Gen_Simple_Counter.Access_Count_i[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(15),
      I3 => clear_cmd,
      O => p_0_in(15)
    );
\Gen_Simple_Counter.Access_Count_i[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(14),
      I3 => clear_cmd,
      O => p_0_in(14)
    );
\Gen_Simple_Counter.Access_Count_i[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(13),
      I3 => clear_cmd,
      O => p_0_in(13)
    );
\Gen_Simple_Counter.Access_Count_i[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(12),
      I3 => clear_cmd,
      O => p_0_in(12)
    );
\Gen_Simple_Counter.Access_Count_i[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(30),
      I3 => clear_cmd,
      O => p_0_in(30)
    );
\Gen_Simple_Counter.Access_Count_i[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(11),
      I3 => clear_cmd,
      O => p_0_in(11)
    );
\Gen_Simple_Counter.Access_Count_i[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(10),
      I3 => clear_cmd,
      O => p_0_in(10)
    );
\Gen_Simple_Counter.Access_Count_i[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(9),
      I3 => clear_cmd,
      O => p_0_in(9)
    );
\Gen_Simple_Counter.Access_Count_i[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(8),
      I3 => clear_cmd,
      O => p_0_in(8)
    );
\Gen_Simple_Counter.Access_Count_i[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(7),
      I3 => clear_cmd,
      O => p_0_in(7)
    );
\Gen_Simple_Counter.Access_Count_i[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(6),
      I3 => clear_cmd,
      O => p_0_in(6)
    );
\Gen_Simple_Counter.Access_Count_i[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(5),
      I3 => clear_cmd,
      O => p_0_in(5)
    );
\Gen_Simple_Counter.Access_Count_i[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(4),
      I3 => clear_cmd,
      O => p_0_in(4)
    );
\Gen_Simple_Counter.Access_Count_i[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(3),
      I3 => clear_cmd,
      O => p_0_in(3)
    );
\Gen_Simple_Counter.Access_Count_i[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(2),
      I3 => clear_cmd,
      O => p_0_in(2)
    );
\Gen_Simple_Counter.Access_Count_i[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(29),
      I3 => clear_cmd,
      O => p_0_in(29)
    );
\Gen_Simple_Counter.Access_Count_i[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(1),
      I3 => clear_cmd,
      O => p_0_in(1)
    );
\Gen_Simple_Counter.Access_Count_i[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => \^q\(0),
      I3 => clear_cmd,
      O => p_0_in(0)
    );
\Gen_Simple_Counter.Access_Count_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(28),
      I3 => clear_cmd,
      O => p_0_in(28)
    );
\Gen_Simple_Counter.Access_Count_i[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(27),
      I3 => clear_cmd,
      O => p_0_in(27)
    );
\Gen_Simple_Counter.Access_Count_i[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(26),
      I3 => clear_cmd,
      O => p_0_in(26)
    );
\Gen_Simple_Counter.Access_Count_i[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(25),
      I3 => clear_cmd,
      O => p_0_in(25)
    );
\Gen_Simple_Counter.Access_Count_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(24),
      I3 => clear_cmd,
      O => p_0_in(24)
    );
\Gen_Simple_Counter.Access_Count_i[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(23),
      I3 => clear_cmd,
      O => p_0_in(23)
    );
\Gen_Simple_Counter.Access_Count_i[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I1 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I2 => plusOp(22),
      I3 => clear_cmd,
      O => p_0_in(22)
    );
\Gen_Simple_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(31),
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(21),
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(20),
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(19),
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(18),
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(17),
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(16),
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(15),
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(14),
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(13),
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(12),
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(30),
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(11),
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(10),
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(9),
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(29),
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(28),
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(27),
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(26),
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(25),
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(24),
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(23),
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(22),
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Simple_Counter.Count[0][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(8),
      O => \Gen_Simple_Counter.Count[0][11]_i_2_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(9),
      O => \Gen_Simple_Counter.Count[0][11]_i_3_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(10),
      O => \Gen_Simple_Counter.Count[0][11]_i_4_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(11),
      O => \Gen_Simple_Counter.Count[0][11]_i_5_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Simple_Counter.Overflow_i_2_n_0\,
      O => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(12),
      O => \Gen_Simple_Counter.Count[0][15]_i_4_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(13),
      O => \Gen_Simple_Counter.Count[0][15]_i_5_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(14),
      O => \Gen_Simple_Counter.Count[0][15]_i_6_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(15),
      O => \Gen_Simple_Counter.Count[0][15]_i_7_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(0),
      O => \Gen_Simple_Counter.Count[0][3]_i_2_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(1),
      O => \Gen_Simple_Counter.Count[0][3]_i_3_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(2),
      O => \Gen_Simple_Counter.Count[0][3]_i_4_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(3),
      O => \Gen_Simple_Counter.Count[0][3]_i_5_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(4),
      O => \Gen_Simple_Counter.Count[0][7]_i_2_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(5),
      O => \Gen_Simple_Counter.Count[0][7]_i_3_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(6),
      O => \Gen_Simple_Counter.Count[0][7]_i_4_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(7),
      O => \Gen_Simple_Counter.Count[0][7]_i_5_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(0),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(10),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(11),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][11]_i_2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][11]_i_3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][11]_i_4_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][11]_i_5_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(12),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(13),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(14),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(15),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][15]_i_4_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][15]_i_5_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][15]_i_6_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][15]_i_7_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(1),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(2),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(3),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_0\,
      CO(3) => \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][3]_i_2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][3]_i_3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][3]_i_4_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][3]_i_5_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(4),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(5),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(6),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(7),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][7]_i_2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][7]_i_3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][7]_i_4_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][7]_i_5_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(8),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_0\(9),
      R => \Gen_Simple_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \^d\(0),
      I1 => Running,
      I2 => \Gen_Simple_Counter.Overflow_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Simple_Counter.Overflow_i_3__1_n_0\,
      I5 => sync_reset,
      O => \Gen_Simple_Counter.Overflow_i_1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_4_n_0\,
      I1 => \Gen_Simple_Counter.Count_reg[0]_0\(0),
      I2 => \Gen_Simple_Counter.Count_reg[0]_0\(15),
      I3 => \Gen_Simple_Counter.Count_reg[0]_0\(2),
      I4 => \Gen_Simple_Counter.Count_reg[0]_0\(12),
      I5 => \Gen_Simple_Counter.Overflow_i_5_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \data_write_select_reg[3]\(2),
      I1 => data_write,
      I2 => \data_write_select_reg[3]\(3),
      I3 => \data_write_select_reg[3]\(0),
      I4 => \data_write_select_reg[3]\(1),
      O => \Gen_Simple_Counter.Overflow_i_3__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(3),
      I1 => \Gen_Simple_Counter.Count_reg[0]_0\(5),
      I2 => \Gen_Simple_Counter.Count_reg[0]_0\(7),
      I3 => \Gen_Simple_Counter.Count_reg[0]_0\(9),
      O => \Gen_Simple_Counter.Overflow_i_4_n_0\
    );
\Gen_Simple_Counter.Overflow_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(11),
      I1 => \Gen_Simple_Counter.Count_reg[0]_0\(6),
      I2 => \Gen_Simple_Counter.Count_reg[0]_0\(13),
      I3 => \Gen_Simple_Counter.Count_reg[0]_0\(1),
      I4 => \Gen_Simple_Counter.Overflow_i_6_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_5_n_0\
    );
\Gen_Simple_Counter.Overflow_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_0\(8),
      I1 => \Gen_Simple_Counter.Count_reg[0]_0\(14),
      I2 => \Gen_Simple_Counter.Count_reg[0]_0\(4),
      I3 => \Gen_Simple_Counter.Count_reg[0]_0\(10),
      O => \Gen_Simple_Counter.Overflow_i_6_n_0\
    );
\Gen_Simple_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Simple_Counter.Overflow_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\Is_Valid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => request,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => ready,
      I2 => stat_pause,
      I3 => request,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1_n_0\,
      Q => Running,
      R => '0'
    );
Stopping_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => request,
      I2 => stat_pause,
      I3 => Running,
      I4 => ready,
      I5 => sync_reset,
      O => Stopping4_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping4_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => plusOp_carry_i_1_n_0,
      S(2) => plusOp_carry_i_2_n_0,
      S(1) => plusOp_carry_i_3_n_0,
      S(0) => plusOp_carry_i_4_n_0
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1_n_0\,
      S(2) => \plusOp_carry__0_i_2_n_0\,
      S(1) => \plusOp_carry__0_i_3_n_0\,
      S(0) => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1_n_0\
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2_n_0\
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3_n_0\
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1_n_0\,
      S(2) => \plusOp_carry__1_i_2_n_0\,
      S(1) => \plusOp_carry__1_i_3_n_0\,
      S(0) => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1_n_0\
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2_n_0\
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3_n_0\
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1_n_0\,
      S(2) => \plusOp_carry__2_i_2_n_0\,
      S(1) => \plusOp_carry__2_i_3_n_0\,
      S(0) => \plusOp_carry__2_i_4_n_0\
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1_n_0\
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2_n_0\
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3_n_0\
    );
\plusOp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1_n_0\,
      S(2) => \plusOp_carry__3_i_2_n_0\,
      S(1) => \plusOp_carry__3_i_3_n_0\,
      S(0) => \plusOp_carry__3_i_4_n_0\
    );
\plusOp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1_n_0\
    );
\plusOp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2_n_0\
    );
\plusOp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3_n_0\
    );
\plusOp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1_n_0\,
      S(2) => \plusOp_carry__4_i_2_n_0\,
      S(1) => \plusOp_carry__4_i_3_n_0\,
      S(0) => \plusOp_carry__4_i_4_n_0\
    );
\plusOp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1_n_0\
    );
\plusOp_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2_n_0\
    );
\plusOp_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3_n_0\
    );
\plusOp_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1_n_0\,
      S(2) => \plusOp_carry__5_i_2_n_0\,
      S(1) => \plusOp_carry__5_i_3_n_0\,
      S(0) => \plusOp_carry__5_i_4_n_0\
    );
\plusOp_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1_n_0\
    );
\plusOp_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2_n_0\
    );
\plusOp_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3_n_0\
    );
\plusOp_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1_n_0\,
      S(1) => \plusOp_carry__6_i_2_n_0\,
      S(0) => \plusOp_carry__6_i_3_n_0\
    );
\plusOp_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1_n_0\
    );
\plusOp_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2_n_0\
    );
\plusOp_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3_n_0\
    );
plusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => plusOp_carry_i_1_n_0
    );
plusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => plusOp_carry_i_2_n_0
    );
plusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => plusOp_carry_i_3_n_0
    );
plusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => plusOp_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_31 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \all_statistics_counters[1].request_reg\ : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    \all_statistics_counters[1].ready_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clear_cmd : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_31 : entity is "debug_stat_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_31 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Empty_i_1__0_n_0\ : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal \Full_i_1__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Simple_Counter.Overflow_i_1__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_2__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_3__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_4__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_5__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_6__0_n_0\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1__0_n_0\ : STD_LOGIC;
  signal Stopping4_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
\Empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[1].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => \all_statistics_counters[1].ready_reg\,
      O => \Empty_i_1__0_n_0\
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Empty_i_1__0_n_0\,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
\Full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[1].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => \^d\(1),
      O => \Full_i_1__0_n_0\
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Full_i_1__0_n_0\,
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I1 => clear_cmd,
      I2 => Is_Valid,
      I3 => Stopping_reg_n_0,
      O => p_2_out(0)
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(31),
      I3 => clear_cmd,
      O => p_0_in(31)
    );
\Gen_Simple_Counter.Access_Count_i[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(21),
      I3 => clear_cmd,
      O => p_0_in(21)
    );
\Gen_Simple_Counter.Access_Count_i[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(20),
      I3 => clear_cmd,
      O => p_0_in(20)
    );
\Gen_Simple_Counter.Access_Count_i[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(19),
      I3 => clear_cmd,
      O => p_0_in(19)
    );
\Gen_Simple_Counter.Access_Count_i[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(18),
      I3 => clear_cmd,
      O => p_0_in(18)
    );
\Gen_Simple_Counter.Access_Count_i[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(17),
      I3 => clear_cmd,
      O => p_0_in(17)
    );
\Gen_Simple_Counter.Access_Count_i[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(16),
      I3 => clear_cmd,
      O => p_0_in(16)
    );
\Gen_Simple_Counter.Access_Count_i[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(15),
      I3 => clear_cmd,
      O => p_0_in(15)
    );
\Gen_Simple_Counter.Access_Count_i[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(14),
      I3 => clear_cmd,
      O => p_0_in(14)
    );
\Gen_Simple_Counter.Access_Count_i[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(13),
      I3 => clear_cmd,
      O => p_0_in(13)
    );
\Gen_Simple_Counter.Access_Count_i[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(12),
      I3 => clear_cmd,
      O => p_0_in(12)
    );
\Gen_Simple_Counter.Access_Count_i[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(30),
      I3 => clear_cmd,
      O => p_0_in(30)
    );
\Gen_Simple_Counter.Access_Count_i[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(11),
      I3 => clear_cmd,
      O => p_0_in(11)
    );
\Gen_Simple_Counter.Access_Count_i[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(10),
      I3 => clear_cmd,
      O => p_0_in(10)
    );
\Gen_Simple_Counter.Access_Count_i[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(9),
      I3 => clear_cmd,
      O => p_0_in(9)
    );
\Gen_Simple_Counter.Access_Count_i[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(8),
      I3 => clear_cmd,
      O => p_0_in(8)
    );
\Gen_Simple_Counter.Access_Count_i[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(7),
      I3 => clear_cmd,
      O => p_0_in(7)
    );
\Gen_Simple_Counter.Access_Count_i[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(6),
      I3 => clear_cmd,
      O => p_0_in(6)
    );
\Gen_Simple_Counter.Access_Count_i[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(5),
      I3 => clear_cmd,
      O => p_0_in(5)
    );
\Gen_Simple_Counter.Access_Count_i[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(4),
      I3 => clear_cmd,
      O => p_0_in(4)
    );
\Gen_Simple_Counter.Access_Count_i[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(3),
      I3 => clear_cmd,
      O => p_0_in(3)
    );
\Gen_Simple_Counter.Access_Count_i[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(2),
      I3 => clear_cmd,
      O => p_0_in(2)
    );
\Gen_Simple_Counter.Access_Count_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(29),
      I3 => clear_cmd,
      O => p_0_in(29)
    );
\Gen_Simple_Counter.Access_Count_i[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(1),
      I3 => clear_cmd,
      O => p_0_in(1)
    );
\Gen_Simple_Counter.Access_Count_i[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => \^q\(0),
      I3 => clear_cmd,
      O => p_0_in(0)
    );
\Gen_Simple_Counter.Access_Count_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(28),
      I3 => clear_cmd,
      O => p_0_in(28)
    );
\Gen_Simple_Counter.Access_Count_i[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(27),
      I3 => clear_cmd,
      O => p_0_in(27)
    );
\Gen_Simple_Counter.Access_Count_i[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(26),
      I3 => clear_cmd,
      O => p_0_in(26)
    );
\Gen_Simple_Counter.Access_Count_i[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(25),
      I3 => clear_cmd,
      O => p_0_in(25)
    );
\Gen_Simple_Counter.Access_Count_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(24),
      I3 => clear_cmd,
      O => p_0_in(24)
    );
\Gen_Simple_Counter.Access_Count_i[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(23),
      I3 => clear_cmd,
      O => p_0_in(23)
    );
\Gen_Simple_Counter.Access_Count_i[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I1 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I2 => plusOp(22),
      I3 => clear_cmd,
      O => p_0_in(22)
    );
\Gen_Simple_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(31),
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(21),
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(20),
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(19),
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(18),
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(17),
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(16),
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(15),
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(14),
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(13),
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(12),
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(30),
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(11),
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(10),
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(9),
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(29),
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(28),
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(27),
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(26),
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(25),
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(24),
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(23),
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(22),
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Simple_Counter.Count[0][11]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(8),
      O => \Gen_Simple_Counter.Count[0][11]_i_2__0_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(9),
      O => \Gen_Simple_Counter.Count[0][11]_i_3__0_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(10),
      O => \Gen_Simple_Counter.Count[0][11]_i_4__0_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(11),
      O => \Gen_Simple_Counter.Count[0][11]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Simple_Counter.Overflow_i_2__0_n_0\,
      O => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(12),
      O => \Gen_Simple_Counter.Count[0][15]_i_4__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(13),
      O => \Gen_Simple_Counter.Count[0][15]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(14),
      O => \Gen_Simple_Counter.Count[0][15]_i_6__0_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(15),
      O => \Gen_Simple_Counter.Count[0][15]_i_7__0_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(0),
      O => \Gen_Simple_Counter.Count[0][3]_i_2__0_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(1),
      O => \Gen_Simple_Counter.Count[0][3]_i_3__0_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(2),
      O => \Gen_Simple_Counter.Count[0][3]_i_4__0_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(3),
      O => \Gen_Simple_Counter.Count[0][3]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(4),
      O => \Gen_Simple_Counter.Count[0][7]_i_2__0_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(5),
      O => \Gen_Simple_Counter.Count[0][7]_i_3__0_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(6),
      O => \Gen_Simple_Counter.Count[0][7]_i_4__0_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(7),
      O => \Gen_Simple_Counter.Count[0][7]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(0),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(10),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(11),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][11]_i_2__0_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][11]_i_3__0_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][11]_i_4__0_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][11]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(12),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(13),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(14),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(15),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__0_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][15]_i_4__0_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][15]_i_5__0_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][15]_i_6__0_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][15]_i_7__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(1),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(2),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(3),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_0\,
      CO(3) => \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__0_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][3]_i_2__0_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][3]_i_3__0_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][3]_i_4__0_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][3]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(4),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(5),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(6),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(7),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__0_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][7]_i_2__0_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][7]_i_3__0_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][7]_i_4__0_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][7]_i_5__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(8),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__0_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__0_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_1\(9),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \^d\(0),
      I1 => Running,
      I2 => \Gen_Simple_Counter.Overflow_i_2__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Simple_Counter.Overflow_i_3__2_n_0\,
      I5 => sync_reset,
      O => \Gen_Simple_Counter.Overflow_i_1__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_4__0_n_0\,
      I1 => \Gen_Simple_Counter.Count_reg[0]_1\(0),
      I2 => \Gen_Simple_Counter.Count_reg[0]_1\(15),
      I3 => \Gen_Simple_Counter.Count_reg[0]_1\(2),
      I4 => \Gen_Simple_Counter.Count_reg[0]_1\(12),
      I5 => \Gen_Simple_Counter.Overflow_i_5__0_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_2__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_write_select_reg[3]\(1),
      I1 => \data_write_select_reg[3]\(0),
      I2 => \data_write_select_reg[3]\(2),
      I3 => data_write,
      I4 => \data_write_select_reg[3]\(3),
      O => \Gen_Simple_Counter.Overflow_i_3__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(3),
      I1 => \Gen_Simple_Counter.Count_reg[0]_1\(5),
      I2 => \Gen_Simple_Counter.Count_reg[0]_1\(7),
      I3 => \Gen_Simple_Counter.Count_reg[0]_1\(9),
      O => \Gen_Simple_Counter.Overflow_i_4__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(11),
      I1 => \Gen_Simple_Counter.Count_reg[0]_1\(6),
      I2 => \Gen_Simple_Counter.Count_reg[0]_1\(13),
      I3 => \Gen_Simple_Counter.Count_reg[0]_1\(1),
      I4 => \Gen_Simple_Counter.Overflow_i_6__0_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_5__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_1\(8),
      I1 => \Gen_Simple_Counter.Count_reg[0]_1\(14),
      I2 => \Gen_Simple_Counter.Count_reg[0]_1\(4),
      I3 => \Gen_Simple_Counter.Count_reg[0]_1\(10),
      O => \Gen_Simple_Counter.Overflow_i_6__0_n_0\
    );
\Gen_Simple_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Simple_Counter.Overflow_i_1__0_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\Is_Valid[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[1].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1__0_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1__0_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => \all_statistics_counters[1].ready_reg\,
      I2 => stat_pause,
      I3 => \all_statistics_counters[1].request_reg\,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1__0_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1__0_n_0\,
      Q => Running,
      R => '0'
    );
\Stopping_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[1].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => \all_statistics_counters[1].ready_reg\,
      I5 => sync_reset,
      O => Stopping4_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping4_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \plusOp_carry_i_1__0_n_0\,
      S(2) => \plusOp_carry_i_2__0_n_0\,
      S(1) => \plusOp_carry_i_3__0_n_0\,
      S(0) => \plusOp_carry_i_4__0_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1__0_n_0\,
      S(2) => \plusOp_carry__0_i_2__0_n_0\,
      S(1) => \plusOp_carry__0_i_3__0_n_0\,
      S(0) => \plusOp_carry__0_i_4__0_n_0\
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1__0_n_0\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2__0_n_0\
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3__0_n_0\
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4__0_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1__0_n_0\,
      S(2) => \plusOp_carry__1_i_2__0_n_0\,
      S(1) => \plusOp_carry__1_i_3__0_n_0\,
      S(0) => \plusOp_carry__1_i_4__0_n_0\
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1__0_n_0\
    );
\plusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2__0_n_0\
    );
\plusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3__0_n_0\
    );
\plusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4__0_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1__0_n_0\,
      S(2) => \plusOp_carry__2_i_2__0_n_0\,
      S(1) => \plusOp_carry__2_i_3__0_n_0\,
      S(0) => \plusOp_carry__2_i_4__0_n_0\
    );
\plusOp_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1__0_n_0\
    );
\plusOp_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2__0_n_0\
    );
\plusOp_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3__0_n_0\
    );
\plusOp_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4__0_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1__0_n_0\,
      S(2) => \plusOp_carry__3_i_2__0_n_0\,
      S(1) => \plusOp_carry__3_i_3__0_n_0\,
      S(0) => \plusOp_carry__3_i_4__0_n_0\
    );
\plusOp_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1__0_n_0\
    );
\plusOp_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2__0_n_0\
    );
\plusOp_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3__0_n_0\
    );
\plusOp_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4__0_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1__0_n_0\,
      S(2) => \plusOp_carry__4_i_2__0_n_0\,
      S(1) => \plusOp_carry__4_i_3__0_n_0\,
      S(0) => \plusOp_carry__4_i_4__0_n_0\
    );
\plusOp_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1__0_n_0\
    );
\plusOp_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2__0_n_0\
    );
\plusOp_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3__0_n_0\
    );
\plusOp_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4__0_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1__0_n_0\,
      S(2) => \plusOp_carry__5_i_2__0_n_0\,
      S(1) => \plusOp_carry__5_i_3__0_n_0\,
      S(0) => \plusOp_carry__5_i_4__0_n_0\
    );
\plusOp_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1__0_n_0\
    );
\plusOp_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2__0_n_0\
    );
\plusOp_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3__0_n_0\
    );
\plusOp_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4__0_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1__0_n_0\,
      S(1) => \plusOp_carry__6_i_2__0_n_0\,
      S(0) => \plusOp_carry__6_i_3__0_n_0\
    );
\plusOp_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1__0_n_0\
    );
\plusOp_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2__0_n_0\
    );
\plusOp_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3__0_n_0\
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_1__0_n_0\
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_2__0_n_0\
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_3__0_n_0\
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \all_statistics_counters[2].request_reg\ : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    \all_statistics_counters[2].ready_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clear_cmd : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_32 : entity is "debug_stat_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Empty_i_1__1_n_0\ : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal \Full_i_1__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_3__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_4__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_5__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_6__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_7__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_4__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_5__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0]_2\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Simple_Counter.Overflow_i_1__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_2__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_3__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_4__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_5__1_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_6__1_n_0\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1__1_n_0\ : STD_LOGIC;
  signal Stopping4_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
\Empty_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[2].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => \all_statistics_counters[2].ready_reg\,
      O => \Empty_i_1__1_n_0\
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Empty_i_1__1_n_0\,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
\Full_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[2].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => \^d\(1),
      O => \Full_i_1__1_n_0\
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Full_i_1__1_n_0\,
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I1 => clear_cmd,
      I2 => Is_Valid,
      I3 => Stopping_reg_n_0,
      O => p_2_out(0)
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(31),
      I3 => clear_cmd,
      O => p_0_in(31)
    );
\Gen_Simple_Counter.Access_Count_i[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(21),
      I3 => clear_cmd,
      O => p_0_in(21)
    );
\Gen_Simple_Counter.Access_Count_i[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(20),
      I3 => clear_cmd,
      O => p_0_in(20)
    );
\Gen_Simple_Counter.Access_Count_i[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(19),
      I3 => clear_cmd,
      O => p_0_in(19)
    );
\Gen_Simple_Counter.Access_Count_i[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(18),
      I3 => clear_cmd,
      O => p_0_in(18)
    );
\Gen_Simple_Counter.Access_Count_i[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(17),
      I3 => clear_cmd,
      O => p_0_in(17)
    );
\Gen_Simple_Counter.Access_Count_i[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(16),
      I3 => clear_cmd,
      O => p_0_in(16)
    );
\Gen_Simple_Counter.Access_Count_i[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(15),
      I3 => clear_cmd,
      O => p_0_in(15)
    );
\Gen_Simple_Counter.Access_Count_i[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(14),
      I3 => clear_cmd,
      O => p_0_in(14)
    );
\Gen_Simple_Counter.Access_Count_i[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(13),
      I3 => clear_cmd,
      O => p_0_in(13)
    );
\Gen_Simple_Counter.Access_Count_i[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(12),
      I3 => clear_cmd,
      O => p_0_in(12)
    );
\Gen_Simple_Counter.Access_Count_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(30),
      I3 => clear_cmd,
      O => p_0_in(30)
    );
\Gen_Simple_Counter.Access_Count_i[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(11),
      I3 => clear_cmd,
      O => p_0_in(11)
    );
\Gen_Simple_Counter.Access_Count_i[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(10),
      I3 => clear_cmd,
      O => p_0_in(10)
    );
\Gen_Simple_Counter.Access_Count_i[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(9),
      I3 => clear_cmd,
      O => p_0_in(9)
    );
\Gen_Simple_Counter.Access_Count_i[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(8),
      I3 => clear_cmd,
      O => p_0_in(8)
    );
\Gen_Simple_Counter.Access_Count_i[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(7),
      I3 => clear_cmd,
      O => p_0_in(7)
    );
\Gen_Simple_Counter.Access_Count_i[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(6),
      I3 => clear_cmd,
      O => p_0_in(6)
    );
\Gen_Simple_Counter.Access_Count_i[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(5),
      I3 => clear_cmd,
      O => p_0_in(5)
    );
\Gen_Simple_Counter.Access_Count_i[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(4),
      I3 => clear_cmd,
      O => p_0_in(4)
    );
\Gen_Simple_Counter.Access_Count_i[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(3),
      I3 => clear_cmd,
      O => p_0_in(3)
    );
\Gen_Simple_Counter.Access_Count_i[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(2),
      I3 => clear_cmd,
      O => p_0_in(2)
    );
\Gen_Simple_Counter.Access_Count_i[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(29),
      I3 => clear_cmd,
      O => p_0_in(29)
    );
\Gen_Simple_Counter.Access_Count_i[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(1),
      I3 => clear_cmd,
      O => p_0_in(1)
    );
\Gen_Simple_Counter.Access_Count_i[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => \^q\(0),
      I3 => clear_cmd,
      O => p_0_in(0)
    );
\Gen_Simple_Counter.Access_Count_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(28),
      I3 => clear_cmd,
      O => p_0_in(28)
    );
\Gen_Simple_Counter.Access_Count_i[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(27),
      I3 => clear_cmd,
      O => p_0_in(27)
    );
\Gen_Simple_Counter.Access_Count_i[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(26),
      I3 => clear_cmd,
      O => p_0_in(26)
    );
\Gen_Simple_Counter.Access_Count_i[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(25),
      I3 => clear_cmd,
      O => p_0_in(25)
    );
\Gen_Simple_Counter.Access_Count_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(24),
      I3 => clear_cmd,
      O => p_0_in(24)
    );
\Gen_Simple_Counter.Access_Count_i[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(23),
      I3 => clear_cmd,
      O => p_0_in(23)
    );
\Gen_Simple_Counter.Access_Count_i[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I1 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I2 => plusOp(22),
      I3 => clear_cmd,
      O => p_0_in(22)
    );
\Gen_Simple_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(31),
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(21),
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(20),
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(19),
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(18),
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(17),
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(16),
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(15),
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(14),
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(13),
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(12),
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(30),
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(11),
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(10),
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(9),
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(29),
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(28),
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(27),
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(26),
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(25),
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(24),
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(23),
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(22),
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Simple_Counter.Count[0][11]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(8),
      O => \Gen_Simple_Counter.Count[0][11]_i_2__1_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(9),
      O => \Gen_Simple_Counter.Count[0][11]_i_3__1_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(10),
      O => \Gen_Simple_Counter.Count[0][11]_i_4__1_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(11),
      O => \Gen_Simple_Counter.Count[0][11]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Simple_Counter.Overflow_i_2__1_n_0\,
      O => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(12),
      O => \Gen_Simple_Counter.Count[0][15]_i_4__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(13),
      O => \Gen_Simple_Counter.Count[0][15]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(14),
      O => \Gen_Simple_Counter.Count[0][15]_i_6__1_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(15),
      O => \Gen_Simple_Counter.Count[0][15]_i_7__1_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(0),
      O => \Gen_Simple_Counter.Count[0][3]_i_2__1_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(1),
      O => \Gen_Simple_Counter.Count[0][3]_i_3__1_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(2),
      O => \Gen_Simple_Counter.Count[0][3]_i_4__1_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(3),
      O => \Gen_Simple_Counter.Count[0][3]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(4),
      O => \Gen_Simple_Counter.Count[0][7]_i_2__1_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(5),
      O => \Gen_Simple_Counter.Count[0][7]_i_3__1_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(6),
      O => \Gen_Simple_Counter.Count[0][7]_i_4__1_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(7),
      O => \Gen_Simple_Counter.Count[0][7]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(0),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(10),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(11),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][11]_i_2__1_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][11]_i_3__1_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][11]_i_4__1_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][11]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(12),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(13),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(14),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(15),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][15]_i_4__1_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][15]_i_5__1_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][15]_i_6__1_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][15]_i_7__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(1),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(2),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(3),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_0\,
      CO(3) => \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][3]_i_2__1_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][3]_i_3__1_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][3]_i_4__1_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][3]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(4),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(5),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(6),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(7),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__1_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][7]_i_2__1_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][7]_i_3__1_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][7]_i_4__1_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][7]_i_5__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(8),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__1_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__1_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_2\(9),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \^d\(0),
      I1 => Running,
      I2 => \Gen_Simple_Counter.Overflow_i_2__1_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Simple_Counter.Overflow_i_3__3_n_0\,
      I5 => sync_reset,
      O => \Gen_Simple_Counter.Overflow_i_1__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_4__1_n_0\,
      I1 => \Gen_Simple_Counter.Count_reg[0]_2\(0),
      I2 => \Gen_Simple_Counter.Count_reg[0]_2\(15),
      I3 => \Gen_Simple_Counter.Count_reg[0]_2\(2),
      I4 => \Gen_Simple_Counter.Count_reg[0]_2\(12),
      I5 => \Gen_Simple_Counter.Overflow_i_5__1_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_2__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(2),
      I3 => data_write,
      I4 => \data_write_select_reg[3]\(3),
      O => \Gen_Simple_Counter.Overflow_i_3__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(3),
      I1 => \Gen_Simple_Counter.Count_reg[0]_2\(5),
      I2 => \Gen_Simple_Counter.Count_reg[0]_2\(7),
      I3 => \Gen_Simple_Counter.Count_reg[0]_2\(9),
      O => \Gen_Simple_Counter.Overflow_i_4__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(10),
      I1 => \Gen_Simple_Counter.Count_reg[0]_2\(4),
      I2 => \Gen_Simple_Counter.Count_reg[0]_2\(11),
      I3 => \Gen_Simple_Counter.Count_reg[0]_2\(6),
      I4 => \Gen_Simple_Counter.Overflow_i_6__1_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_5__1_n_0\
    );
\Gen_Simple_Counter.Overflow_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_2\(8),
      I1 => \Gen_Simple_Counter.Count_reg[0]_2\(14),
      I2 => \Gen_Simple_Counter.Count_reg[0]_2\(1),
      I3 => \Gen_Simple_Counter.Count_reg[0]_2\(13),
      O => \Gen_Simple_Counter.Overflow_i_6__1_n_0\
    );
\Gen_Simple_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Simple_Counter.Overflow_i_1__1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\Is_Valid[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[2].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1__1_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1__1_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => \all_statistics_counters[2].ready_reg\,
      I2 => stat_pause,
      I3 => \all_statistics_counters[2].request_reg\,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1__1_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1__1_n_0\,
      Q => Running,
      R => '0'
    );
\Stopping_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[2].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => \all_statistics_counters[2].ready_reg\,
      I5 => sync_reset,
      O => Stopping4_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping4_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \plusOp_carry_i_1__1_n_0\,
      S(2) => \plusOp_carry_i_2__1_n_0\,
      S(1) => \plusOp_carry_i_3__1_n_0\,
      S(0) => \plusOp_carry_i_4__1_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1__1_n_0\,
      S(2) => \plusOp_carry__0_i_2__1_n_0\,
      S(1) => \plusOp_carry__0_i_3__1_n_0\,
      S(0) => \plusOp_carry__0_i_4__1_n_0\
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1__1_n_0\
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2__1_n_0\
    );
\plusOp_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3__1_n_0\
    );
\plusOp_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4__1_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1__1_n_0\,
      S(2) => \plusOp_carry__1_i_2__1_n_0\,
      S(1) => \plusOp_carry__1_i_3__1_n_0\,
      S(0) => \plusOp_carry__1_i_4__1_n_0\
    );
\plusOp_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1__1_n_0\
    );
\plusOp_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2__1_n_0\
    );
\plusOp_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3__1_n_0\
    );
\plusOp_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4__1_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1__1_n_0\,
      S(2) => \plusOp_carry__2_i_2__1_n_0\,
      S(1) => \plusOp_carry__2_i_3__1_n_0\,
      S(0) => \plusOp_carry__2_i_4__1_n_0\
    );
\plusOp_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1__1_n_0\
    );
\plusOp_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2__1_n_0\
    );
\plusOp_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3__1_n_0\
    );
\plusOp_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4__1_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1__1_n_0\,
      S(2) => \plusOp_carry__3_i_2__1_n_0\,
      S(1) => \plusOp_carry__3_i_3__1_n_0\,
      S(0) => \plusOp_carry__3_i_4__1_n_0\
    );
\plusOp_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1__1_n_0\
    );
\plusOp_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2__1_n_0\
    );
\plusOp_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3__1_n_0\
    );
\plusOp_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4__1_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1__1_n_0\,
      S(2) => \plusOp_carry__4_i_2__1_n_0\,
      S(1) => \plusOp_carry__4_i_3__1_n_0\,
      S(0) => \plusOp_carry__4_i_4__1_n_0\
    );
\plusOp_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1__1_n_0\
    );
\plusOp_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2__1_n_0\
    );
\plusOp_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3__1_n_0\
    );
\plusOp_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4__1_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1__1_n_0\,
      S(2) => \plusOp_carry__5_i_2__1_n_0\,
      S(1) => \plusOp_carry__5_i_3__1_n_0\,
      S(0) => \plusOp_carry__5_i_4__1_n_0\
    );
\plusOp_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1__1_n_0\
    );
\plusOp_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2__1_n_0\
    );
\plusOp_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3__1_n_0\
    );
\plusOp_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4__1_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1__1_n_0\,
      S(1) => \plusOp_carry__6_i_2__1_n_0\,
      S(0) => \plusOp_carry__6_i_3__1_n_0\
    );
\plusOp_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1__1_n_0\
    );
\plusOp_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2__1_n_0\
    );
\plusOp_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3__1_n_0\
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_1__1_n_0\
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_2__1_n_0\
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_3__1_n_0\
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_4__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_33 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \all_statistics_counters[3].request_reg\ : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    \all_statistics_counters[3].ready_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clear_cmd : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_33 : entity is "debug_stat_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_33 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Empty_i_1__2_n_0\ : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal \Full_i_1__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_2__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_3__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_4__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_5__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_4__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_5__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_6__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_7__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_3__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_4__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_5__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_4__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_5__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Simple_Counter.Overflow_i_1__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_2__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_4__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_5__2_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_6__2_n_0\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1__2_n_0\ : STD_LOGIC;
  signal Stopping4_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
\Empty_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[3].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => \all_statistics_counters[3].ready_reg\,
      O => \Empty_i_1__2_n_0\
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Empty_i_1__2_n_0\,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
\Full_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[3].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => \^d\(1),
      O => \Full_i_1__2_n_0\
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Full_i_1__2_n_0\,
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I1 => clear_cmd,
      I2 => Is_Valid,
      I3 => Stopping_reg_n_0,
      O => p_2_out(0)
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(31),
      I3 => clear_cmd,
      O => p_0_in(31)
    );
\Gen_Simple_Counter.Access_Count_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(21),
      I3 => clear_cmd,
      O => p_0_in(21)
    );
\Gen_Simple_Counter.Access_Count_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(20),
      I3 => clear_cmd,
      O => p_0_in(20)
    );
\Gen_Simple_Counter.Access_Count_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(19),
      I3 => clear_cmd,
      O => p_0_in(19)
    );
\Gen_Simple_Counter.Access_Count_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(18),
      I3 => clear_cmd,
      O => p_0_in(18)
    );
\Gen_Simple_Counter.Access_Count_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(17),
      I3 => clear_cmd,
      O => p_0_in(17)
    );
\Gen_Simple_Counter.Access_Count_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(16),
      I3 => clear_cmd,
      O => p_0_in(16)
    );
\Gen_Simple_Counter.Access_Count_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(15),
      I3 => clear_cmd,
      O => p_0_in(15)
    );
\Gen_Simple_Counter.Access_Count_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(14),
      I3 => clear_cmd,
      O => p_0_in(14)
    );
\Gen_Simple_Counter.Access_Count_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(13),
      I3 => clear_cmd,
      O => p_0_in(13)
    );
\Gen_Simple_Counter.Access_Count_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(12),
      I3 => clear_cmd,
      O => p_0_in(12)
    );
\Gen_Simple_Counter.Access_Count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(30),
      I3 => clear_cmd,
      O => p_0_in(30)
    );
\Gen_Simple_Counter.Access_Count_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(11),
      I3 => clear_cmd,
      O => p_0_in(11)
    );
\Gen_Simple_Counter.Access_Count_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(10),
      I3 => clear_cmd,
      O => p_0_in(10)
    );
\Gen_Simple_Counter.Access_Count_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(9),
      I3 => clear_cmd,
      O => p_0_in(9)
    );
\Gen_Simple_Counter.Access_Count_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(8),
      I3 => clear_cmd,
      O => p_0_in(8)
    );
\Gen_Simple_Counter.Access_Count_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(7),
      I3 => clear_cmd,
      O => p_0_in(7)
    );
\Gen_Simple_Counter.Access_Count_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(6),
      I3 => clear_cmd,
      O => p_0_in(6)
    );
\Gen_Simple_Counter.Access_Count_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(5),
      I3 => clear_cmd,
      O => p_0_in(5)
    );
\Gen_Simple_Counter.Access_Count_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(4),
      I3 => clear_cmd,
      O => p_0_in(4)
    );
\Gen_Simple_Counter.Access_Count_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(3),
      I3 => clear_cmd,
      O => p_0_in(3)
    );
\Gen_Simple_Counter.Access_Count_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(2),
      I3 => clear_cmd,
      O => p_0_in(2)
    );
\Gen_Simple_Counter.Access_Count_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(29),
      I3 => clear_cmd,
      O => p_0_in(29)
    );
\Gen_Simple_Counter.Access_Count_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(1),
      I3 => clear_cmd,
      O => p_0_in(1)
    );
\Gen_Simple_Counter.Access_Count_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => \^q\(0),
      I3 => clear_cmd,
      O => p_0_in(0)
    );
\Gen_Simple_Counter.Access_Count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(28),
      I3 => clear_cmd,
      O => p_0_in(28)
    );
\Gen_Simple_Counter.Access_Count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(27),
      I3 => clear_cmd,
      O => p_0_in(27)
    );
\Gen_Simple_Counter.Access_Count_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(26),
      I3 => clear_cmd,
      O => p_0_in(26)
    );
\Gen_Simple_Counter.Access_Count_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(25),
      I3 => clear_cmd,
      O => p_0_in(25)
    );
\Gen_Simple_Counter.Access_Count_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(24),
      I3 => clear_cmd,
      O => p_0_in(24)
    );
\Gen_Simple_Counter.Access_Count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(23),
      I3 => clear_cmd,
      O => p_0_in(23)
    );
\Gen_Simple_Counter.Access_Count_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I1 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I2 => plusOp(22),
      I3 => clear_cmd,
      O => p_0_in(22)
    );
\Gen_Simple_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(31),
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(21),
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(20),
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(19),
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(18),
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(17),
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(16),
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(15),
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(14),
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(13),
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(12),
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(30),
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(11),
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(10),
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(9),
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(29),
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(28),
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(27),
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(26),
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(25),
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(24),
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(23),
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(22),
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Simple_Counter.Count[0][11]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(8),
      O => \Gen_Simple_Counter.Count[0][11]_i_2__2_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(9),
      O => \Gen_Simple_Counter.Count[0][11]_i_3__2_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(10),
      O => \Gen_Simple_Counter.Count[0][11]_i_4__2_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(11),
      O => \Gen_Simple_Counter.Count[0][11]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Simple_Counter.Overflow_i_2__2_n_0\,
      O => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(12),
      O => \Gen_Simple_Counter.Count[0][15]_i_4__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(13),
      O => \Gen_Simple_Counter.Count[0][15]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(14),
      O => \Gen_Simple_Counter.Count[0][15]_i_6__2_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(15),
      O => \Gen_Simple_Counter.Count[0][15]_i_7__2_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(0),
      O => \Gen_Simple_Counter.Count[0][3]_i_2__2_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(1),
      O => \Gen_Simple_Counter.Count[0][3]_i_3__2_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(2),
      O => \Gen_Simple_Counter.Count[0][3]_i_4__2_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(3),
      O => \Gen_Simple_Counter.Count[0][3]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(4),
      O => \Gen_Simple_Counter.Count[0][7]_i_2__2_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(5),
      O => \Gen_Simple_Counter.Count[0][7]_i_3__2_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(6),
      O => \Gen_Simple_Counter.Count[0][7]_i_4__2_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(7),
      O => \Gen_Simple_Counter.Count[0][7]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(0),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(10),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(11),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][11]_i_2__2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][11]_i_3__2_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][11]_i_4__2_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][11]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(12),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(13),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(14),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(15),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__2_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][15]_i_4__2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][15]_i_5__2_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][15]_i_6__2_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][15]_i_7__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(1),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(2),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(3),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_0\,
      CO(3) => \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__2_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][3]_i_2__2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][3]_i_3__2_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][3]_i_4__2_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][3]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(4),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(5),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(6),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(7),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__2_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][7]_i_2__2_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][7]_i_3__2_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][7]_i_4__2_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][7]_i_5__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(8),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__2_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__2_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_3\(9),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \^d\(0),
      I1 => Running,
      I2 => \Gen_Simple_Counter.Overflow_i_2__2_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Simple_Counter.Overflow_i_3_n_0\,
      I5 => sync_reset,
      O => \Gen_Simple_Counter.Overflow_i_1__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_4__2_n_0\,
      I1 => \Gen_Simple_Counter.Count_reg[0]_3\(1),
      I2 => \Gen_Simple_Counter.Count_reg[0]_3\(13),
      I3 => \Gen_Simple_Counter.Count_reg[0]_3\(6),
      I4 => \Gen_Simple_Counter.Count_reg[0]_3\(11),
      I5 => \Gen_Simple_Counter.Overflow_i_5__2_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_2__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(2),
      I3 => data_write,
      I4 => \data_write_select_reg[3]\(3),
      O => \Gen_Simple_Counter.Overflow_i_3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(2),
      I1 => \Gen_Simple_Counter.Count_reg[0]_3\(12),
      I2 => \Gen_Simple_Counter.Count_reg[0]_3\(8),
      I3 => \Gen_Simple_Counter.Count_reg[0]_3\(14),
      O => \Gen_Simple_Counter.Overflow_i_4__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(10),
      I1 => \Gen_Simple_Counter.Count_reg[0]_3\(4),
      I2 => \Gen_Simple_Counter.Count_reg[0]_3\(15),
      I3 => \Gen_Simple_Counter.Count_reg[0]_3\(0),
      I4 => \Gen_Simple_Counter.Overflow_i_6__2_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_5__2_n_0\
    );
\Gen_Simple_Counter.Overflow_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_3\(3),
      I1 => \Gen_Simple_Counter.Count_reg[0]_3\(5),
      I2 => \Gen_Simple_Counter.Count_reg[0]_3\(7),
      I3 => \Gen_Simple_Counter.Count_reg[0]_3\(9),
      O => \Gen_Simple_Counter.Overflow_i_6__2_n_0\
    );
\Gen_Simple_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Simple_Counter.Overflow_i_1__2_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\Is_Valid[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[3].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1__2_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1__2_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => \all_statistics_counters[3].ready_reg\,
      I2 => stat_pause,
      I3 => \all_statistics_counters[3].request_reg\,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1__2_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1__2_n_0\,
      Q => Running,
      R => '0'
    );
\Stopping_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[3].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => \all_statistics_counters[3].ready_reg\,
      I5 => sync_reset,
      O => Stopping4_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping4_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \plusOp_carry_i_1__2_n_0\,
      S(2) => \plusOp_carry_i_2__2_n_0\,
      S(1) => \plusOp_carry_i_3__2_n_0\,
      S(0) => \plusOp_carry_i_4__2_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1__2_n_0\,
      S(2) => \plusOp_carry__0_i_2__2_n_0\,
      S(1) => \plusOp_carry__0_i_3__2_n_0\,
      S(0) => \plusOp_carry__0_i_4__2_n_0\
    );
\plusOp_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1__2_n_0\
    );
\plusOp_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2__2_n_0\
    );
\plusOp_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3__2_n_0\
    );
\plusOp_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4__2_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1__2_n_0\,
      S(2) => \plusOp_carry__1_i_2__2_n_0\,
      S(1) => \plusOp_carry__1_i_3__2_n_0\,
      S(0) => \plusOp_carry__1_i_4__2_n_0\
    );
\plusOp_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1__2_n_0\
    );
\plusOp_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2__2_n_0\
    );
\plusOp_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3__2_n_0\
    );
\plusOp_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4__2_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1__2_n_0\,
      S(2) => \plusOp_carry__2_i_2__2_n_0\,
      S(1) => \plusOp_carry__2_i_3__2_n_0\,
      S(0) => \plusOp_carry__2_i_4__2_n_0\
    );
\plusOp_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1__2_n_0\
    );
\plusOp_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2__2_n_0\
    );
\plusOp_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3__2_n_0\
    );
\plusOp_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4__2_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1__2_n_0\,
      S(2) => \plusOp_carry__3_i_2__2_n_0\,
      S(1) => \plusOp_carry__3_i_3__2_n_0\,
      S(0) => \plusOp_carry__3_i_4__2_n_0\
    );
\plusOp_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1__2_n_0\
    );
\plusOp_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2__2_n_0\
    );
\plusOp_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3__2_n_0\
    );
\plusOp_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4__2_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1__2_n_0\,
      S(2) => \plusOp_carry__4_i_2__2_n_0\,
      S(1) => \plusOp_carry__4_i_3__2_n_0\,
      S(0) => \plusOp_carry__4_i_4__2_n_0\
    );
\plusOp_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1__2_n_0\
    );
\plusOp_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2__2_n_0\
    );
\plusOp_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3__2_n_0\
    );
\plusOp_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4__2_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1__2_n_0\,
      S(2) => \plusOp_carry__5_i_2__2_n_0\,
      S(1) => \plusOp_carry__5_i_3__2_n_0\,
      S(0) => \plusOp_carry__5_i_4__2_n_0\
    );
\plusOp_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1__2_n_0\
    );
\plusOp_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2__2_n_0\
    );
\plusOp_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3__2_n_0\
    );
\plusOp_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4__2_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1__2_n_0\,
      S(1) => \plusOp_carry__6_i_2__2_n_0\,
      S(0) => \plusOp_carry__6_i_3__2_n_0\
    );
\plusOp_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1__2_n_0\
    );
\plusOp_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2__2_n_0\
    );
\plusOp_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3__2_n_0\
    );
\plusOp_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_1__2_n_0\
    );
\plusOp_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_2__2_n_0\
    );
\plusOp_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_3__2_n_0\
    );
\plusOp_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_4__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_34 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \all_statistics_counters[4].request_reg\ : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    \all_statistics_counters[4].ready_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_34 : entity is "debug_stat_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_34 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Empty_i_1__3_n_0\ : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal \Full_i_1__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_2__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_3__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_4__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][11]_i_5__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_4__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_5__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_6__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][15]_i_7__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_2__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_3__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_4__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][3]_i_5__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_2__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_3__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_4__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count[0][7]_i_5__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_1\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_2\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_3\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_4\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_5\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_6\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_7\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Count_reg[0]_4\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Simple_Counter.Overflow_i_1__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_2__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_3__0_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_4__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_5__3_n_0\ : STD_LOGIC;
  signal \Gen_Simple_Counter.Overflow_i_6__3_n_0\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1__3_n_0\ : STD_LOGIC;
  signal Stopping4_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
\Empty_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[4].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => \all_statistics_counters[4].ready_reg\,
      O => \Empty_i_1__3_n_0\
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Empty_i_1__3_n_0\,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
\Full_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[4].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => \^d\(1),
      O => \Full_i_1__3_n_0\
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Full_i_1__3_n_0\,
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I1 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I2 => Is_Valid,
      I3 => Stopping_reg_n_0,
      O => p_2_out(0)
    );
\Gen_Simple_Counter.Access_Count_i[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(31),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(31)
    );
\Gen_Simple_Counter.Access_Count_i[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(21),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(21)
    );
\Gen_Simple_Counter.Access_Count_i[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(20),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(20)
    );
\Gen_Simple_Counter.Access_Count_i[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(19),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(19)
    );
\Gen_Simple_Counter.Access_Count_i[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(18),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(18)
    );
\Gen_Simple_Counter.Access_Count_i[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(17),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(17)
    );
\Gen_Simple_Counter.Access_Count_i[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(16),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(16)
    );
\Gen_Simple_Counter.Access_Count_i[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(15),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(15)
    );
\Gen_Simple_Counter.Access_Count_i[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(14),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(14)
    );
\Gen_Simple_Counter.Access_Count_i[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(13),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(13)
    );
\Gen_Simple_Counter.Access_Count_i[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(12),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(12)
    );
\Gen_Simple_Counter.Access_Count_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(30),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(30)
    );
\Gen_Simple_Counter.Access_Count_i[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(11),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(11)
    );
\Gen_Simple_Counter.Access_Count_i[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(10),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(10)
    );
\Gen_Simple_Counter.Access_Count_i[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(9),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(9)
    );
\Gen_Simple_Counter.Access_Count_i[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(8),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(8)
    );
\Gen_Simple_Counter.Access_Count_i[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(7),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(7)
    );
\Gen_Simple_Counter.Access_Count_i[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(6),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(6)
    );
\Gen_Simple_Counter.Access_Count_i[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(5),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(5)
    );
\Gen_Simple_Counter.Access_Count_i[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(4),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(4)
    );
\Gen_Simple_Counter.Access_Count_i[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(3),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(3)
    );
\Gen_Simple_Counter.Access_Count_i[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(2),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(2)
    );
\Gen_Simple_Counter.Access_Count_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(29),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(29)
    );
\Gen_Simple_Counter.Access_Count_i[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(1),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(1)
    );
\Gen_Simple_Counter.Access_Count_i[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => \^q\(0),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(0)
    );
\Gen_Simple_Counter.Access_Count_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(28),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(28)
    );
\Gen_Simple_Counter.Access_Count_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(27),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(27)
    );
\Gen_Simple_Counter.Access_Count_i[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(26),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(26)
    );
\Gen_Simple_Counter.Access_Count_i[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(25),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(25)
    );
\Gen_Simple_Counter.Access_Count_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(24),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(24)
    );
\Gen_Simple_Counter.Access_Count_i[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(23),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(23)
    );
\Gen_Simple_Counter.Access_Count_i[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I1 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I2 => plusOp(22),
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => p_0_in(22)
    );
\Gen_Simple_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(31),
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(21),
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(20),
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(19),
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(18),
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(17),
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(16),
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(15),
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(14),
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(13),
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(12),
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(30),
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(11),
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(10),
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(9),
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(29),
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(28),
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(27),
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(26),
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(25),
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(24),
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(23),
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Simple_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => p_2_out(0),
      D => p_0_in(22),
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Simple_Counter.Count[0][11]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(8),
      O => \Gen_Simple_Counter.Count[0][11]_i_2__3_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(9),
      O => \Gen_Simple_Counter.Count[0][11]_i_3__3_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(10),
      O => \Gen_Simple_Counter.Count[0][11]_i_4__3_n_0\
    );
\Gen_Simple_Counter.Count[0][11]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(11),
      O => \Gen_Simple_Counter.Count[0][11]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Simple_Counter.Overflow_i_2__3_n_0\,
      O => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(12),
      O => \Gen_Simple_Counter.Count[0][15]_i_4__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(13),
      O => \Gen_Simple_Counter.Count[0][15]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(14),
      O => \Gen_Simple_Counter.Count[0][15]_i_6__3_n_0\
    );
\Gen_Simple_Counter.Count[0][15]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(15),
      O => \Gen_Simple_Counter.Count[0][15]_i_7__3_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(0),
      O => \Gen_Simple_Counter.Count[0][3]_i_2__3_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(1),
      O => \Gen_Simple_Counter.Count[0][3]_i_3__3_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(2),
      O => \Gen_Simple_Counter.Count[0][3]_i_4__3_n_0\
    );
\Gen_Simple_Counter.Count[0][3]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(3),
      O => \Gen_Simple_Counter.Count[0][3]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(4),
      O => \Gen_Simple_Counter.Count[0][7]_i_2__3_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(5),
      O => \Gen_Simple_Counter.Count[0][7]_i_3__3_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(6),
      O => \Gen_Simple_Counter.Count[0][7]_i_4__3_n_0\
    );
\Gen_Simple_Counter.Count[0][7]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(7),
      O => \Gen_Simple_Counter.Count[0][7]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(0),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(10),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(11),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][11]_i_2__3_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][11]_i_3__3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][11]_i_4__3_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][11]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(12),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(13),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(14),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(15),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][15]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][15]_i_3__3_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][15]_i_4__3_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][15]_i_5__3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][15]_i_6__3_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][15]_i_7__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(1),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(2),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(3),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_0\,
      CO(3) => \NLW_Gen_Simple_Counter.Count_reg[0][3]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][3]_i_1__3_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][3]_i_2__3_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][3]_i_3__3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][3]_i_4__3_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][3]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(4),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(5),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_6\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(6),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_7\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(7),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_0\,
      CO(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_0\,
      CO(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_1\,
      CO(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_2\,
      CO(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_4\,
      O(2) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_5\,
      O(1) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_6\,
      O(0) => \Gen_Simple_Counter.Count_reg[0][7]_i_1__3_n_7\,
      S(3) => \Gen_Simple_Counter.Count[0][7]_i_2__3_n_0\,
      S(2) => \Gen_Simple_Counter.Count[0][7]_i_3__3_n_0\,
      S(1) => \Gen_Simple_Counter.Count[0][7]_i_4__3_n_0\,
      S(0) => \Gen_Simple_Counter.Count[0][7]_i_5__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_4\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(8),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Simple_Counter.Count[0][15]_i_2__3_n_0\,
      D => \Gen_Simple_Counter.Count_reg[0][11]_i_1__3_n_5\,
      Q => \Gen_Simple_Counter.Count_reg[0]_4\(9),
      R => \Gen_Simple_Counter.Count[0][15]_i_1__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \^d\(0),
      I1 => Running,
      I2 => \Gen_Simple_Counter.Overflow_i_2__3_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Simple_Counter.Overflow_i_3__0_n_0\,
      I5 => sync_reset,
      O => \Gen_Simple_Counter.Overflow_i_1__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Simple_Counter.Overflow_i_4__3_n_0\,
      I1 => \Gen_Simple_Counter.Count_reg[0]_4\(1),
      I2 => \Gen_Simple_Counter.Count_reg[0]_4\(13),
      I3 => \Gen_Simple_Counter.Count_reg[0]_4\(6),
      I4 => \Gen_Simple_Counter.Count_reg[0]_4\(11),
      I5 => \Gen_Simple_Counter.Overflow_i_5__3_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_2__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(2),
      I3 => \data_write_select_reg[3]\(3),
      I4 => data_write,
      O => \Gen_Simple_Counter.Overflow_i_3__0_n_0\
    );
\Gen_Simple_Counter.Overflow_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(2),
      I1 => \Gen_Simple_Counter.Count_reg[0]_4\(12),
      I2 => \Gen_Simple_Counter.Count_reg[0]_4\(8),
      I3 => \Gen_Simple_Counter.Count_reg[0]_4\(14),
      O => \Gen_Simple_Counter.Overflow_i_4__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(10),
      I1 => \Gen_Simple_Counter.Count_reg[0]_4\(4),
      I2 => \Gen_Simple_Counter.Count_reg[0]_4\(15),
      I3 => \Gen_Simple_Counter.Count_reg[0]_4\(0),
      I4 => \Gen_Simple_Counter.Overflow_i_6__3_n_0\,
      O => \Gen_Simple_Counter.Overflow_i_5__3_n_0\
    );
\Gen_Simple_Counter.Overflow_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Simple_Counter.Count_reg[0]_4\(3),
      I1 => \Gen_Simple_Counter.Count_reg[0]_4\(5),
      I2 => \Gen_Simple_Counter.Count_reg[0]_4\(7),
      I3 => \Gen_Simple_Counter.Count_reg[0]_4\(9),
      O => \Gen_Simple_Counter.Overflow_i_6__3_n_0\
    );
\Gen_Simple_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Simple_Counter.Overflow_i_1__3_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\Is_Valid[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[4].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1__3_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1__3_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => \all_statistics_counters[4].ready_reg\,
      I2 => stat_pause,
      I3 => \all_statistics_counters[4].request_reg\,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1__3_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1__3_n_0\,
      Q => Running,
      R => '0'
    );
\Stopping_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[4].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => \all_statistics_counters[4].ready_reg\,
      I5 => sync_reset,
      O => Stopping4_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping4_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \plusOp_carry_i_1__3_n_0\,
      S(2) => \plusOp_carry_i_2__3_n_0\,
      S(1) => \plusOp_carry_i_3__3_n_0\,
      S(0) => \plusOp_carry_i_4__3_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1__3_n_0\,
      S(2) => \plusOp_carry__0_i_2__3_n_0\,
      S(1) => \plusOp_carry__0_i_3__3_n_0\,
      S(0) => \plusOp_carry__0_i_4__3_n_0\
    );
\plusOp_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1__3_n_0\
    );
\plusOp_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2__3_n_0\
    );
\plusOp_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3__3_n_0\
    );
\plusOp_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4__3_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1__3_n_0\,
      S(2) => \plusOp_carry__1_i_2__3_n_0\,
      S(1) => \plusOp_carry__1_i_3__3_n_0\,
      S(0) => \plusOp_carry__1_i_4__3_n_0\
    );
\plusOp_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1__3_n_0\
    );
\plusOp_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2__3_n_0\
    );
\plusOp_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3__3_n_0\
    );
\plusOp_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4__3_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1__3_n_0\,
      S(2) => \plusOp_carry__2_i_2__3_n_0\,
      S(1) => \plusOp_carry__2_i_3__3_n_0\,
      S(0) => \plusOp_carry__2_i_4__3_n_0\
    );
\plusOp_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1__3_n_0\
    );
\plusOp_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2__3_n_0\
    );
\plusOp_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3__3_n_0\
    );
\plusOp_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4__3_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1__3_n_0\,
      S(2) => \plusOp_carry__3_i_2__3_n_0\,
      S(1) => \plusOp_carry__3_i_3__3_n_0\,
      S(0) => \plusOp_carry__3_i_4__3_n_0\
    );
\plusOp_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1__3_n_0\
    );
\plusOp_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2__3_n_0\
    );
\plusOp_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3__3_n_0\
    );
\plusOp_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4__3_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1__3_n_0\,
      S(2) => \plusOp_carry__4_i_2__3_n_0\,
      S(1) => \plusOp_carry__4_i_3__3_n_0\,
      S(0) => \plusOp_carry__4_i_4__3_n_0\
    );
\plusOp_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1__3_n_0\
    );
\plusOp_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2__3_n_0\
    );
\plusOp_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3__3_n_0\
    );
\plusOp_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4__3_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1__3_n_0\,
      S(2) => \plusOp_carry__5_i_2__3_n_0\,
      S(1) => \plusOp_carry__5_i_3__3_n_0\,
      S(0) => \plusOp_carry__5_i_4__3_n_0\
    );
\plusOp_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1__3_n_0\
    );
\plusOp_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2__3_n_0\
    );
\plusOp_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3__3_n_0\
    );
\plusOp_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4__3_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1__3_n_0\,
      S(1) => \plusOp_carry__6_i_2__3_n_0\,
      S(0) => \plusOp_carry__6_i_3__3_n_0\
    );
\plusOp_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1__3_n_0\
    );
\plusOp_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2__3_n_0\
    );
\plusOp_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3__3_n_0\
    );
\plusOp_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_1__3_n_0\
    );
\plusOp_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_2__3_n_0\
    );
\plusOp_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_3__3_n_0\
    );
\plusOp_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reset_temp__0\ : in STD_LOGIC;
    Clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \reset_temp__0\,
      Q => sync(1),
      R => '0'
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sleep_reset_mode_reg : out STD_LOGIC;
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
sleep_reset_mode_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync(2),
      I1 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      O => sleep_reset_mode_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Wakeup(0),
      Q => sync(1),
      R => SR(0)
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_20 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_reg\ : out STD_LOGIC;
    \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg\ : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_20 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_20 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg\,
      O => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => D(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.clear_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_21 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_21 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.clear_cmd_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.clear_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.start_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_22 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_22 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.start_cmd_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.start_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[1]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.stop_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_23 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_23 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.stop_cmd_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.stop_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[2]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.sample_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_24 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_24 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.sample_cmd_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.sample_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[3]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.Start_Ack_reg\ : out STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_25 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_25 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.Start_Ack_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => Q(0),
      I2 => sync(2),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.Start_Ack_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_26 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.Started_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Stop_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Stopped_reg\ : out STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_5_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sync_reset : in STD_LOGIC;
    full_i : in STD_LOGIC;
    stop_cmd : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_26 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_26 is
  signal p_2_out : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Serial_Dbg_Intf.Started_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => Dbg_Trig_In(0),
      I1 => p_2_out,
      I2 => p_5_out,
      I3 => D(1),
      I4 => Q(1),
      I5 => sync_reset,
      O => \Serial_Dbg_Intf.Started_reg\
    );
\Serial_Dbg_Intf.Stop_Ack_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.Stop_Ack_reg\
    );
\Serial_Dbg_Intf.Stopped_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E0EE"
    )
        port map (
      I0 => Dbg_Trig_In(1),
      I1 => p_2_out,
      I2 => Q(0),
      I3 => D(0),
      I4 => sync_reset,
      I5 => p_5_out,
      O => \Serial_Dbg_Intf.Stopped_reg\
    );
\Serial_Dbg_Intf.Stopped_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => full_i,
      I1 => stop_cmd,
      I2 => sync(2),
      I3 => Q(2),
      O => p_2_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.stopped_i_reg\ : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    \Serial_Dbg_Intf.started_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stop_cmd : in STD_LOGIC;
    full_i : in STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg_0\ : in STD_LOGIC;
    started_i : in STD_LOGIC;
    start_cmd : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_27 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_27 is
  signal \^p_5_out\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
  p_5_out <= \^p_5_out\;
\Serial_Dbg_Intf.Stopped_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => start_cmd,
      I1 => sync(2),
      I2 => Q(0),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(1),
      I4 => Q(2),
      O => \^p_5_out\
    );
\Serial_Dbg_Intf.started_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAAAA"
    )
        port map (
      I0 => \^p_5_out\,
      I1 => Q(1),
      I2 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      I3 => stop_cmd,
      I4 => full_i,
      I5 => started_i,
      O => \Serial_Dbg_Intf.started_i_reg\
    );
\Serial_Dbg_Intf.stopped_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555510"
    )
        port map (
      I0 => \^p_5_out\,
      I1 => Q(1),
      I2 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      I3 => stop_cmd,
      I4 => full_i,
      I5 => \Serial_Dbg_Intf.stopped_i_reg_0\,
      O => \Serial_Dbg_Intf.stopped_i_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_28 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_28 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_29 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_29 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.clear_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_35 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_35 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.clear_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.clear_cmd_reg\
    );
\Serial_Dbg_Intf.clear_cmd_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.clear_cmd_reg_rep\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_36 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_36 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.start_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_37 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_37 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.start_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.start_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[1]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.stop_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_38 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_38 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.stop_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.stop_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[2]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.sample_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_39 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_39 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.sample_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.sample_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[3]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.reset_cmd_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_40 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_40 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.reset_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.reset_cmd_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[4]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_incr_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.control_incr_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_41 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_41 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.control_incr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.control_incr_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_incr_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.data_write_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_42 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_42 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.data_write_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      O => \Serial_Dbg_Intf.data_write_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.data_write_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_43 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.Stopped_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Start_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Started_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.stat_pause_reg\ : out STD_LOGIC;
    start_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stat_pause : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_43 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_43 is
  signal p_1_out : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Serial_Dbg_Intf.Start_Ack_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.Start_Ack_reg\
    );
\Serial_Dbg_Intf.Started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EE0E"
    )
        port map (
      I0 => Dbg_Trig_In(0),
      I1 => p_1_out,
      I2 => D(1),
      I3 => Q(1),
      I4 => sync_reset,
      I5 => p_2_out,
      O => \Serial_Dbg_Intf.Started_reg\
    );
\Serial_Dbg_Intf.Stopped_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => Dbg_Trig_In(1),
      I1 => p_1_out,
      I2 => p_2_out,
      I3 => D(0),
      I4 => Q(0),
      I5 => sync_reset,
      O => \Serial_Dbg_Intf.Stopped_reg\
    );
\Serial_Dbg_Intf.Stopped_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => start_cmd,
      I1 => Q(2),
      I2 => sync(2),
      O => p_1_out
    );
\Serial_Dbg_Intf.stat_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4500"
    )
        port map (
      I0 => start_cmd,
      I1 => Q(2),
      I2 => sync(2),
      I3 => stat_pause,
      I4 => p_2_out,
      I5 => sync_reset,
      O => \Serial_Dbg_Intf.stat_pause_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    \Serial_Dbg_Intf.Stop_Ack_reg\ : out STD_LOGIC;
    stop_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_44 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_44 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.Stop_Ack_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => Q(0),
      I2 => sync(2),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.Stop_Ack_reg\
    );
\Serial_Dbg_Intf.Stopped_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => stop_cmd,
      I1 => Q(0),
      I2 => sync(2),
      O => p_2_out
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_45 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_45 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.normal_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_46 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_46 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.normal_stop_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_47 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_47 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_48 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_48 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_49 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_49 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_50 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_50 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.command_reg_reg[1]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Synchronize.use_sync_reset.sync_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_51 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_51 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.continue_from_brk_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => Q(2),
      I1 => sync(2),
      I2 => Q(1),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(1),
      O => p_10_out
    );
\Serial_Dbg_Intf.trig_in_1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => Dbg_Trig_In(0),
      I1 => sync(2),
      I2 => Q(2),
      I3 => \Synchronize.use_sync_reset.sync_reg[2]_0\(0),
      I4 => Q(0),
      I5 => sync_reset,
      O => \Serial_Dbg_Intf.trig_in_1_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_52 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_52 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_53 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_53 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Serial_Dbg_Intf.trig_ack_out_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => Q(0),
      I2 => sync(2),
      I3 => sync_reset,
      O => \Serial_Dbg_Intf.trig_ack_out_1_reg\
    );
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_54 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_54 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  D(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_55 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_55 : entity is "mb_sync_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_55 is
  signal sync : STD_LOGIC_VECTOR ( 1 to 2 );
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[1]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Synchronize.use_sync_reset.sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Synchronize.use_sync_reset.sync_reg[2]\ : label is "yes";
begin
  \out\(0) <= sync(2);
\Synchronize.use_sync_reset.sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      Q => sync(1),
      R => sync_reset
    );
\Synchronize.use_sync_reset.sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized3\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized3\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => dbg_hit(0),
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized35\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized35\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized35\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized37\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_brki_hit : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized37\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized37\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => dbg_brki_hit,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    running_clock : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized39\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized39\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => running_clock,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized43\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sleep : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized43\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized43\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => Sleep,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized45\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized45\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized45\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => Pause,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized47\ is
  port (
    dbg_continue_i_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_i_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized47\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized47\ is
  signal dbg_wakeup_synced : STD_LOGIC;
begin
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => LOCKSTEP_Master_Out(0),
      Q => dbg_wakeup_synced,
      R => sync_reset
    );
dbg_continue_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_stop_i_reg\,
      I1 => dbg_wakeup_synced,
      I2 => LOCKSTEP_Master_Out(1),
      I3 => \Serial_Dbg_Intf.continue_from_brk_reg\,
      O => dbg_continue_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized59\ is
  port (
    trig_ack_in_0_synced : out STD_LOGIC;
    trig_in_0_reg : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    mb_halted_1 : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    trig_ack_in_0_synced_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized59\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized59\ is
  signal \^trig_ack_in_0_synced\ : STD_LOGIC;
begin
  trig_ack_in_0_synced <= \^trig_ack_in_0_synced\;
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Ack_In(0),
      Q => \^trig_ack_in_0_synced\,
      R => sync_reset
    );
trig_in_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAB00AB"
    )
        port map (
      I0 => Dbg_Trig_In(0),
      I1 => mb_halted_1,
      I2 => wb_exception_i_reg,
      I3 => \^trig_ack_in_0_synced\,
      I4 => trig_ack_in_0_synced_1,
      I5 => sync_reset,
      O => trig_in_0_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized61\ is
  port (
    trig_out_0_synced : out STD_LOGIC;
    \Performace_Debug_Control.trig_ack_out_0_reg\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_i_reg\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    trig_out_0_synced_1 : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_i_reg_0\ : in STD_LOGIC;
    dbg_stop_1 : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    dbg_stop_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized61\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized61\ is
  signal p_41_out : STD_LOGIC;
  signal \^trig_out_0_synced\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Performace_Debug_Control.dbg_stop_i_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Performace_Debug_Control.trig_ack_out_0_i_1\ : label is "soft_lutpair62";
begin
  trig_out_0_synced <= \^trig_out_0_synced\;
\Performace_Debug_Control.dbg_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBAAAAA"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_stop_i_reg_0\,
      I1 => dbg_stop_1,
      I2 => Dbg_Stop,
      I3 => p_41_out,
      I4 => wb_exception_i_reg,
      I5 => dbg_stop_i,
      O => \Performace_Debug_Control.dbg_stop_i_reg\
    );
\Performace_Debug_Control.dbg_stop_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trig_out_0_synced\,
      I1 => trig_out_0_synced_1,
      O => p_41_out
    );
\Performace_Debug_Control.trig_ack_out_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B2"
    )
        port map (
      I0 => Dbg_Trig_Ack_Out(0),
      I1 => trig_out_0_synced_1,
      I2 => \^trig_out_0_synced\,
      I3 => sync_reset,
      O => \Performace_Debug_Control.trig_ack_out_0_reg\
    );
\Single_Synchronize.use_sync_reset.sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Dbg_Trig_Out(0),
      Q => \^trig_out_0_synced\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized74\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    started_i : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized74\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized74\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => started_i,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized76\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    cc_overflow_reg : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized76\ : entity is "mb_sync_bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized76\ is
begin
\Single_Synchronize.use_async_reset.sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => cc_overflow_reg,
      Q => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_540
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[10]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_541
     port map (
      DI => op2_is_1,
      \Data_Addr[10]\(0) => \Data_Addr[10]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_451 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_451 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_451;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_451 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_538
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[11]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539
     port map (
      DI => op2_is_1,
      \Data_Addr[11]\(0) => \Data_Addr[11]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_452 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_452 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_452;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_452 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_536
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[12]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_537
     port map (
      DI => op2_is_1,
      \Data_Addr[12]\(0) => \Data_Addr[12]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_453 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_453 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_453;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_453 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_534
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[13]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_535
     port map (
      DI => op2_is_1,
      \Data_Addr[13]\(0) => \Data_Addr[13]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_454 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_454 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_454;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_454 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_532
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[14]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533
     port map (
      DI => op2_is_1,
      \Data_Addr[14]\(0) => \Data_Addr[14]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_455 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_455 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_455;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_455 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_530
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[15]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_531
     port map (
      DI => op2_is_1,
      \Data_Addr[15]\(0) => \Data_Addr[15]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_456 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_456 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_456;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_456 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_528
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[16]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_529
     port map (
      DI => op2_is_1,
      \Data_Addr[16]\(0) => \Data_Addr[16]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_457 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_457 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_457;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_457 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_526
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[17]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527
     port map (
      DI => op2_is_1,
      \Data_Addr[17]\(0) => \Data_Addr[17]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_458 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_458 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_458;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_458 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_524
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[18]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_525
     port map (
      DI => op2_is_1,
      \Data_Addr[18]\(0) => \Data_Addr[18]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_459 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_459 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_459;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_459 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_522
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[19]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_523
     port map (
      DI => op2_is_1,
      \Data_Addr[19]\(0) => \Data_Addr[19]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_460 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_460 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_460;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_460 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_520
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[1]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521
     port map (
      DI => op2_is_1,
      \Data_Addr[1]\(0) => \Data_Addr[1]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_461 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[20]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_461 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_461;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_461 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_518
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[20]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_519
     port map (
      DI => op2_is_1,
      \Data_Addr[20]\(0) => \Data_Addr[20]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_462 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_462 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_462;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_462 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_516
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[21]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_517
     port map (
      DI => op2_is_1,
      \Data_Addr[21]\(0) => \Data_Addr[21]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_463 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_463 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_463;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_463 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_514
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[22]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515
     port map (
      DI => op2_is_1,
      \Data_Addr[22]\(0) => \Data_Addr[22]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_464 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_464 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_464;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_464 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_512
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[23]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_513
     port map (
      DI => op2_is_1,
      \Data_Addr[23]\(0) => \Data_Addr[23]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_465 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_465 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_465;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_465 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_510
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[24]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_511
     port map (
      DI => op2_is_1,
      \Data_Addr[24]\(0) => \Data_Addr[24]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_466 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[25]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_466 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_466;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_466 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_508
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[25]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_509
     port map (
      DI => op2_is_1,
      \Data_Addr[25]\(0) => \Data_Addr[25]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_467 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_467 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_467;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_467 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_506
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[26]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_507
     port map (
      DI => op2_is_1,
      \Data_Addr[26]\(0) => \Data_Addr[26]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_468 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[27]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_468 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_468;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_468 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_504
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[27]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_505
     port map (
      DI => op2_is_1,
      \Data_Addr[27]\(0) => \Data_Addr[27]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_469 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_469 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_469;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_469 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_502
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[28]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_503
     port map (
      DI => op2_is_1,
      \Data_Addr[28]\(0) => \Data_Addr[28]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_470 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[29]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_470 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_470;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_470 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_500
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[29]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_501
     port map (
      DI => op2_is_1,
      \Data_Addr[29]\(0) => \Data_Addr[29]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_471 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_471 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_471;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_471 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_498
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[2]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_499
     port map (
      DI => op2_is_1,
      \Data_Addr[2]\(0) => \Data_Addr[2]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_472 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_472 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_472;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_472 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_496
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[30]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_497
     port map (
      DI => op2_is_1,
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_473 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \MEM_DataBus_Addr_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_473 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_473;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_473 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_494
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[31]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_495
     port map (
      DI => op2_is_1,
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[31]\(0),
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_474 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_474 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_474;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_474 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_492
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[3]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493
     port map (
      DI => op2_is_1,
      \Data_Addr[3]\(0) => \Data_Addr[3]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_475 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_475 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_475;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_475 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_490
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[4]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491
     port map (
      DI => op2_is_1,
      \Data_Addr[4]\(0) => \Data_Addr[4]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_476 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_476 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_476;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_476 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_488
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[5]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489
     port map (
      DI => op2_is_1,
      \Data_Addr[5]\(0) => \Data_Addr[5]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_477 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_477 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_477;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_477 is
  signal alu_AddSub : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_486
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[6]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487
     port map (
      DI => op2_is_1,
      \Data_Addr[6]\(0) => \Data_Addr[6]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_478 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_478 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_478;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_478 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_484
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[7]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485
     port map (
      DI => op2_is_1,
      \Data_Addr[7]\(0) => \Data_Addr[7]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_479 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    LO : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_479 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_479;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_479 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_482
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[8]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483
     port map (
      DI => op2_is_1,
      \Data_Addr[8]\(0) => \Data_Addr[8]\(0),
      EX_CarryOut => EX_CarryOut,
      LO => LO,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_480 is
  port (
    EX_CarryOut : out STD_LOGIC;
    \Data_Addr[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    EX_CarryIn : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_480 : entity is "ALU_Bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_480;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_480 is
  signal alu_AddSub : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_3;
  lopt_1 <= op2_is_1;
  lopt_2 <= alu_AddSub;
\Not_Last_Bit.I_ALU_LUT_V5\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[9]\(0),
      Q(0) => Q(0),
      S => alu_AddSub
    );
\Not_Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481
     port map (
      DI => op2_is_1,
      \Data_Addr[9]\(0) => \Data_Addr[9]\(0),
      EX_CarryIn => EX_CarryIn,
      EX_CarryOut => EX_CarryOut,
      S => alu_AddSub,
      lopt => lopt,
      lopt_1 => \^lopt_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized31\ is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    LO : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized31\ : entity is "ALU_Bit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized31\ is
  signal alu_AddSub : STD_LOGIC;
  signal alu_AddSub_1 : STD_LOGIC;
  signal invert_result : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal op2_is_1 : STD_LOGIC;
begin
  \^lopt_2\ <= lopt_4;
  lopt_2 <= op2_is_1;
  lopt_3 <= alu_AddSub;
\Last_Bit.I_ALU_LUT_2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4
     port map (
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      EX_CMP_Op_reg => S,
      Q(0) => Q(0),
      S => alu_AddSub,
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.I_ALU_LUT_V5\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized34\
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(0),
      Q(0) => Q(0),
      alu_AddSub_1 => alu_AddSub_1
    );
\Last_Bit.MULT_AND_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND
     port map (
      DI => op2_is_1,
      \EX_ALU_Op_reg[0]\(0) => \EX_ALU_Op_reg[0]\(1),
      Q(0) => Q(0)
    );
\Last_Bit.MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542
     port map (
      CI => invert_result,
      DI => op2_is_1,
      \Data_Addr[0]\(0) => \Data_Addr[0]\(0),
      S => alu_AddSub,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      lopt => lopt_1,
      lopt_1 => \^lopt_2\
    );
\Last_Bit.Pre_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_543
     port map (
      CI => invert_result,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      LO => LO,
      ex_unsigned_op => ex_unsigned_op,
      lopt => lopt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic is
  port (
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 31 );
    \saved_load_get_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_valid_reg : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic is
  signal \^mem_ex_result\ : STD_LOGIC_VECTOR ( 0 to 31 );
begin
  mem_ex_result(0 to 31) <= \^mem_ex_result\(0 to 31);
\Gen_Bits[0].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_418
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(0),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(0)
    );
\Gen_Bits[10].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_419
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(10),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(10)
    );
\Gen_Bits[11].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_420
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(11),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(11)
    );
\Gen_Bits[12].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_421
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(12),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(12)
    );
\Gen_Bits[13].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_422
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(13),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(13)
    );
\Gen_Bits[14].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_423
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(14),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(14)
    );
\Gen_Bits[15].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_424
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(15),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(15)
    );
\Gen_Bits[16].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_425
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(16),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(16)
    );
\Gen_Bits[17].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_426
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(17),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(17)
    );
\Gen_Bits[18].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_427
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(18),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(18)
    );
\Gen_Bits[19].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_428
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(19),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(19)
    );
\Gen_Bits[1].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_429
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(1),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(1)
    );
\Gen_Bits[20].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_430
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(20),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(20)
    );
\Gen_Bits[21].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_431
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(21),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(21)
    );
\Gen_Bits[22].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_432
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(22),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(22)
    );
\Gen_Bits[23].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_433
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(23),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(23)
    );
\Gen_Bits[24].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_434
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(24),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(24)
    );
\Gen_Bits[25].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_435
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(25),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(25)
    );
\Gen_Bits[26].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_436
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(26),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(26)
    );
\Gen_Bits[27].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_437
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(27),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(27)
    );
\Gen_Bits[28].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_438
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(28),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(28)
    );
\Gen_Bits[29].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_439
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(29),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(29)
    );
\Gen_Bits[2].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_440
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(2),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(2)
    );
\Gen_Bits[30].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_441
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(30),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(30)
    );
\Gen_Bits[31].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_442
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(31),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(31)
    );
\Gen_Bits[3].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_443
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(3),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(3)
    );
\Gen_Bits[4].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_444
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(4),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(4)
    );
\Gen_Bits[5].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_445
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(5),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(5)
    );
\Gen_Bits[6].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_446
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(6),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(6)
    );
\Gen_Bits[7].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_447
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(7),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(7)
    );
\Gen_Bits[8].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_448
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(8),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(8)
    );
\Gen_Bits[9].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_449
     port map (
      Clk => Clk,
      EX_Fwd(0) => EX_Fwd(9),
      R => R,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0) => \^mem_ex_result\(9)
    );
\WB_MEM_Result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \Using_FPGA.Native\(3),
      Q => \saved_load_get_reg[0]\(31),
      R => SR(0)
    );
\WB_MEM_Result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(10),
      Q => \saved_load_get_reg[0]\(21),
      R => SR(0)
    );
\WB_MEM_Result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(11),
      Q => \saved_load_get_reg[0]\(20),
      R => SR(0)
    );
\WB_MEM_Result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(12),
      Q => \saved_load_get_reg[0]\(19),
      R => SR(0)
    );
\WB_MEM_Result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(13),
      Q => \saved_load_get_reg[0]\(18),
      R => SR(0)
    );
\WB_MEM_Result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(14),
      Q => \saved_load_get_reg[0]\(17),
      R => SR(0)
    );
\WB_MEM_Result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(15),
      Q => \saved_load_get_reg[0]\(16),
      R => SR(0)
    );
\WB_MEM_Result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(16),
      Q => \saved_load_get_reg[0]\(15),
      R => SR(0)
    );
\WB_MEM_Result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(17),
      Q => \saved_load_get_reg[0]\(14),
      R => SR(0)
    );
\WB_MEM_Result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(18),
      Q => \saved_load_get_reg[0]\(13),
      R => SR(0)
    );
\WB_MEM_Result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(19),
      Q => \saved_load_get_reg[0]\(12),
      R => SR(0)
    );
\WB_MEM_Result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(1),
      Q => \saved_load_get_reg[0]\(30),
      R => SR(0)
    );
\WB_MEM_Result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(20),
      Q => \saved_load_get_reg[0]\(11),
      R => SR(0)
    );
\WB_MEM_Result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(21),
      Q => \saved_load_get_reg[0]\(10),
      R => SR(0)
    );
\WB_MEM_Result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(22),
      Q => \saved_load_get_reg[0]\(9),
      R => SR(0)
    );
\WB_MEM_Result_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(23),
      Q => \saved_load_get_reg[0]\(8),
      R => SR(0)
    );
\WB_MEM_Result_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(24),
      Q => \saved_load_get_reg[0]\(7),
      R => SR(0)
    );
\WB_MEM_Result_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(25),
      Q => \saved_load_get_reg[0]\(6),
      R => SR(0)
    );
\WB_MEM_Result_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(26),
      Q => \saved_load_get_reg[0]\(5),
      R => SR(0)
    );
\WB_MEM_Result_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(27),
      Q => \saved_load_get_reg[0]\(4),
      R => SR(0)
    );
\WB_MEM_Result_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \Using_FPGA.Native\(2),
      Q => \saved_load_get_reg[0]\(3),
      R => SR(0)
    );
\WB_MEM_Result_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \Using_FPGA.Native\(1),
      Q => \saved_load_get_reg[0]\(2),
      R => SR(0)
    );
\WB_MEM_Result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(2),
      Q => \saved_load_get_reg[0]\(29),
      R => SR(0)
    );
\WB_MEM_Result_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \Using_FPGA.Native\(0),
      Q => \saved_load_get_reg[0]\(1),
      R => SR(0)
    );
\WB_MEM_Result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(31),
      Q => \saved_load_get_reg[0]\(0),
      R => SR(0)
    );
\WB_MEM_Result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(3),
      Q => \saved_load_get_reg[0]\(28),
      R => SR(0)
    );
\WB_MEM_Result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(4),
      Q => \saved_load_get_reg[0]\(27),
      R => SR(0)
    );
\WB_MEM_Result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(5),
      Q => \saved_load_get_reg[0]\(26),
      R => SR(0)
    );
\WB_MEM_Result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(6),
      Q => \saved_load_get_reg[0]\(25),
      R => SR(0)
    );
\WB_MEM_Result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(7),
      Q => \saved_load_get_reg[0]\(24),
      R => SR(0)
    );
\WB_MEM_Result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(8),
      Q => \saved_load_get_reg[0]\(23),
      R => SR(0)
    );
\WB_MEM_Result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => mem_valid_reg,
      D => \^mem_ex_result\(9),
      Q => \saved_load_get_reg[0]\(22),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti is
  port (
    \Zero_Detecting[0].nibble_Zero_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \Data_Addr[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MEM_DataBus_Addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_byte_selects_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \EX_Op2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MEM_DataBus_Write_Data_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    \Using_FPGA.Native_47\ : in STD_LOGIC;
    \Using_FPGA.Native_48\ : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC;
    \Using_FPGA.Native_50\ : in STD_LOGIC;
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    \Using_FPGA.Native_55\ : in STD_LOGIC;
    ex_doublet_access : in STD_LOGIC;
    ex_byte_access : in STD_LOGIC;
    ex_reverse_mem_access : in STD_LOGIC;
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_imm_data : in STD_LOGIC_VECTOR ( 0 to 15 );
    Clk : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_56\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_57\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti is
  signal \Gen_Bit[31].MUXF7_I1_n_0\ : STD_LOGIC;
  signal \^mem_databus_addr_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal O : STD_LOGIC;
  signal O0_out : STD_LOGIC;
  signal O10_out : STD_LOGIC;
  signal O11_out : STD_LOGIC;
  signal O12_out : STD_LOGIC;
  signal O13_out : STD_LOGIC;
  signal O14_out : STD_LOGIC;
  signal O15_out : STD_LOGIC;
  signal O16_out : STD_LOGIC;
  signal O17_out : STD_LOGIC;
  signal O18_out : STD_LOGIC;
  signal O19_out : STD_LOGIC;
  signal O1_out : STD_LOGIC;
  signal O20_out : STD_LOGIC;
  signal O21_out : STD_LOGIC;
  signal O22_out : STD_LOGIC;
  signal O23_out : STD_LOGIC;
  signal O24_out : STD_LOGIC;
  signal O25_out : STD_LOGIC;
  signal O26_out : STD_LOGIC;
  signal O27_out : STD_LOGIC;
  signal O28_out : STD_LOGIC;
  signal O29_out : STD_LOGIC;
  signal O2_out : STD_LOGIC;
  signal O3_out : STD_LOGIC;
  signal O4_out : STD_LOGIC;
  signal O5_out : STD_LOGIC;
  signal O6_out : STD_LOGIC;
  signal O7_out : STD_LOGIC;
  signal O8_out : STD_LOGIC;
  signal O9_out : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_branch_cmp_op1 : STD_LOGIC_VECTOR ( 30 to 31 );
begin
  \MEM_DataBus_Addr_reg[0]\(31 downto 0) <= \^mem_databus_addr_reg[0]\(31 downto 0);
  \Using_FPGA.Native\(31 downto 0) <= \^using_fpga.native\(31 downto 0);
\Data_Addr[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00E0EE00EE00EE0"
    )
        port map (
      I0 => ex_doublet_access,
      I1 => ex_byte_access,
      I2 => \^using_fpga.native\(1),
      I3 => \^mem_databus_addr_reg[0]\(1),
      I4 => \^mem_databus_addr_reg[0]\(0),
      I5 => \^using_fpga.native\(0),
      O => \Data_Addr[30]\(0)
    );
\EX_Branch_CMP_Op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(31),
      Q => Q(29),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(21),
      Q => Q(19),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(20),
      Q => Q(18),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(19),
      Q => Q(17),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(18),
      Q => Q(16),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(17),
      Q => Q(15),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(16),
      Q => Q(14),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(15),
      Q => Q(13),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(14),
      Q => Q(12),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(13),
      Q => Q(11),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(12),
      Q => Q(10),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(30),
      Q => Q(28),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(11),
      Q => Q(9),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(10),
      Q => Q(8),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(9),
      Q => Q(7),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(8),
      Q => Q(6),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(7),
      Q => Q(5),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(6),
      Q => Q(4),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(5),
      Q => Q(3),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(4),
      Q => Q(2),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(3),
      Q => Q(1),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(2),
      Q => Q(0),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(29),
      Q => Q(27),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(1),
      Q => ex_branch_cmp_op1(30),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(0),
      Q => ex_branch_cmp_op1(31),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(28),
      Q => Q(26),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(27),
      Q => Q(25),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(26),
      Q => Q(24),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(25),
      Q => Q(23),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(24),
      Q => Q(22),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(23),
      Q => Q(21),
      R => sync_reset
    );
\EX_Branch_CMP_Op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => D(22),
      Q => Q(20),
      R => sync_reset
    );
\EX_Op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O,
      Q => \^using_fpga.native\(31),
      R => sync_reset
    );
\EX_Op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O20_out,
      Q => \^using_fpga.native\(21),
      R => sync_reset
    );
\EX_Op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O19_out,
      Q => \^using_fpga.native\(20),
      R => sync_reset
    );
\EX_Op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O18_out,
      Q => \^using_fpga.native\(19),
      R => sync_reset
    );
\EX_Op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O17_out,
      Q => \^using_fpga.native\(18),
      R => sync_reset
    );
\EX_Op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O16_out,
      Q => \^using_fpga.native\(17),
      R => sync_reset
    );
\EX_Op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O15_out,
      Q => \^using_fpga.native\(16),
      R => sync_reset
    );
\EX_Op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O14_out,
      Q => \^using_fpga.native\(15),
      R => sync_reset
    );
\EX_Op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O13_out,
      Q => \^using_fpga.native\(14),
      R => sync_reset
    );
\EX_Op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O12_out,
      Q => \^using_fpga.native\(13),
      R => sync_reset
    );
\EX_Op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O11_out,
      Q => \^using_fpga.native\(12),
      R => sync_reset
    );
\EX_Op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O29_out,
      Q => \^using_fpga.native\(30),
      R => sync_reset
    );
\EX_Op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O10_out,
      Q => \^using_fpga.native\(11),
      R => sync_reset
    );
\EX_Op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O9_out,
      Q => \^using_fpga.native\(10),
      R => sync_reset
    );
\EX_Op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O8_out,
      Q => \^using_fpga.native\(9),
      R => sync_reset
    );
\EX_Op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O7_out,
      Q => \^using_fpga.native\(8),
      R => sync_reset
    );
\EX_Op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O6_out,
      Q => \^using_fpga.native\(7),
      R => sync_reset
    );
\EX_Op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O5_out,
      Q => \^using_fpga.native\(6),
      R => sync_reset
    );
\EX_Op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O4_out,
      Q => \^using_fpga.native\(5),
      R => sync_reset
    );
\EX_Op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O3_out,
      Q => \^using_fpga.native\(4),
      R => sync_reset
    );
\EX_Op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O2_out,
      Q => \^using_fpga.native\(3),
      R => sync_reset
    );
\EX_Op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O1_out,
      Q => \^using_fpga.native\(2),
      R => sync_reset
    );
\EX_Op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O28_out,
      Q => \^using_fpga.native\(29),
      R => sync_reset
    );
\EX_Op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O0_out,
      Q => \^using_fpga.native\(1),
      R => sync_reset
    );
\EX_Op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Gen_Bit[31].MUXF7_I1_n_0\,
      Q => \^using_fpga.native\(0),
      R => sync_reset
    );
\EX_Op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O27_out,
      Q => \^using_fpga.native\(28),
      R => sync_reset
    );
\EX_Op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O26_out,
      Q => \^using_fpga.native\(27),
      R => sync_reset
    );
\EX_Op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O25_out,
      Q => \^using_fpga.native\(26),
      R => sync_reset
    );
\EX_Op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O24_out,
      Q => \^using_fpga.native\(25),
      R => sync_reset
    );
\EX_Op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O23_out,
      Q => \^using_fpga.native\(24),
      R => sync_reset
    );
\EX_Op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O22_out,
      Q => \^using_fpga.native\(23),
      R => sync_reset
    );
\EX_Op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => O21_out,
      Q => \^using_fpga.native\(22),
      R => sync_reset
    );
\EX_Op2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(31),
      Q => \^mem_databus_addr_reg[0]\(31),
      R => sync_reset
    );
\EX_Op2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(21),
      Q => \^mem_databus_addr_reg[0]\(21),
      R => sync_reset
    );
\EX_Op2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(20),
      Q => \^mem_databus_addr_reg[0]\(20),
      R => sync_reset
    );
\EX_Op2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(19),
      Q => \^mem_databus_addr_reg[0]\(19),
      R => sync_reset
    );
\EX_Op2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(18),
      Q => \^mem_databus_addr_reg[0]\(18),
      R => sync_reset
    );
\EX_Op2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(17),
      Q => \^mem_databus_addr_reg[0]\(17),
      R => sync_reset
    );
\EX_Op2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(16),
      Q => \^mem_databus_addr_reg[0]\(16),
      R => sync_reset
    );
\EX_Op2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(15),
      Q => \^mem_databus_addr_reg[0]\(15),
      R => sync_reset
    );
\EX_Op2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(14),
      Q => \^mem_databus_addr_reg[0]\(14),
      R => sync_reset
    );
\EX_Op2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(13),
      Q => \^mem_databus_addr_reg[0]\(13),
      R => sync_reset
    );
\EX_Op2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(12),
      Q => \^mem_databus_addr_reg[0]\(12),
      R => sync_reset
    );
\EX_Op2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(30),
      Q => \^mem_databus_addr_reg[0]\(30),
      R => sync_reset
    );
\EX_Op2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(11),
      Q => \^mem_databus_addr_reg[0]\(11),
      R => sync_reset
    );
\EX_Op2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(10),
      Q => \^mem_databus_addr_reg[0]\(10),
      R => sync_reset
    );
\EX_Op2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(9),
      Q => \^mem_databus_addr_reg[0]\(9),
      R => sync_reset
    );
\EX_Op2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(8),
      Q => \^mem_databus_addr_reg[0]\(8),
      R => sync_reset
    );
\EX_Op2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(7),
      Q => \^mem_databus_addr_reg[0]\(7),
      R => sync_reset
    );
\EX_Op2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(6),
      Q => \^mem_databus_addr_reg[0]\(6),
      R => sync_reset
    );
\EX_Op2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(5),
      Q => \^mem_databus_addr_reg[0]\(5),
      R => sync_reset
    );
\EX_Op2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(4),
      Q => \^mem_databus_addr_reg[0]\(4),
      R => sync_reset
    );
\EX_Op2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(3),
      Q => \^mem_databus_addr_reg[0]\(3),
      R => sync_reset
    );
\EX_Op2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(2),
      Q => \^mem_databus_addr_reg[0]\(2),
      R => sync_reset
    );
\EX_Op2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(29),
      Q => \^mem_databus_addr_reg[0]\(29),
      R => sync_reset
    );
\EX_Op2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(1),
      Q => \^mem_databus_addr_reg[0]\(1),
      R => sync_reset
    );
\EX_Op2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(0),
      Q => \^mem_databus_addr_reg[0]\(0),
      R => sync_reset
    );
\EX_Op2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(28),
      Q => \^mem_databus_addr_reg[0]\(28),
      R => sync_reset
    );
\EX_Op2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(27),
      Q => \^mem_databus_addr_reg[0]\(27),
      R => sync_reset
    );
\EX_Op2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(26),
      Q => \^mem_databus_addr_reg[0]\(26),
      R => sync_reset
    );
\EX_Op2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(25),
      Q => \^mem_databus_addr_reg[0]\(25),
      R => sync_reset
    );
\EX_Op2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(24),
      Q => \^mem_databus_addr_reg[0]\(24),
      R => sync_reset
    );
\EX_Op2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(23),
      Q => \^mem_databus_addr_reg[0]\(23),
      R => sync_reset
    );
\EX_Op2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_56\(22),
      Q => \^mem_databus_addr_reg[0]\(22),
      R => sync_reset
    );
\EX_Op3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(31),
      Q => \MEM_DataBus_Write_Data_reg[0]\(31),
      R => sync_reset
    );
\EX_Op3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(21),
      Q => \MEM_DataBus_Write_Data_reg[0]\(21),
      R => sync_reset
    );
\EX_Op3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(20),
      Q => \MEM_DataBus_Write_Data_reg[0]\(20),
      R => sync_reset
    );
\EX_Op3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(19),
      Q => \MEM_DataBus_Write_Data_reg[0]\(19),
      R => sync_reset
    );
\EX_Op3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(18),
      Q => \MEM_DataBus_Write_Data_reg[0]\(18),
      R => sync_reset
    );
\EX_Op3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(17),
      Q => \MEM_DataBus_Write_Data_reg[0]\(17),
      R => sync_reset
    );
\EX_Op3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(16),
      Q => \MEM_DataBus_Write_Data_reg[0]\(16),
      R => sync_reset
    );
\EX_Op3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(15),
      Q => \MEM_DataBus_Write_Data_reg[0]\(15),
      R => sync_reset
    );
\EX_Op3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(14),
      Q => \MEM_DataBus_Write_Data_reg[0]\(14),
      R => sync_reset
    );
\EX_Op3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(13),
      Q => \MEM_DataBus_Write_Data_reg[0]\(13),
      R => sync_reset
    );
\EX_Op3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(12),
      Q => \MEM_DataBus_Write_Data_reg[0]\(12),
      R => sync_reset
    );
\EX_Op3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(30),
      Q => \MEM_DataBus_Write_Data_reg[0]\(30),
      R => sync_reset
    );
\EX_Op3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(11),
      Q => \MEM_DataBus_Write_Data_reg[0]\(11),
      R => sync_reset
    );
\EX_Op3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(10),
      Q => \MEM_DataBus_Write_Data_reg[0]\(10),
      R => sync_reset
    );
\EX_Op3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(9),
      Q => \MEM_DataBus_Write_Data_reg[0]\(9),
      R => sync_reset
    );
\EX_Op3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(8),
      Q => \MEM_DataBus_Write_Data_reg[0]\(8),
      R => sync_reset
    );
\EX_Op3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(7),
      Q => \MEM_DataBus_Write_Data_reg[0]\(7),
      R => sync_reset
    );
\EX_Op3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(6),
      Q => \MEM_DataBus_Write_Data_reg[0]\(6),
      R => sync_reset
    );
\EX_Op3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(5),
      Q => \MEM_DataBus_Write_Data_reg[0]\(5),
      R => sync_reset
    );
\EX_Op3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(4),
      Q => \MEM_DataBus_Write_Data_reg[0]\(4),
      R => sync_reset
    );
\EX_Op3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(3),
      Q => \MEM_DataBus_Write_Data_reg[0]\(3),
      R => sync_reset
    );
\EX_Op3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(2),
      Q => \MEM_DataBus_Write_Data_reg[0]\(2),
      R => sync_reset
    );
\EX_Op3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(29),
      Q => \MEM_DataBus_Write_Data_reg[0]\(29),
      R => sync_reset
    );
\EX_Op3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(1),
      Q => \MEM_DataBus_Write_Data_reg[0]\(1),
      R => sync_reset
    );
\EX_Op3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(0),
      Q => \MEM_DataBus_Write_Data_reg[0]\(0),
      R => sync_reset
    );
\EX_Op3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(28),
      Q => \MEM_DataBus_Write_Data_reg[0]\(28),
      R => sync_reset
    );
\EX_Op3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(27),
      Q => \MEM_DataBus_Write_Data_reg[0]\(27),
      R => sync_reset
    );
\EX_Op3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(26),
      Q => \MEM_DataBus_Write_Data_reg[0]\(26),
      R => sync_reset
    );
\EX_Op3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(25),
      Q => \MEM_DataBus_Write_Data_reg[0]\(25),
      R => sync_reset
    );
\EX_Op3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(24),
      Q => \MEM_DataBus_Write_Data_reg[0]\(24),
      R => sync_reset
    );
\EX_Op3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(23),
      Q => \MEM_DataBus_Write_Data_reg[0]\(23),
      R => sync_reset
    );
\EX_Op3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \Using_FPGA.Native_57\(22),
      Q => \MEM_DataBus_Write_Data_reg[0]\(22),
      R => sync_reset
    );
\Gen_Bit[0].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386
     port map (
      D(0) => O,
      I1 => I1,
      \Using_FPGA.Native_0\(0) => D(31),
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[10].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_387
     port map (
      D(0) => O20_out,
      \EX_Op1_reg[18]\(1) => \^using_fpga.native\(13),
      \EX_Op1_reg[18]\(0) => \^using_fpga.native\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_1\(0) => D(21),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_34\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[11].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388
     port map (
      D(0) => O19_out,
      \EX_Op1_reg[19]\(1) => \^using_fpga.native\(12),
      \EX_Op1_reg[19]\(0) => \^using_fpga.native\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_1\(0) => D(20),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_35\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[12].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_389
     port map (
      D(0) => O18_out,
      \EX_Op1_reg[20]\(1) => \^using_fpga.native\(11),
      \EX_Op1_reg[20]\(0) => \^using_fpga.native\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_1\(0) => D(19),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_36\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[13].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390
     port map (
      D(0) => O17_out,
      \EX_Op1_reg[21]\(1) => \^using_fpga.native\(10),
      \EX_Op1_reg[21]\(0) => \^using_fpga.native\(2),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_1\(0) => D(18),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_37\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[14].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_391
     port map (
      D(0) => O16_out,
      Q(1) => \^using_fpga.native\(9),
      Q(0) => \^using_fpga.native\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_11\,
      \Using_FPGA.Native_1\(0) => D(17),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_38\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[15].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392
     port map (
      D(0) => O15_out,
      Q(1) => \^using_fpga.native\(8),
      Q(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_1\(0) => D(16),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_39\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[16].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_393
     port map (
      D(0) => O14_out,
      \EX_Op1_reg[0]\(1) => \^using_fpga.native\(31),
      \EX_Op1_reg[0]\(0) => \^using_fpga.native\(23),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_1\(0) => D(15),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_40\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[17].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394
     port map (
      D(0) => O13_out,
      \EX_Op1_reg[1]\(1) => \^using_fpga.native\(30),
      \EX_Op1_reg[1]\(0) => \^using_fpga.native\(22),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_1\(0) => D(14),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_41\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[18].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_395
     port map (
      D(0) => O12_out,
      \EX_Op1_reg[2]\(1) => \^using_fpga.native\(29),
      \EX_Op1_reg[2]\(0) => \^using_fpga.native\(21),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_1\(0) => D(13),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_42\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[19].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396
     port map (
      D(0) => O11_out,
      \EX_Op1_reg[3]\(1) => \^using_fpga.native\(28),
      \EX_Op1_reg[3]\(0) => \^using_fpga.native\(20),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_1\(0) => D(12),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_43\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[1].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_397
     port map (
      D(0) => O29_out,
      \EX_Op1_reg[17]\(1) => \^using_fpga.native\(14),
      \EX_Op1_reg[17]\(0) => \^using_fpga.native\(6),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_1\(0) => D(30),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_25\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[20].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398
     port map (
      D(0) => O10_out,
      \EX_Op1_reg[4]\(1) => \^using_fpga.native\(27),
      \EX_Op1_reg[4]\(0) => \^using_fpga.native\(19),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_1\(0) => D(11),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_44\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[21].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_399
     port map (
      D(0) => O9_out,
      \EX_Op1_reg[5]\(1) => \^using_fpga.native\(26),
      \EX_Op1_reg[5]\(0) => \^using_fpga.native\(18),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_1\(0) => D(10),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_45\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[22].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400
     port map (
      D(0) => O8_out,
      \EX_Op1_reg[6]\(1) => \^using_fpga.native\(25),
      \EX_Op1_reg[6]\(0) => \^using_fpga.native\(17),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\(0) => D(9),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_46\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[23].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_401
     port map (
      D(0) => O7_out,
      \EX_Op1_reg[7]\(1) => \^using_fpga.native\(24),
      \EX_Op1_reg[7]\(0) => \^using_fpga.native\(16),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\(0) => D(8),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_47\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[24].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_402
     port map (
      D(0) => O6_out,
      \Using_FPGA.Native_0\(0) => D(7),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_48\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[25].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403
     port map (
      D(0) => O5_out,
      \Using_FPGA.Native_0\(0) => D(6),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_49\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[26].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_404
     port map (
      D(0) => O4_out,
      \Using_FPGA.Native_0\(0) => D(5),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_50\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[27].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405
     port map (
      D(0) => O3_out,
      \EX_Op1_reg[3]\(1) => \^using_fpga.native\(28),
      \EX_Op1_reg[3]\(0) => \^using_fpga.native\(20),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\(0) => D(4),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_51\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[28].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_406
     port map (
      D(0) => O2_out,
      \EX_Op1_reg[4]\(1) => \^using_fpga.native\(27),
      \EX_Op1_reg[4]\(0) => \^using_fpga.native\(19),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_1\(0) => D(3),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_52\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[29].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407
     port map (
      D(0) => O1_out,
      \Using_FPGA.Native_0\(0) => D(2),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_53\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[2].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_408
     port map (
      D(0) => O28_out,
      \EX_Op1_reg[18]\(1) => \^using_fpga.native\(13),
      \EX_Op1_reg[18]\(0) => \^using_fpga.native\(5),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_1\(0) => D(29),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_26\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[30].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409
     port map (
      D(0) => O0_out,
      \Using_FPGA.Native_0\(0) => D(1),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_54\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[31].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_410
     port map (
      D(0) => \Gen_Bit[31].MUXF7_I1_n_0\,
      \Using_FPGA.Native_0\(0) => D(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_55\,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[3].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411
     port map (
      D(0) => O27_out,
      \EX_Op1_reg[19]\(1) => \^using_fpga.native\(12),
      \EX_Op1_reg[19]\(0) => \^using_fpga.native\(4),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_1\(0) => D(28),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_27\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[4].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_412
     port map (
      D(0) => O26_out,
      \EX_Op1_reg[20]\(1) => \^using_fpga.native\(11),
      \EX_Op1_reg[20]\(0) => \^using_fpga.native\(3),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_1\(0) => D(27),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_28\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[5].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413
     port map (
      D(0) => O25_out,
      \EX_Op1_reg[21]\(1) => \^using_fpga.native\(10),
      \EX_Op1_reg[21]\(0) => \^using_fpga.native\(2),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_1\(0) => D(26),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_29\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[6].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_414
     port map (
      D(0) => O24_out,
      \EX_Op1_reg[22]\(1) => \^using_fpga.native\(9),
      \EX_Op1_reg[22]\(0) => \^using_fpga.native\(1),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_1\(0) => D(25),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_30\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[7].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415
     port map (
      D(0) => O23_out,
      \EX_Op1_reg[23]\(1) => \^using_fpga.native\(8),
      \EX_Op1_reg[23]\(0) => \^using_fpga.native\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_1\(0) => D(24),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_31\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[8].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_416
     port map (
      D(0) => O22_out,
      \EX_Op1_reg[16]\(1) => \^using_fpga.native\(15),
      \EX_Op1_reg[16]\(0) => \^using_fpga.native\(7),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_1\(0) => D(23),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_32\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Gen_Bit[9].MUXF7_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417
     port map (
      D(0) => O21_out,
      \EX_Op1_reg[17]\(1) => \^using_fpga.native\(14),
      \EX_Op1_reg[17]\(0) => \^using_fpga.native\(6),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_1\(0) => D(22),
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_33\,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      of_op1_sel_spr => of_op1_sel_spr
    );
\Using_FPGA.Native_i_1__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ex_branch_cmp_op1(30),
      I1 => ex_branch_cmp_op1(31),
      O => \Zero_Detecting[0].nibble_Zero_reg\
    );
\imm_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(0),
      Q => \EX_Op2_reg[0]_0\(15),
      R => sync_reset
    );
\imm_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(10),
      Q => \EX_Op2_reg[0]_0\(5),
      R => sync_reset
    );
\imm_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(11),
      Q => \EX_Op2_reg[0]_0\(4),
      R => sync_reset
    );
\imm_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(12),
      Q => \EX_Op2_reg[0]_0\(3),
      R => sync_reset
    );
\imm_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(13),
      Q => \EX_Op2_reg[0]_0\(2),
      R => sync_reset
    );
\imm_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(14),
      Q => \EX_Op2_reg[0]_0\(1),
      R => sync_reset
    );
\imm_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(15),
      Q => \EX_Op2_reg[0]_0\(0),
      R => sync_reset
    );
\imm_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(1),
      Q => \EX_Op2_reg[0]_0\(14),
      R => sync_reset
    );
\imm_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(2),
      Q => \EX_Op2_reg[0]_0\(13),
      R => sync_reset
    );
\imm_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(3),
      Q => \EX_Op2_reg[0]_0\(12),
      R => sync_reset
    );
\imm_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(4),
      Q => \EX_Op2_reg[0]_0\(11),
      R => sync_reset
    );
\imm_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(5),
      Q => \EX_Op2_reg[0]_0\(10),
      R => sync_reset
    );
\imm_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(6),
      Q => \EX_Op2_reg[0]_0\(9),
      R => sync_reset
    );
\imm_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(7),
      Q => \EX_Op2_reg[0]_0\(8),
      R => sync_reset
    );
\imm_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(8),
      Q => \EX_Op2_reg[0]_0\(7),
      R => sync_reset
    );
\imm_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => of_imm_data(9),
      Q => \EX_Op2_reg[0]_0\(6),
      R => sync_reset
    );
\mem_byte_selects[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ex_reverse_mem_access,
      I1 => \^using_fpga.native\(0),
      I2 => \^mem_databus_addr_reg[0]\(0),
      O => \mem_byte_selects_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti is
  port (
    of_pc : out STD_LOGIC_VECTOR ( 0 to 31 );
    O56_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC;
    \if_pc_reg[28]_0\ : out STD_LOGIC;
    \if_pc_reg[27]_0\ : out STD_LOGIC;
    \if_pc_reg[26]_0\ : out STD_LOGIC;
    \if_pc_reg[25]_0\ : out STD_LOGIC;
    \if_pc_reg[24]_0\ : out STD_LOGIC;
    \if_pc_reg[23]_0\ : out STD_LOGIC;
    \if_pc_reg[22]_0\ : out STD_LOGIC;
    \if_pc_reg[21]_0\ : out STD_LOGIC;
    \if_pc_reg[20]_0\ : out STD_LOGIC;
    \if_pc_reg[19]_0\ : out STD_LOGIC;
    \if_pc_reg[18]_0\ : out STD_LOGIC;
    \if_pc_reg[17]_0\ : out STD_LOGIC;
    \if_pc_reg[16]_0\ : out STD_LOGIC;
    \if_pc_reg[15]_0\ : out STD_LOGIC;
    \if_pc_reg[14]_0\ : out STD_LOGIC;
    \if_pc_reg[13]_0\ : out STD_LOGIC;
    \if_pc_reg[12]_0\ : out STD_LOGIC;
    \if_pc_reg[11]_0\ : out STD_LOGIC;
    \if_pc_reg[10]_0\ : out STD_LOGIC;
    \if_pc_reg[9]_0\ : out STD_LOGIC;
    \if_pc_reg[8]_0\ : out STD_LOGIC;
    \if_pc_reg[7]_0\ : out STD_LOGIC;
    \if_pc_reg[6]_0\ : out STD_LOGIC;
    \if_pc_reg[5]_0\ : out STD_LOGIC;
    \if_pc_reg[4]_0\ : out STD_LOGIC;
    \if_pc_reg[3]_0\ : out STD_LOGIC;
    \if_pc_reg[2]_0\ : out STD_LOGIC;
    \if_pc_reg[1]_0\ : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_pause_reg : in STD_LOGIC;
    I0125_out : in STD_LOGIC;
    I1123_out : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I0121_out : in STD_LOGIC;
    I1119_out : in STD_LOGIC;
    I0117_out : in STD_LOGIC;
    I1115_out : in STD_LOGIC;
    I0113_out : in STD_LOGIC;
    I1111_out : in STD_LOGIC;
    I0109_out : in STD_LOGIC;
    I1107_out : in STD_LOGIC;
    I0105_out : in STD_LOGIC;
    I1103_out : in STD_LOGIC;
    I0101_out : in STD_LOGIC;
    I199_out : in STD_LOGIC;
    I097_out : in STD_LOGIC;
    I195_out : in STD_LOGIC;
    I093_out : in STD_LOGIC;
    I191_out : in STD_LOGIC;
    I089_out : in STD_LOGIC;
    I187_out : in STD_LOGIC;
    I085_out : in STD_LOGIC;
    I183_out : in STD_LOGIC;
    I081_out : in STD_LOGIC;
    I179_out : in STD_LOGIC;
    I077_out : in STD_LOGIC;
    I175_out : in STD_LOGIC;
    I073_out : in STD_LOGIC;
    I171_out : in STD_LOGIC;
    I069_out : in STD_LOGIC;
    I167_out : in STD_LOGIC;
    I065_out : in STD_LOGIC;
    I163_out : in STD_LOGIC;
    I061_out : in STD_LOGIC;
    I159_out : in STD_LOGIC;
    I057_out : in STD_LOGIC;
    I155_out : in STD_LOGIC;
    I053_out : in STD_LOGIC;
    I151_out : in STD_LOGIC;
    I049_out : in STD_LOGIC;
    I147_out : in STD_LOGIC;
    I045_out : in STD_LOGIC;
    I143_out : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC;
    I037_out : in STD_LOGIC;
    I135_out : in STD_LOGIC;
    I033_out : in STD_LOGIC;
    I131_out : in STD_LOGIC;
    I029_out : in STD_LOGIC;
    I127_out : in STD_LOGIC;
    I025_out : in STD_LOGIC;
    I123_out : in STD_LOGIC;
    I021_out : in STD_LOGIC;
    I119_out : in STD_LOGIC;
    I017_out : in STD_LOGIC;
    I115_out : in STD_LOGIC;
    I013_out : in STD_LOGIC;
    I111_out : in STD_LOGIC;
    I09_out : in STD_LOGIC;
    I17_out : in STD_LOGIC;
    I05_out : in STD_LOGIC;
    I13_out : in STD_LOGIC;
    I0_1 : in STD_LOGIC;
    I1_2 : in STD_LOGIC;
    CI : in STD_LOGIC;
    if_missed_fetch_reg : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ex_pc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal if_pc_carry : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^of_pc\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_pc_ii_0 : STD_LOGIC;
  signal of_pc_ii_1 : STD_LOGIC;
  signal of_pc_ii_10 : STD_LOGIC;
  signal of_pc_ii_11 : STD_LOGIC;
  signal of_pc_ii_12 : STD_LOGIC;
  signal of_pc_ii_13 : STD_LOGIC;
  signal of_pc_ii_14 : STD_LOGIC;
  signal of_pc_ii_15 : STD_LOGIC;
  signal of_pc_ii_16 : STD_LOGIC;
  signal of_pc_ii_17 : STD_LOGIC;
  signal of_pc_ii_18 : STD_LOGIC;
  signal of_pc_ii_19 : STD_LOGIC;
  signal of_pc_ii_2 : STD_LOGIC;
  signal of_pc_ii_20 : STD_LOGIC;
  signal of_pc_ii_21 : STD_LOGIC;
  signal of_pc_ii_22 : STD_LOGIC;
  signal of_pc_ii_23 : STD_LOGIC;
  signal of_pc_ii_24 : STD_LOGIC;
  signal of_pc_ii_25 : STD_LOGIC;
  signal of_pc_ii_26 : STD_LOGIC;
  signal of_pc_ii_27 : STD_LOGIC;
  signal of_pc_ii_28 : STD_LOGIC;
  signal of_pc_ii_29 : STD_LOGIC;
  signal of_pc_ii_3 : STD_LOGIC;
  signal of_pc_ii_30 : STD_LOGIC;
  signal of_pc_ii_31 : STD_LOGIC;
  signal of_pc_ii_4 : STD_LOGIC;
  signal of_pc_ii_5 : STD_LOGIC;
  signal of_pc_ii_6 : STD_LOGIC;
  signal of_pc_ii_7 : STD_LOGIC;
  signal of_pc_ii_8 : STD_LOGIC;
  signal of_pc_ii_9 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \PC_Buffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \PC_Buffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \PC_Buffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] ";
  attribute srl_name of \PC_Buffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4 ";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  of_pc(0 to 31) <= \^of_pc\(0 to 31);
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_197
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(0),
      of_pc_ii_31 => of_pc_ii_31,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[0].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_198
     port map (
      I0125_out => I0125_out,
      I1123_out => I1123_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_31 => of_pc_ii_31
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_199
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(10),
      of_pc_ii_21 => of_pc_ii_21,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[10].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_200
     port map (
      I085_out => I085_out,
      I183_out => I183_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_21 => of_pc_ii_21
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_201
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(11),
      of_pc_ii_20 => of_pc_ii_20,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[11].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_202
     port map (
      I081_out => I081_out,
      I179_out => I179_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_20 => of_pc_ii_20
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_203
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(12),
      of_pc_ii_19 => of_pc_ii_19,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[12].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_204
     port map (
      I077_out => I077_out,
      I175_out => I175_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_19 => of_pc_ii_19
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_205
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(13),
      of_pc_ii_18 => of_pc_ii_18,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[13].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_206
     port map (
      I073_out => I073_out,
      I171_out => I171_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_18 => of_pc_ii_18
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_207
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(14),
      of_pc_ii_17 => of_pc_ii_17,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[14].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_208
     port map (
      I069_out => I069_out,
      I167_out => I167_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_17 => of_pc_ii_17
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_209
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(15),
      of_pc_ii_16 => of_pc_ii_16,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[15].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_210
     port map (
      I065_out => I065_out,
      I163_out => I163_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_16 => of_pc_ii_16
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_211
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(16),
      of_pc_ii_15 => of_pc_ii_15,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[16].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_212
     port map (
      I061_out => I061_out,
      I159_out => I159_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_15 => of_pc_ii_15
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_213
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(17),
      of_pc_ii_14 => of_pc_ii_14,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[17].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_214
     port map (
      I057_out => I057_out,
      I155_out => I155_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_14 => of_pc_ii_14
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_215
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(18),
      of_pc_ii_13 => of_pc_ii_13,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[18].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_216
     port map (
      I053_out => I053_out,
      I151_out => I151_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_13 => of_pc_ii_13
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_217
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(19),
      of_pc_ii_12 => of_pc_ii_12,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[19].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_218
     port map (
      I049_out => I049_out,
      I147_out => I147_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_12 => of_pc_ii_12
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_219
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(1),
      of_pc_ii_30 => of_pc_ii_30,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[1].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_220
     port map (
      I0121_out => I0121_out,
      I1119_out => I1119_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_30 => of_pc_ii_30
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_221
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(20),
      of_pc_ii_11 => of_pc_ii_11,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[20].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_222
     port map (
      I045_out => I045_out,
      I143_out => I143_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_11 => of_pc_ii_11
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_223
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(21),
      of_pc_ii_10 => of_pc_ii_10,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[21].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_224
     port map (
      I041_out => I041_out,
      I139_out => I139_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_10 => of_pc_ii_10
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_225
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(22),
      of_pc_ii_9 => of_pc_ii_9,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[22].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_226
     port map (
      I037_out => I037_out,
      I135_out => I135_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_9 => of_pc_ii_9
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_227
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(23),
      of_pc_ii_8 => of_pc_ii_8,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[23].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_228
     port map (
      I033_out => I033_out,
      I131_out => I131_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_8 => of_pc_ii_8
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_229
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(24),
      of_pc_ii_7 => of_pc_ii_7,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[24].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_230
     port map (
      I029_out => I029_out,
      I127_out => I127_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_7 => of_pc_ii_7
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_231
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(25),
      of_pc_ii_6 => of_pc_ii_6,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[25].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_232
     port map (
      I025_out => I025_out,
      I123_out => I123_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_6 => of_pc_ii_6
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_233
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(26),
      of_pc_ii_5 => of_pc_ii_5,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[26].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_234
     port map (
      I021_out => I021_out,
      I119_out => I119_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_5 => of_pc_ii_5
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_235
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(27),
      of_pc_ii_4 => of_pc_ii_4,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[27].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_236
     port map (
      I017_out => I017_out,
      I115_out => I115_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_4 => of_pc_ii_4
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_237
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(28),
      of_pc_ii_3 => of_pc_ii_3,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[28].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_238
     port map (
      I013_out => I013_out,
      I111_out => I111_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_3 => of_pc_ii_3
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_239
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(29),
      of_pc_ii_2 => of_pc_ii_2,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[29].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_240
     port map (
      I09_out => I09_out,
      I17_out => I17_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_2 => of_pc_ii_2
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_241
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(2),
      of_pc_ii_29 => of_pc_ii_29,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[2].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_242
     port map (
      I0117_out => I0117_out,
      I1115_out => I1115_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_29 => of_pc_ii_29
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_243
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(30),
      of_pc_ii_1 => of_pc_ii_1,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[30].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_244
     port map (
      I05_out => I05_out,
      I13_out => I13_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_1 => of_pc_ii_1
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_245
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(31),
      of_pc_ii_0 => of_pc_ii_0,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[31].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_246
     port map (
      I0_1 => I0_1,
      I1_2 => I1_2,
      of_pause_reg => of_pause_reg,
      of_pc_ii_0 => of_pc_ii_0
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_247
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(3),
      of_pc_ii_28 => of_pc_ii_28,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[3].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_248
     port map (
      I0113_out => I0113_out,
      I1111_out => I1111_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_28 => of_pc_ii_28
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_249
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(4),
      of_pc_ii_27 => of_pc_ii_27,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[4].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_250
     port map (
      I0109_out => I0109_out,
      I1107_out => I1107_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_27 => of_pc_ii_27
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_251
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(5),
      of_pc_ii_26 => of_pc_ii_26,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[5].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_252
     port map (
      I0105_out => I0105_out,
      I1103_out => I1103_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_26 => of_pc_ii_26
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_253
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(6),
      of_pc_ii_25 => of_pc_ii_25,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[6].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_254
     port map (
      I0101_out => I0101_out,
      I199_out => I199_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_25 => of_pc_ii_25
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_255
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(7),
      of_pc_ii_24 => of_pc_ii_24,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[7].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_256
     port map (
      I097_out => I097_out,
      I195_out => I195_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_24 => of_pc_ii_24
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_257
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(8),
      of_pc_ii_23 => of_pc_ii_23,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[8].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_258
     port map (
      I093_out => I093_out,
      I191_out => I191_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_23 => of_pc_ii_23
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_259
     port map (
      Clk => Clk,
      of_pc(0) => \^of_pc\(9),
      of_pc_ii_22 => of_pc_ii_22,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[9].PC_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_260
     port map (
      I089_out => I089_out,
      I187_out => I187_out,
      of_pause_reg => of_pause_reg,
      of_pc_ii_22 => of_pc_ii_22
    );
\PC_Buffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(0),
      Q => \Using_FPGA.Native\(0)
    );
\PC_Buffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(10),
      Q => \Using_FPGA.Native\(10)
    );
\PC_Buffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(11),
      Q => \Using_FPGA.Native\(11)
    );
\PC_Buffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(12),
      Q => \Using_FPGA.Native\(12)
    );
\PC_Buffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(13),
      Q => \Using_FPGA.Native\(13)
    );
\PC_Buffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(14),
      Q => \Using_FPGA.Native\(14)
    );
\PC_Buffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(15),
      Q => \Using_FPGA.Native\(15)
    );
\PC_Buffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(16),
      Q => \Using_FPGA.Native\(16)
    );
\PC_Buffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(17),
      Q => \Using_FPGA.Native\(17)
    );
\PC_Buffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(18),
      Q => \Using_FPGA.Native\(18)
    );
\PC_Buffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(19),
      Q => \Using_FPGA.Native\(19)
    );
\PC_Buffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(1),
      Q => \Using_FPGA.Native\(1)
    );
\PC_Buffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(20),
      Q => \Using_FPGA.Native\(20)
    );
\PC_Buffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(21),
      Q => \Using_FPGA.Native\(21)
    );
\PC_Buffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(22),
      Q => \Using_FPGA.Native\(22)
    );
\PC_Buffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(23),
      Q => \Using_FPGA.Native\(23)
    );
\PC_Buffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(24),
      Q => \Using_FPGA.Native\(24)
    );
\PC_Buffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(25),
      Q => \Using_FPGA.Native\(25)
    );
\PC_Buffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(26),
      Q => \Using_FPGA.Native\(26)
    );
\PC_Buffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(27),
      Q => \Using_FPGA.Native\(27)
    );
\PC_Buffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(28),
      Q => \Using_FPGA.Native\(28)
    );
\PC_Buffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(29),
      Q => \Using_FPGA.Native\(29)
    );
\PC_Buffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(2),
      Q => \Using_FPGA.Native\(2)
    );
\PC_Buffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(30),
      Q => \Using_FPGA.Native\(30)
    );
\PC_Buffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(31),
      Q => \Using_FPGA.Native\(31)
    );
\PC_Buffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(3),
      Q => \Using_FPGA.Native\(3)
    );
\PC_Buffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(4),
      Q => \Using_FPGA.Native\(4)
    );
\PC_Buffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(5),
      Q => \Using_FPGA.Native\(5)
    );
\PC_Buffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(6),
      Q => \Using_FPGA.Native\(6)
    );
\PC_Buffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(7),
      Q => \Using_FPGA.Native\(7)
    );
\PC_Buffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(8),
      Q => \Using_FPGA.Native\(8)
    );
\PC_Buffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => if_missed_fetch_reg,
      CLK => Clk,
      D => \^q\(9),
      Q => \Using_FPGA.Native\(9)
    );
\Using_FPGA.Incr_PC[0].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY
     port map (
      LO => if_pc_carry(29),
      O56_out => O56_out,
      Q(0) => \^q\(31)
    );
\Using_FPGA.Incr_PC[10].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_261
     port map (
      LO => if_pc_carry(20),
      Q(0) => \^q\(21),
      \if_pc_reg[10]\ => \if_pc_reg[10]_0\,
      \if_pc_reg[11]\ => if_pc_carry(19),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_46
    );
\Using_FPGA.Incr_PC[11].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_262
     port map (
      LO => if_pc_carry(19),
      Q(0) => \^q\(20),
      \if_pc_reg[11]\ => \if_pc_reg[11]_0\,
      \if_pc_reg[12]\ => if_pc_carry(18),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_2 => lopt_45
    );
\Using_FPGA.Incr_PC[12].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_263
     port map (
      LO => if_pc_carry(18),
      Q(0) => \^q\(19),
      \if_pc_reg[12]\ => \if_pc_reg[12]_0\,
      \if_pc_reg[13]\ => if_pc_carry(17),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => \^q\(20),
      lopt_3 => lopt_41,
      lopt_4 => lopt_42,
      lopt_5 => \^q\(21),
      lopt_6 => lopt_43,
      lopt_7 => lopt_44,
      lopt_8 => \^q\(22),
      lopt_9 => lopt_45
    );
\Using_FPGA.Incr_PC[13].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_264
     port map (
      LO => if_pc_carry(17),
      Q(0) => \^q\(18),
      \if_pc_reg[13]\ => \if_pc_reg[13]_0\,
      \if_pc_reg[14]\ => if_pc_carry(16),
      lopt => lopt_34,
      lopt_1 => lopt_35,
      lopt_2 => lopt_38
    );
\Using_FPGA.Incr_PC[14].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_265
     port map (
      LO => if_pc_carry(16),
      Q(0) => \^q\(17),
      \if_pc_reg[14]\ => \if_pc_reg[14]_0\,
      \if_pc_reg[15]\ => if_pc_carry(15),
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_37
    );
\Using_FPGA.Incr_PC[15].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_266
     port map (
      LO => if_pc_carry(15),
      Q(0) => \^q\(16),
      \if_pc_reg[15]\ => \if_pc_reg[15]_0\,
      \if_pc_reg[16]\ => if_pc_carry(14),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_36
    );
\Using_FPGA.Incr_PC[16].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_267
     port map (
      LO => if_pc_carry(14),
      Q(0) => \^q\(15),
      \if_pc_reg[16]\ => \if_pc_reg[16]_0\,
      \if_pc_reg[17]\ => if_pc_carry(13),
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_10 => lopt_37,
      lopt_11 => lopt_38,
      lopt_2 => \^q\(16),
      lopt_3 => lopt_32,
      lopt_4 => lopt_33,
      lopt_5 => \^q\(17),
      lopt_6 => lopt_34,
      lopt_7 => lopt_35,
      lopt_8 => \^q\(18),
      lopt_9 => lopt_36
    );
\Using_FPGA.Incr_PC[17].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_268
     port map (
      LO => if_pc_carry(13),
      Q(0) => \^q\(14),
      \if_pc_reg[17]\ => \if_pc_reg[17]_0\,
      \if_pc_reg[18]\ => if_pc_carry(12),
      lopt => lopt_25,
      lopt_1 => lopt_26,
      lopt_2 => lopt_29
    );
\Using_FPGA.Incr_PC[18].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_269
     port map (
      LO => if_pc_carry(12),
      Q(0) => \^q\(13),
      \if_pc_reg[18]\ => \if_pc_reg[18]_0\,
      \if_pc_reg[19]\ => if_pc_carry(11),
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_28
    );
\Using_FPGA.Incr_PC[19].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_270
     port map (
      LO => if_pc_carry(11),
      Q(0) => \^q\(12),
      \if_pc_reg[19]\ => \if_pc_reg[19]_0\,
      \if_pc_reg[20]\ => if_pc_carry(10),
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => lopt_27
    );
\Using_FPGA.Incr_PC[1].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_271
     port map (
      LO => if_pc_carry(29),
      Q(0) => \^q\(30),
      \if_pc_reg[1]\ => \if_pc_reg[1]_0\,
      \if_pc_reg[2]\ => if_pc_carry(28),
      lopt => lopt_61,
      lopt_1 => lopt_62,
      lopt_2 => lopt_65
    );
\Using_FPGA.Incr_PC[20].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_272
     port map (
      LO => if_pc_carry(10),
      Q(0) => \^q\(11),
      \if_pc_reg[20]\ => \if_pc_reg[20]_0\,
      \if_pc_reg[21]\ => if_pc_carry(9),
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_10 => lopt_28,
      lopt_11 => lopt_29,
      lopt_2 => \^q\(12),
      lopt_3 => lopt_23,
      lopt_4 => lopt_24,
      lopt_5 => \^q\(13),
      lopt_6 => lopt_25,
      lopt_7 => lopt_26,
      lopt_8 => \^q\(14),
      lopt_9 => lopt_27
    );
\Using_FPGA.Incr_PC[21].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_273
     port map (
      LO => if_pc_carry(9),
      Q(0) => \^q\(10),
      \if_pc_reg[21]\ => \if_pc_reg[21]_0\,
      \if_pc_reg[22]\ => if_pc_carry(8),
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_20
    );
\Using_FPGA.Incr_PC[22].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_274
     port map (
      LO => if_pc_carry(8),
      Q(0) => \^q\(9),
      \if_pc_reg[22]\ => \if_pc_reg[22]_0\,
      \if_pc_reg[23]\ => if_pc_carry(7),
      lopt => lopt_14,
      lopt_1 => lopt_15,
      lopt_2 => lopt_19
    );
\Using_FPGA.Incr_PC[23].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_275
     port map (
      LO => if_pc_carry(7),
      Q(0) => \^q\(8),
      \if_pc_reg[23]\ => \if_pc_reg[23]_0\,
      \if_pc_reg[24]\ => if_pc_carry(6),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_18
    );
\Using_FPGA.Incr_PC[24].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_276
     port map (
      LO => if_pc_carry(6),
      Q(0) => \^q\(7),
      \if_pc_reg[24]\ => \if_pc_reg[24]_0\,
      \if_pc_reg[25]\ => if_pc_carry(5),
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_10 => lopt_19,
      lopt_11 => lopt_20,
      lopt_2 => \^q\(8),
      lopt_3 => lopt_14,
      lopt_4 => lopt_15,
      lopt_5 => \^q\(9),
      lopt_6 => lopt_16,
      lopt_7 => lopt_17,
      lopt_8 => \^q\(10),
      lopt_9 => lopt_18
    );
\Using_FPGA.Incr_PC[25].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_277
     port map (
      LO => if_pc_carry(5),
      Q(0) => \^q\(6),
      \if_pc_reg[25]\ => \if_pc_reg[25]_0\,
      \if_pc_reg[26]\ => if_pc_carry(4),
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_11
    );
\Using_FPGA.Incr_PC[26].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_278
     port map (
      LO => if_pc_carry(4),
      Q(0) => \^q\(5),
      \if_pc_reg[26]\ => \if_pc_reg[26]_0\,
      \if_pc_reg[27]\ => if_pc_carry(3),
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_10
    );
\Using_FPGA.Incr_PC[27].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_279
     port map (
      LO => if_pc_carry(3),
      Q(0) => \^q\(4),
      \if_pc_reg[27]\ => \if_pc_reg[27]_0\,
      \if_pc_reg[28]\ => if_pc_carry(2),
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_9
    );
\Using_FPGA.Incr_PC[28].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_280
     port map (
      LO => if_pc_carry(2),
      Q(0) => \^q\(3),
      \if_pc_reg[28]\ => \if_pc_reg[28]_0\,
      \if_pc_reg[29]\ => if_pc_carry(1),
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => \^q\(4),
      lopt_3 => lopt_5,
      lopt_4 => lopt_6,
      lopt_5 => \^q\(5),
      lopt_6 => lopt_7,
      lopt_7 => lopt_8,
      lopt_8 => \^q\(6),
      lopt_9 => lopt_9
    );
\Using_FPGA.Incr_PC[29].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_281
     port map (
      CI => CI,
      LO => if_pc_carry(1),
      O => O,
      Q(0) => \^q\(2),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
\Using_FPGA.Incr_PC[2].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_282
     port map (
      LO => if_pc_carry(28),
      Q(0) => \^q\(29),
      \if_pc_reg[2]\ => \if_pc_reg[2]_0\,
      \if_pc_reg[3]\ => if_pc_carry(27),
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_64
    );
\Using_FPGA.Incr_PC[3].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_283
     port map (
      LO => if_pc_carry(27),
      Q(0) => \^q\(28),
      \if_pc_reg[3]\ => \if_pc_reg[3]_0\,
      \if_pc_reg[4]\ => if_pc_carry(26),
      lopt => lopt_57,
      lopt_1 => lopt_58,
      lopt_2 => lopt_63
    );
\Using_FPGA.Incr_PC[4].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_284
     port map (
      LO => if_pc_carry(26),
      Q(0) => \^q\(27),
      \if_pc_reg[4]\ => \if_pc_reg[4]_0\,
      \if_pc_reg[5]\ => if_pc_carry(25),
      lopt => lopt_57,
      lopt_1 => lopt_58,
      lopt_10 => lopt_64,
      lopt_11 => lopt_65,
      lopt_2 => \^q\(28),
      lopt_3 => lopt_59,
      lopt_4 => lopt_60,
      lopt_5 => \^q\(29),
      lopt_6 => lopt_61,
      lopt_7 => lopt_62,
      lopt_8 => \^q\(30),
      lopt_9 => lopt_63
    );
\Using_FPGA.Incr_PC[5].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_285
     port map (
      LO => if_pc_carry(25),
      Q(0) => \^q\(26),
      \if_pc_reg[5]\ => \if_pc_reg[5]_0\,
      \if_pc_reg[6]\ => if_pc_carry(24),
      lopt => lopt_52,
      lopt_1 => lopt_53,
      lopt_2 => lopt_56
    );
\Using_FPGA.Incr_PC[6].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_286
     port map (
      LO => if_pc_carry(24),
      Q(0) => \^q\(25),
      \if_pc_reg[6]\ => \if_pc_reg[6]_0\,
      \if_pc_reg[7]\ => if_pc_carry(23),
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_55
    );
\Using_FPGA.Incr_PC[7].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_287
     port map (
      LO => if_pc_carry(23),
      Q(0) => \^q\(24),
      \if_pc_reg[7]\ => \if_pc_reg[7]_0\,
      \if_pc_reg[8]\ => if_pc_carry(22),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_2 => lopt_54
    );
\Using_FPGA.Incr_PC[8].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_288
     port map (
      LO => if_pc_carry(22),
      Q(0) => \^q\(23),
      \if_pc_reg[8]\ => \if_pc_reg[8]_0\,
      \if_pc_reg[9]\ => if_pc_carry(21),
      lopt => lopt_48,
      lopt_1 => lopt_49,
      lopt_10 => lopt_55,
      lopt_11 => lopt_56,
      lopt_2 => \^q\(24),
      lopt_3 => lopt_50,
      lopt_4 => lopt_51,
      lopt_5 => \^q\(25),
      lopt_6 => lopt_52,
      lopt_7 => lopt_53,
      lopt_8 => \^q\(26),
      lopt_9 => lopt_54
    );
\Using_FPGA.Incr_PC[9].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_289
     port map (
      CI => if_pc_carry(20),
      LO => if_pc_carry(21),
      Q(0) => \^q\(22),
      \if_pc_reg[9]\ => \if_pc_reg[9]_0\,
      lopt => lopt_43,
      lopt_1 => lopt_44,
      lopt_2 => lopt_47
    );
\ex_pc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(0),
      Q => ex_pc(0),
      R => sync_reset
    );
\ex_pc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(10),
      Q => ex_pc(10),
      R => sync_reset
    );
\ex_pc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(11),
      Q => ex_pc(11),
      R => sync_reset
    );
\ex_pc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(12),
      Q => ex_pc(12),
      R => sync_reset
    );
\ex_pc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(13),
      Q => ex_pc(13),
      R => sync_reset
    );
\ex_pc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(14),
      Q => ex_pc(14),
      R => sync_reset
    );
\ex_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(15),
      Q => ex_pc(15),
      R => sync_reset
    );
\ex_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(16),
      Q => ex_pc(16),
      R => sync_reset
    );
\ex_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(17),
      Q => ex_pc(17),
      R => sync_reset
    );
\ex_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(18),
      Q => ex_pc(18),
      R => sync_reset
    );
\ex_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(19),
      Q => ex_pc(19),
      R => sync_reset
    );
\ex_pc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(1),
      Q => ex_pc(1),
      R => sync_reset
    );
\ex_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(20),
      Q => ex_pc(20),
      R => sync_reset
    );
\ex_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(21),
      Q => ex_pc(21),
      R => sync_reset
    );
\ex_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(22),
      Q => ex_pc(22),
      R => sync_reset
    );
\ex_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(23),
      Q => ex_pc(23),
      R => sync_reset
    );
\ex_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(24),
      Q => ex_pc(24),
      R => sync_reset
    );
\ex_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(25),
      Q => ex_pc(25),
      R => sync_reset
    );
\ex_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(26),
      Q => ex_pc(26),
      R => sync_reset
    );
\ex_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(27),
      Q => ex_pc(27),
      R => sync_reset
    );
\ex_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(28),
      Q => ex_pc(28),
      R => sync_reset
    );
\ex_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(29),
      Q => ex_pc(29),
      R => sync_reset
    );
\ex_pc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(2),
      Q => ex_pc(2),
      R => sync_reset
    );
\ex_pc_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(30),
      Q => ex_pc(30),
      R => sync_reset
    );
\ex_pc_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(31),
      Q => ex_pc(31),
      R => sync_reset
    );
\ex_pc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(3),
      Q => ex_pc(3),
      R => sync_reset
    );
\ex_pc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(4),
      Q => ex_pc(4),
      R => sync_reset
    );
\ex_pc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(5),
      Q => ex_pc(5),
      R => sync_reset
    );
\ex_pc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(6),
      Q => ex_pc(6),
      R => sync_reset
    );
\ex_pc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(7),
      Q => ex_pc(7),
      R => sync_reset
    );
\ex_pc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(8),
      Q => ex_pc(8),
      R => sync_reset
    );
\ex_pc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_pause_reg,
      D => \^of_pc\(9),
      Q => ex_pc(9),
      R => sync_reset
    );
\if_pc_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(31),
      Q => \^q\(31),
      S => sync_reset
    );
\if_pc_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(21),
      Q => \^q\(21),
      S => sync_reset
    );
\if_pc_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(20),
      Q => \^q\(20),
      S => sync_reset
    );
\if_pc_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(19),
      Q => \^q\(19),
      S => sync_reset
    );
\if_pc_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(18),
      Q => \^q\(18),
      S => sync_reset
    );
\if_pc_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(17),
      Q => \^q\(17),
      S => sync_reset
    );
\if_pc_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(16),
      Q => \^q\(16),
      S => sync_reset
    );
\if_pc_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(15),
      Q => \^q\(15),
      S => sync_reset
    );
\if_pc_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(14),
      Q => \^q\(14),
      S => sync_reset
    );
\if_pc_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(13),
      Q => \^q\(13),
      S => sync_reset
    );
\if_pc_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(12),
      Q => \^q\(12),
      S => sync_reset
    );
\if_pc_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(30),
      Q => \^q\(30),
      S => sync_reset
    );
\if_pc_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(11),
      Q => \^q\(11),
      S => sync_reset
    );
\if_pc_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(10),
      Q => \^q\(10),
      S => sync_reset
    );
\if_pc_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(9),
      Q => \^q\(9),
      S => sync_reset
    );
\if_pc_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(8),
      Q => \^q\(8),
      S => sync_reset
    );
\if_pc_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(7),
      Q => \^q\(7),
      S => sync_reset
    );
\if_pc_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(6),
      Q => \^q\(6),
      S => sync_reset
    );
\if_pc_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(5),
      Q => \^q\(5),
      S => sync_reset
    );
\if_pc_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(4),
      Q => \^q\(4),
      S => sync_reset
    );
\if_pc_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(3),
      Q => \^q\(3),
      S => sync_reset
    );
\if_pc_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(2),
      Q => \^q\(2),
      S => sync_reset
    );
\if_pc_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(29),
      Q => \^q\(29),
      S => sync_reset
    );
\if_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(1),
      Q => \^q\(1),
      R => sync_reset
    );
\if_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(0),
      Q => \^q\(0),
      R => sync_reset
    );
\if_pc_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(28),
      Q => \^q\(28),
      S => sync_reset
    );
\if_pc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(27),
      Q => \^q\(27),
      S => sync_reset
    );
\if_pc_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(26),
      Q => \^q\(26),
      S => sync_reset
    );
\if_pc_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(25),
      Q => \^q\(25),
      S => sync_reset
    );
\if_pc_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(24),
      Q => \^q\(24),
      S => sync_reset
    );
\if_pc_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(23),
      Q => \^q\(23),
      S => sync_reset
    );
\if_pc_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Using_FPGA.Native_1\(0),
      D => D(22),
      Q => \^q\(22),
      S => sync_reset
    );
\mem_pc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(0),
      Q => \Using_FPGA.Native_0\(31),
      R => sync_reset
    );
\mem_pc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(10),
      Q => \Using_FPGA.Native_0\(21),
      R => sync_reset
    );
\mem_pc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(11),
      Q => \Using_FPGA.Native_0\(20),
      R => sync_reset
    );
\mem_pc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(12),
      Q => \Using_FPGA.Native_0\(19),
      R => sync_reset
    );
\mem_pc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(13),
      Q => \Using_FPGA.Native_0\(18),
      R => sync_reset
    );
\mem_pc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(14),
      Q => \Using_FPGA.Native_0\(17),
      R => sync_reset
    );
\mem_pc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(15),
      Q => \Using_FPGA.Native_0\(16),
      R => sync_reset
    );
\mem_pc_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(16),
      Q => \Using_FPGA.Native_0\(15),
      R => sync_reset
    );
\mem_pc_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(17),
      Q => \Using_FPGA.Native_0\(14),
      R => sync_reset
    );
\mem_pc_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(18),
      Q => \Using_FPGA.Native_0\(13),
      R => sync_reset
    );
\mem_pc_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(19),
      Q => \Using_FPGA.Native_0\(12),
      R => sync_reset
    );
\mem_pc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(1),
      Q => \Using_FPGA.Native_0\(30),
      R => sync_reset
    );
\mem_pc_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(20),
      Q => \Using_FPGA.Native_0\(11),
      R => sync_reset
    );
\mem_pc_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(21),
      Q => \Using_FPGA.Native_0\(10),
      R => sync_reset
    );
\mem_pc_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(22),
      Q => \Using_FPGA.Native_0\(9),
      R => sync_reset
    );
\mem_pc_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(23),
      Q => \Using_FPGA.Native_0\(8),
      R => sync_reset
    );
\mem_pc_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(24),
      Q => \Using_FPGA.Native_0\(7),
      R => sync_reset
    );
\mem_pc_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(25),
      Q => \Using_FPGA.Native_0\(6),
      R => sync_reset
    );
\mem_pc_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(26),
      Q => \Using_FPGA.Native_0\(5),
      R => sync_reset
    );
\mem_pc_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(27),
      Q => \Using_FPGA.Native_0\(4),
      R => sync_reset
    );
\mem_pc_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(28),
      Q => \Using_FPGA.Native_0\(3),
      R => sync_reset
    );
\mem_pc_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(29),
      Q => \Using_FPGA.Native_0\(2),
      R => sync_reset
    );
\mem_pc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(2),
      Q => \Using_FPGA.Native_0\(29),
      R => sync_reset
    );
\mem_pc_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(30),
      Q => \Using_FPGA.Native_0\(1),
      R => sync_reset
    );
\mem_pc_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(31),
      Q => \Using_FPGA.Native_0\(0),
      R => sync_reset
    );
\mem_pc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(3),
      Q => \Using_FPGA.Native_0\(28),
      R => sync_reset
    );
\mem_pc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(4),
      Q => \Using_FPGA.Native_0\(27),
      R => sync_reset
    );
\mem_pc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(5),
      Q => \Using_FPGA.Native_0\(26),
      R => sync_reset
    );
\mem_pc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(6),
      Q => \Using_FPGA.Native_0\(25),
      R => sync_reset
    );
\mem_pc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(7),
      Q => \Using_FPGA.Native_0\(24),
      R => sync_reset
    );
\mem_pc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(8),
      Q => \Using_FPGA.Native_0\(23),
      R => sync_reset
    );
\mem_pc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => ex_pc(9),
      Q => \Using_FPGA.Native_0\(22),
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    of_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 10 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    ex_branch_with_delayslot_i : out STD_LOGIC;
    \Performace_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    if_fetch_in_progress_reg : out STD_LOGIC;
    ex_gpr_write_reg : out STD_LOGIC;
    of_read_imm_reg_ii_reg : out STD_LOGIC;
    ex_is_div_instr_I_reg : out STD_LOGIC;
    ex_gpr_write_dbg_reg : out STD_LOGIC;
    ex_alu_sel_logic_i_reg : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    ex_sel_alu_i_reg : out STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : out STD_LOGIC;
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    \EX_Op3_reg[31]_1\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    of_pause_reg : in STD_LOGIC;
    I4_3 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I0169_out : in STD_LOGIC;
    I1167_out : in STD_LOGIC;
    I0165_out : in STD_LOGIC;
    I1163_out : in STD_LOGIC;
    I0161_out : in STD_LOGIC;
    I1159_out : in STD_LOGIC;
    I0157_out : in STD_LOGIC;
    I1155_out : in STD_LOGIC;
    I0153_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC;
    I0149_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC;
    I0145_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC;
    I0141_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC;
    I0137_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC;
    I0133_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC;
    I0129_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC;
    I0125_out_4 : in STD_LOGIC;
    I1123_out_5 : in STD_LOGIC;
    I0121_out_6 : in STD_LOGIC;
    I1119_out_7 : in STD_LOGIC;
    I0117_out_8 : in STD_LOGIC;
    I1115_out_9 : in STD_LOGIC;
    I0113_out_10 : in STD_LOGIC;
    I1111_out_11 : in STD_LOGIC;
    I0109_out_12 : in STD_LOGIC;
    I1107_out_13 : in STD_LOGIC;
    I0105_out_14 : in STD_LOGIC;
    I1103_out_15 : in STD_LOGIC;
    I0101_out_16 : in STD_LOGIC;
    I199_out_17 : in STD_LOGIC;
    I097_out_18 : in STD_LOGIC;
    I195_out_19 : in STD_LOGIC;
    I093_out_20 : in STD_LOGIC;
    I191_out_21 : in STD_LOGIC;
    I089_out_22 : in STD_LOGIC;
    I187_out_23 : in STD_LOGIC;
    I085_out_24 : in STD_LOGIC;
    I183_out_25 : in STD_LOGIC;
    I081_out_26 : in STD_LOGIC;
    I179_out_27 : in STD_LOGIC;
    I077_out_28 : in STD_LOGIC;
    I175_out_29 : in STD_LOGIC;
    I073_out_30 : in STD_LOGIC;
    I171_out_31 : in STD_LOGIC;
    I069_out_32 : in STD_LOGIC;
    I167_out_33 : in STD_LOGIC;
    I065_out_34 : in STD_LOGIC;
    I163_out_35 : in STD_LOGIC;
    I061_out_36 : in STD_LOGIC;
    I159_out_37 : in STD_LOGIC;
    I057_out_38 : in STD_LOGIC;
    I155_out_39 : in STD_LOGIC;
    I053_out_40 : in STD_LOGIC;
    I151_out_41 : in STD_LOGIC;
    I049_out_42 : in STD_LOGIC;
    I147_out_43 : in STD_LOGIC;
    I045_out_44 : in STD_LOGIC;
    I143_out_45 : in STD_LOGIC;
    I041_out_46 : in STD_LOGIC;
    I139_out_47 : in STD_LOGIC;
    I037_out_48 : in STD_LOGIC;
    I135_out_49 : in STD_LOGIC;
    I033_out_50 : in STD_LOGIC;
    I131_out_51 : in STD_LOGIC;
    I029_out_52 : in STD_LOGIC;
    I127_out_53 : in STD_LOGIC;
    I025_out_54 : in STD_LOGIC;
    I123_out_55 : in STD_LOGIC;
    I021_out_56 : in STD_LOGIC;
    I119_out_57 : in STD_LOGIC;
    I017_out_58 : in STD_LOGIC;
    I115_out_59 : in STD_LOGIC;
    I013_out_60 : in STD_LOGIC;
    I111_out_61 : in STD_LOGIC;
    I09_out_62 : in STD_LOGIC;
    I17_out_63 : in STD_LOGIC;
    I05_out_64 : in STD_LOGIC;
    I13_out_65 : in STD_LOGIC;
    I0_66 : in STD_LOGIC;
    I1_67 : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_branch_with_delayslot118_out : in STD_LOGIC;
    \wb_exception_kind_i_reg[30]\ : in STD_LOGIC;
    if_fetch_in_progress : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_7\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_gpr_write_reg_0 : in STD_LOGIC;
    ex_gpr_write : in STD_LOGIC;
    \Using_FPGA.Native_8\ : in STD_LOGIC;
    wb_exception_i_reg_0 : in STD_LOGIC;
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    flush_pipe : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    \Using_FPGA.Native_9\ : in STD_LOGIC;
    of_Take_Interrupt_hold_reg : in STD_LOGIC;
    ex_jump_hold_reg : in STD_LOGIC;
    ex_jump_nodelay_reg : in STD_LOGIC;
    of_read_imm_reg_ii : in STD_LOGIC;
    EX_Is_Div_Instr : in STD_LOGIC;
    ex_is_div_instr_I0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ : in STD_LOGIC;
    \Using_FPGA.Native_10\ : in STD_LOGIC;
    \ex_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]\ : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    ex_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    mem_gpr_write_reg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]\ : in STD_LOGIC;
    wb_exception_i_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    if_pre_buffer_addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_1\ : STD_LOGIC;
  signal \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_2\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_2\ : STD_LOGIC;
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ex_branch_with_delayslot_i\ : STD_LOGIC;
  signal if_sel_input : STD_LOGIC_VECTOR ( 2 to 2 );
  signal of_Valid_II : STD_LOGIC;
  signal of_instr_ii_0 : STD_LOGIC;
  signal of_instr_ii_1 : STD_LOGIC;
  signal of_instr_ii_10 : STD_LOGIC;
  signal of_instr_ii_11 : STD_LOGIC;
  signal of_instr_ii_12 : STD_LOGIC;
  signal of_instr_ii_13 : STD_LOGIC;
  signal of_instr_ii_14 : STD_LOGIC;
  signal of_instr_ii_15 : STD_LOGIC;
  signal of_instr_ii_16 : STD_LOGIC;
  signal of_instr_ii_17 : STD_LOGIC;
  signal of_instr_ii_18 : STD_LOGIC;
  signal of_instr_ii_19 : STD_LOGIC;
  signal of_instr_ii_2 : STD_LOGIC;
  signal of_instr_ii_20 : STD_LOGIC;
  signal of_instr_ii_21 : STD_LOGIC;
  signal of_instr_ii_22 : STD_LOGIC;
  signal of_instr_ii_23 : STD_LOGIC;
  signal of_instr_ii_24 : STD_LOGIC;
  signal of_instr_ii_25 : STD_LOGIC;
  signal of_instr_ii_26 : STD_LOGIC;
  signal of_instr_ii_27 : STD_LOGIC;
  signal of_instr_ii_28 : STD_LOGIC;
  signal of_instr_ii_29 : STD_LOGIC;
  signal of_instr_ii_3 : STD_LOGIC;
  signal of_instr_ii_30 : STD_LOGIC;
  signal of_instr_ii_31 : STD_LOGIC;
  signal of_instr_ii_32 : STD_LOGIC;
  signal of_instr_ii_33 : STD_LOGIC;
  signal of_instr_ii_34 : STD_LOGIC;
  signal of_instr_ii_35 : STD_LOGIC;
  signal of_instr_ii_36 : STD_LOGIC;
  signal of_instr_ii_37 : STD_LOGIC;
  signal of_instr_ii_38 : STD_LOGIC;
  signal of_instr_ii_39 : STD_LOGIC;
  signal of_instr_ii_4 : STD_LOGIC;
  signal of_instr_ii_40 : STD_LOGIC;
  signal of_instr_ii_41 : STD_LOGIC;
  signal of_instr_ii_42 : STD_LOGIC;
  signal of_instr_ii_5 : STD_LOGIC;
  signal of_instr_ii_6 : STD_LOGIC;
  signal of_instr_ii_7 : STD_LOGIC;
  signal of_instr_ii_8 : STD_LOGIC;
  signal of_instr_ii_9 : STD_LOGIC;
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal sel_input_delayslot : STD_LOGIC;
  signal sel_input_i_0 : STD_LOGIC;
  signal sel_input_i_1 : STD_LOGIC;
  signal sel_input_iii_0 : STD_LOGIC;
  signal sel_input_iii_1 : STD_LOGIC;
  signal sel_input_iii_2 : STD_LOGIC;
  signal sel_input_iii_3 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ibuffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \ibuffer_reg[3][0]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][0]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][10]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][10]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][11]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][11]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][12]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][12]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][13]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][13]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][14]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][14]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][15]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][15]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][16]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][16]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][17]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][17]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][18]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][18]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][19]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][19]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][1]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][1]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][20]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][20]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][21]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][21]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][22]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][22]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][23]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][23]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][24]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][24]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][25]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][25]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][26]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][26]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][27]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][27]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][28]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][28]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][29]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][29]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][2]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][2]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][30]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][30]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][31]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][31]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][32]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][32]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][32]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][33]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][33]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][33]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][34]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][34]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][34]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][35]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][35]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][35]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][36]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][36]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][36]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][37]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][37]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][37]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][38]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][38]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][38]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][39]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][39]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][39]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][3]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][3]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][40]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][40]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][40]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][41]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][41]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][41]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][42]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][42]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][42]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][4]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][4]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][5]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][5]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][6]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][6]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][7]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][7]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][8]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][8]_srl4 ";
  attribute srl_bus_name of \ibuffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] ";
  attribute srl_name of \ibuffer_reg[3][9]_srl4\ : label is "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][9]_srl4 ";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_2\ <= \^using_fpga.native_2\;
  addr(0) <= \^addr\(0);
  ex_branch_with_delayslot_i <= \^ex_branch_with_delayslot_i\;
  of_predecode(0 to 10) <= \^of_predecode\(0 to 10);
\Gen_Mux_Select_LUT6[1].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_103
     port map (
      Clk => Clk,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      \Using_FPGA.Native_0\ => \^addr\(0),
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_7\,
      if_fetch_in_progress => if_fetch_in_progress,
      if_fetch_in_progress_reg => if_fetch_in_progress_reg,
      sel_input_iii_3 => sel_input_iii_3,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg
    );
\Gen_Mux_Select_LUT6[1].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_1\ => \^addr\(0),
      if_missed_fetch_reg => \^using_fpga.native_1\,
      of_pause_reg => of_pause_reg,
      sel_input_iii_3 => sel_input_iii_3
    );
\Gen_Mux_Select_LUT6[2].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^using_fpga.native_2\,
      sel_input_iii_2 => sel_input_iii_2,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[2].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_105
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native_2\,
      \Using_FPGA.Native_1\ => \^addr\(0),
      if_missed_fetch_reg => \^using_fpga.native_1\,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_2 => sel_input_iii_2
    );
\Gen_Mux_Select_LUT6[3].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106
     port map (
      Clk => Clk,
      if_sel_input(0) => if_sel_input(2),
      sel_input_iii_1 => sel_input_iii_1,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[3].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_107
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_2\,
      if_missed_fetch_reg => \^using_fpga.native_1\,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_1 => sel_input_iii_1
    );
\Gen_Mux_Select_LUT6[4].Gen_Sel_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^using_fpga.native_0\,
      sel_input_i_1 => sel_input_i_1,
      sync_reset => sync_reset
    );
\Gen_Mux_Select_LUT6[4].Mux_Select_LUT6\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_109
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => \^using_fpga.native_1\,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_iii_0 => sel_input_iii_0
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4\
     port map (
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => \^using_fpga.native_1\,
      if_sel_input(0) => if_sel_input(2),
      of_pause_reg => of_pause_reg,
      sel_input_delayslot => sel_input_delayslot
    );
\Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7
     port map (
      I4_3 => I4_3,
      sel_input_delayslot => sel_input_delayslot,
      sel_input_i_1 => sel_input_i_1,
      sel_input_iii_0 => sel_input_iii_0
    );
\Instruction_Prefetch_Mux[0].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110
     port map (
      Clk => Clk,
      D(0) => \^d\(31),
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_9\,
      ex_Exception_Taken => ex_Exception_Taken,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_is_div_instr_I0 => ex_is_div_instr_I0,
      ex_is_div_instr_I_reg => ex_is_div_instr_I_reg,
      ex_jump_hold_reg => ex_jump_hold_reg,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      flush_pipe => flush_pipe,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_valid_reg => mem_valid_reg,
      of_Take_Interrupt_hold_reg => of_Take_Interrupt_hold_reg,
      of_instr_ii_42 => of_instr_ii_42,
      of_pause_reg => of_pause_reg,
      of_read_imm_reg_ii => of_read_imm_reg_ii,
      of_read_imm_reg_ii_reg => of_read_imm_reg_ii_reg,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_111
     port map (
      I0169_out => I0169_out,
      I1167_out => I1167_out,
      of_instr_ii_42 => of_instr_ii_42,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[10].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112
     port map (
      Clk => Clk,
      D(0) => \^d\(21),
      of_instr_ii_32 => of_instr_ii_32,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_113
     port map (
      I0129_out => I0129_out,
      I1127_out => I1127_out,
      of_instr_ii_32 => of_instr_ii_32,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[11].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114
     port map (
      Clk => Clk,
      D(0) => \^d\(20),
      of_instr_ii_31 => of_instr_ii_31,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_115
     port map (
      I0125_out_4 => I0125_out_4,
      I1123_out_5 => I1123_out_5,
      of_instr_ii_31 => of_instr_ii_31,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[12].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116
     port map (
      Clk => Clk,
      D(0) => \^d\(19),
      of_instr_ii_30 => of_instr_ii_30,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_117
     port map (
      I0121_out_6 => I0121_out_6,
      I1119_out_7 => I1119_out_7,
      of_instr_ii_30 => of_instr_ii_30,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[13].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118
     port map (
      Clk => Clk,
      D(0) => \^d\(18),
      of_instr_ii_29 => of_instr_ii_29,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_119
     port map (
      I0117_out_8 => I0117_out_8,
      I1115_out_9 => I1115_out_9,
      of_instr_ii_29 => of_instr_ii_29,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[14].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120
     port map (
      Clk => Clk,
      D(0) => \^d\(17),
      of_instr_ii_28 => of_instr_ii_28,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_121
     port map (
      I0113_out_10 => I0113_out_10,
      I1111_out_11 => I1111_out_11,
      of_instr_ii_28 => of_instr_ii_28,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[15].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122
     port map (
      Clk => Clk,
      D(0) => \^d\(16),
      of_instr_ii_27 => of_instr_ii_27,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_123
     port map (
      I0109_out_12 => I0109_out_12,
      I1107_out_13 => I1107_out_13,
      of_instr_ii_27 => of_instr_ii_27,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[16].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_124
     port map (
      Clk => Clk,
      D(0) => \^d\(15),
      \Performace_Debug_Control.ex_brki_hit_reg\ => \Performace_Debug_Control.ex_brki_hit_reg\,
      \Serial_Dbg_Intf.control_reg_reg[8]\(0) => \Serial_Dbg_Intf.control_reg_reg[8]\(0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_6\,
      of_instr_ii_26 => of_instr_ii_26,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_125
     port map (
      I0105_out_14 => I0105_out_14,
      I1103_out_15 => I1103_out_15,
      of_instr_ii_26 => of_instr_ii_26,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[17].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_126
     port map (
      Clk => Clk,
      D(0) => \^d\(14),
      of_instr_ii_25 => of_instr_ii_25,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_127
     port map (
      I0101_out_16 => I0101_out_16,
      I199_out_17 => I199_out_17,
      of_instr_ii_25 => of_instr_ii_25,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[18].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_128
     port map (
      Clk => Clk,
      D(0) => \^d\(13),
      of_instr_ii_24 => of_instr_ii_24,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_129
     port map (
      I097_out_18 => I097_out_18,
      I195_out_19 => I195_out_19,
      of_instr_ii_24 => of_instr_ii_24,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[19].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_130
     port map (
      Clk => Clk,
      D(0) => \^d\(12),
      of_instr_ii_23 => of_instr_ii_23,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_131
     port map (
      I093_out_20 => I093_out_20,
      I191_out_21 => I191_out_21,
      of_instr_ii_23 => of_instr_ii_23,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[1].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_132
     port map (
      Clk => Clk,
      D(0) => \^d\(30),
      of_instr_ii_41 => of_instr_ii_41,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_133
     port map (
      I0165_out => I0165_out,
      I1163_out => I1163_out,
      of_instr_ii_41 => of_instr_ii_41,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[20].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_134
     port map (
      Clk => Clk,
      D(0) => \^d\(11),
      of_instr_ii_22 => of_instr_ii_22,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_135
     port map (
      I089_out_22 => I089_out_22,
      I187_out_23 => I187_out_23,
      of_instr_ii_22 => of_instr_ii_22,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[21].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_136
     port map (
      Clk => Clk,
      D(0) => \^d\(10),
      \Using_FPGA.Native_0\(2) => \^d\(31),
      \Using_FPGA.Native_0\(1 downto 0) => \^d\(29 downto 28),
      ex_sel_alu_i_reg => ex_sel_alu_i_reg,
      of_instr_ii_21 => of_instr_ii_21,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_137
     port map (
      I085_out_24 => I085_out_24,
      I183_out_25 => I183_out_25,
      of_instr_ii_21 => of_instr_ii_21,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[22].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_138
     port map (
      Clk => Clk,
      D(0) => \^d\(9),
      of_instr_ii_20 => of_instr_ii_20,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_139
     port map (
      I081_out_26 => I081_out_26,
      I179_out_27 => I179_out_27,
      of_instr_ii_20 => of_instr_ii_20,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[23].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_140
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      of_instr_ii_19 => of_instr_ii_19,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_141
     port map (
      I077_out_28 => I077_out_28,
      I175_out_29 => I175_out_29,
      of_instr_ii_19 => of_instr_ii_19,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[24].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_142
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      of_instr_ii_18 => of_instr_ii_18,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_143
     port map (
      I073_out_30 => I073_out_30,
      I171_out_31 => I171_out_31,
      of_instr_ii_18 => of_instr_ii_18,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[25].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_144
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      of_instr_ii_17 => of_instr_ii_17,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_145
     port map (
      I069_out_32 => I069_out_32,
      I167_out_33 => I167_out_33,
      of_instr_ii_17 => of_instr_ii_17,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[26].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_146
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      of_instr_ii_16 => of_instr_ii_16,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_147
     port map (
      I065_out_34 => I065_out_34,
      I163_out_35 => I163_out_35,
      of_instr_ii_16 => of_instr_ii_16,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[27].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_148
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      of_instr_ii_15 => of_instr_ii_15,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_149
     port map (
      I061_out_36 => I061_out_36,
      I159_out_37 => I159_out_37,
      of_instr_ii_15 => of_instr_ii_15,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[28].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_150
     port map (
      Clk => Clk,
      D(0) => \^d\(3),
      of_instr_ii_14 => of_instr_ii_14,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_151
     port map (
      I057_out_38 => I057_out_38,
      I155_out_39 => I155_out_39,
      of_instr_ii_14 => of_instr_ii_14,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[29].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_152
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      of_instr_ii_13 => of_instr_ii_13,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_153
     port map (
      I053_out_40 => I053_out_40,
      I151_out_41 => I151_out_41,
      of_instr_ii_13 => of_instr_ii_13,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[2].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_154
     port map (
      Clk => Clk,
      D(0) => \^d\(29),
      of_instr_ii_40 => of_instr_ii_40,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_155
     port map (
      I0161_out => I0161_out,
      I1159_out => I1159_out,
      of_instr_ii_40 => of_instr_ii_40,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[30].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_156
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      of_instr_ii_12 => of_instr_ii_12,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_157
     port map (
      I049_out_42 => I049_out_42,
      I147_out_43 => I147_out_43,
      of_instr_ii_12 => of_instr_ii_12,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[31].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_158
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      of_instr_ii_11 => of_instr_ii_11,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_159
     port map (
      I045_out_44 => I045_out_44,
      I143_out_45 => I143_out_45,
      of_instr_ii_11 => of_instr_ii_11,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[32].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_160
     port map (
      Clk => Clk,
      \EX_Op3_reg[31]\ => \EX_Op3_reg[31]\,
      \EX_Op3_reg[31]_0\ => \EX_Op3_reg[31]_0\,
      \EX_Op3_reg[31]_1\ => \EX_Op3_reg[31]_1\,
      \ex_gpr_write_addr_reg[0]\ => \ex_gpr_write_addr_reg[0]\,
      ex_gpr_write_reg => ex_gpr_write_reg_0,
      ex_valid_reg => ex_valid_reg,
      \mem_gpr_write_addr_reg[0]\ => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_2\,
      mem_gpr_write_reg => mem_gpr_write_reg,
      mem_valid_reg => mem_valid_reg,
      of_instr_ii_10 => of_instr_ii_10,
      of_predecode(0) => \^of_predecode\(0),
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg_1
    );
\Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_161
     port map (
      I041_out_46 => I041_out_46,
      I139_out_47 => I139_out_47,
      of_instr_ii_10 => of_instr_ii_10,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[33].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_162
     port map (
      Clk => Clk,
      \EX_Branch_CMP_Op1_reg[31]\ => \EX_Branch_CMP_Op1_reg[31]\,
      \EX_Branch_CMP_Op1_reg[31]_0\ => \EX_Branch_CMP_Op1_reg[31]_0\,
      \ex_gpr_write_addr_reg[3]\ => \ex_gpr_write_addr_reg[3]\,
      \mem_gpr_write_addr_reg[0]\ => \mem_gpr_write_addr_reg[0]\,
      of_instr_ii_9 => of_instr_ii_9,
      of_predecode(0) => \^of_predecode\(1),
      sync_reset => sync_reset,
      \wb_gpr_write_addr_reg[3]\ => \wb_gpr_write_addr_reg[3]\
    );
\Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_163
     port map (
      I037_out_48 => I037_out_48,
      I135_out_49 => I135_out_49,
      of_instr_ii_9 => of_instr_ii_9,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[34].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_164
     port map (
      Clk => Clk,
      of_instr_ii_8 => of_instr_ii_8,
      of_predecode(0) => \^of_predecode\(2),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_165
     port map (
      I033_out_50 => I033_out_50,
      I131_out_51 => I131_out_51,
      of_instr_ii_8 => of_instr_ii_8,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[35].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_166
     port map (
      Clk => Clk,
      of_instr_ii_7 => of_instr_ii_7,
      of_predecode(0) => \^of_predecode\(3),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_167
     port map (
      I029_out_52 => I029_out_52,
      I127_out_53 => I127_out_53,
      of_instr_ii_7 => of_instr_ii_7,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[36].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_168
     port map (
      Clk => Clk,
      of_instr_ii_6 => of_instr_ii_6,
      of_predecode(0) => \^of_predecode\(4),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_169
     port map (
      I025_out_54 => I025_out_54,
      I123_out_55 => I123_out_55,
      of_instr_ii_6 => of_instr_ii_6,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[37].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_170
     port map (
      Clk => Clk,
      of_instr_ii_5 => of_instr_ii_5,
      of_predecode(0) => \^of_predecode\(5),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_171
     port map (
      I021_out_56 => I021_out_56,
      I119_out_57 => I119_out_57,
      of_instr_ii_5 => of_instr_ii_5,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[38].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_172
     port map (
      Clk => Clk,
      of_instr_ii_4 => of_instr_ii_4,
      of_predecode(0) => \^of_predecode\(6),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_173
     port map (
      I017_out_58 => I017_out_58,
      I115_out_59 => I115_out_59,
      of_instr_ii_4 => of_instr_ii_4,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[39].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_174
     port map (
      Clk => Clk,
      of_instr_ii_3 => of_instr_ii_3,
      of_predecode(0) => \^of_predecode\(7),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_175
     port map (
      I013_out_60 => I013_out_60,
      I111_out_61 => I111_out_61,
      of_instr_ii_3 => of_instr_ii_3,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[3].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_176
     port map (
      Clk => Clk,
      D(3 downto 1) => \^d\(31 downto 29),
      D(0) => \^d\(10),
      \EX_ALU_Op_reg[0]\ => \EX_ALU_Op_reg[0]\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_10\,
      ex_alu_sel_logic_i_reg => ex_alu_sel_logic_i_reg,
      \ex_instr_reg[3]\(0) => \^d\(28),
      of_instr_ii_39 => of_instr_ii_39,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_177
     port map (
      I0157_out => I0157_out,
      I1155_out => I1155_out,
      of_instr_ii_39 => of_instr_ii_39,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[40].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_178
     port map (
      Clk => Clk,
      of_instr_ii_2 => of_instr_ii_2,
      of_predecode(0) => \^of_predecode\(8),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_179
     port map (
      I09_out_62 => I09_out_62,
      I17_out_63 => I17_out_63,
      of_instr_ii_2 => of_instr_ii_2,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[41].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_180
     port map (
      Clk => Clk,
      of_instr_ii_1 => of_instr_ii_1,
      of_predecode(0) => \^of_predecode\(9),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_181
     port map (
      I05_out_64 => I05_out_64,
      I13_out_65 => I13_out_65,
      of_instr_ii_1 => of_instr_ii_1,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[42].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_182
     port map (
      Clk => Clk,
      of_instr_ii_0 => of_instr_ii_0,
      of_predecode(0) => \^of_predecode\(10),
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_183
     port map (
      I0_66 => I0_66,
      I1_67 => I1_67,
      IReady => IReady,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg\ => \Performace_Debug_Control.dbg_freeze_nohalt_reg\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg_0\,
      \Using_FPGA.Native_0\ => \^using_fpga.native_1\,
      if_missed_fetch => if_missed_fetch,
      of_instr_ii_0 => of_instr_ii_0,
      of_pause_reg => of_pause_reg,
      \wb_exception_kind_i_reg[30]\ => \wb_exception_kind_i_reg[30]\
    );
\Instruction_Prefetch_Mux[4].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_184
     port map (
      Clk => Clk,
      D(0) => \^d\(27),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_8\,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_gpr_write => ex_gpr_write,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_dbg_reg => ex_gpr_write_dbg_reg,
      ex_gpr_write_reg => ex_gpr_write_reg,
      ex_gpr_write_reg_0 => ex_gpr_write_reg_0,
      of_instr_ii_38 => of_instr_ii_38,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg_0
    );
\Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_185
     port map (
      I0153_out => I0153_out,
      I1151_out => I1151_out,
      of_instr_ii_38 => of_instr_ii_38,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[5].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_186
     port map (
      Clk => Clk,
      D(0) => \^d\(26),
      of_instr_ii_37 => of_instr_ii_37,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_187
     port map (
      I0149_out => I0149_out,
      I1147_out => I1147_out,
      of_instr_ii_37 => of_instr_ii_37,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[6].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_188
     port map (
      Clk => Clk,
      D(0) => \^d\(25),
      \EX_Op3_reg[31]\ => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_2\,
      Q(1 downto 0) => Q(1 downto 0),
      \Using_FPGA.Native_0\(0) => \^d\(24),
      ex_branch_with_delayslot_i => \^ex_branch_with_delayslot_i\,
      ex_branch_with_delayslot_i_reg => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_1\,
      \mem_gpr_write_addr_reg[4]\ => \mem_gpr_write_addr_reg[4]\,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_instr_ii_36 => of_instr_ii_36,
      of_pause_reg => of_pause_reg,
      of_predecode(0) => \^of_predecode\(0),
      sync_reset => sync_reset,
      \wb_exception_kind_i_reg[30]\ => \wb_exception_kind_i_reg[30]\
    );
\Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_189
     port map (
      I0145_out => I0145_out,
      I1143_out => I1143_out,
      of_instr_ii_36 => of_instr_ii_36,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[7].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_190
     port map (
      Clk => Clk,
      D(0) => \^d\(24),
      of_instr_ii_35 => of_instr_ii_35,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_191
     port map (
      I0141_out => I0141_out,
      I1139_out => I1139_out,
      of_instr_ii_35 => of_instr_ii_35,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[8].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_192
     port map (
      Clk => Clk,
      D(0) => \^d\(23),
      of_instr_ii_34 => of_instr_ii_34,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_193
     port map (
      I0137_out => I0137_out,
      I1135_out => I1135_out,
      of_instr_ii_34 => of_instr_ii_34,
      of_pause_reg => of_pause_reg
    );
\Instruction_Prefetch_Mux[9].Gen_Instr_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_194
     port map (
      Clk => Clk,
      D(0) => \^d\(22),
      of_instr_ii_33 => of_instr_ii_33,
      sync_reset => sync_reset
    );
\Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_195
     port map (
      I0133_out => I0133_out,
      I1131_out => I1131_out,
      of_instr_ii_33 => of_instr_ii_33,
      of_pause_reg => of_pause_reg
    );
Last_Sel_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      sel_input_i_0 => sel_input_i_0,
      sync_reset => sync_reset
    );
Mux_Select_Empty_LUT6: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6\
     port map (
      I4_3 => I4_3,
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => \^using_fpga.native_1\,
      of_pause_reg => of_pause_reg,
      sel_input_i_0 => sel_input_i_0
    );
Mux_Select_OF_Valid_LUT6: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8\
     port map (
      I4_3 => I4_3,
      I5 => I5,
      \Using_FPGA.Native_0\ => \^using_fpga.native\,
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      if_missed_fetch_reg => \^using_fpga.native_1\,
      of_Valid_II => of_Valid_II,
      of_pause_reg => of_pause_reg
    );
OF_Valid_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_196
     port map (
      Clk => Clk,
      of_Valid_II => of_Valid_II,
      of_valid => of_valid,
      sync_reset => sync_reset
    );
ex_branch_with_delayslot_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Instruction_Prefetch_Mux[6].Gen_Instr_DFF_n_1\,
      Q => \^ex_branch_with_delayslot_i\,
      R => '0'
    );
\ibuffer_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(0),
      Q => \Using_FPGA.Native_3\(0)
    );
\ibuffer_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(10),
      Q => \Using_FPGA.Native_3\(10)
    );
\ibuffer_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(11),
      Q => \Using_FPGA.Native_3\(11)
    );
\ibuffer_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(12),
      Q => \Using_FPGA.Native_3\(12)
    );
\ibuffer_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(13),
      Q => \Using_FPGA.Native_3\(13)
    );
\ibuffer_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(14),
      Q => \Using_FPGA.Native_3\(14)
    );
\ibuffer_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(15),
      Q => \Using_FPGA.Native_3\(15)
    );
\ibuffer_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(16),
      Q => \Using_FPGA.Native_3\(16)
    );
\ibuffer_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(17),
      Q => \Using_FPGA.Native_3\(17)
    );
\ibuffer_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(18),
      Q => \Using_FPGA.Native_3\(18)
    );
\ibuffer_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(19),
      Q => \Using_FPGA.Native_3\(19)
    );
\ibuffer_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(1),
      Q => \Using_FPGA.Native_3\(1)
    );
\ibuffer_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(20),
      Q => \Using_FPGA.Native_3\(20)
    );
\ibuffer_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(21),
      Q => \Using_FPGA.Native_3\(21)
    );
\ibuffer_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(0),
      Q => \Using_FPGA.Native_3\(22)
    );
\ibuffer_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(1),
      Q => \Using_FPGA.Native_3\(23)
    );
\ibuffer_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(2),
      Q => \Using_FPGA.Native_3\(24)
    );
\ibuffer_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(3),
      Q => \Using_FPGA.Native_3\(25)
    );
\ibuffer_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(4),
      Q => \Using_FPGA.Native_3\(26)
    );
\ibuffer_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(5),
      Q => \Using_FPGA.Native_3\(27)
    );
\ibuffer_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(6),
      Q => \Using_FPGA.Native_3\(28)
    );
\ibuffer_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(7),
      Q => \Using_FPGA.Native_3\(29)
    );
\ibuffer_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(2),
      Q => \Using_FPGA.Native_3\(2)
    );
\ibuffer_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(8),
      Q => \Using_FPGA.Native_3\(30)
    );
\ibuffer_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(9),
      Q => \Using_FPGA.Native_3\(31)
    );
\ibuffer_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(22),
      Q => \Using_FPGA.Native_3\(32)
    );
\ibuffer_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(23),
      Q => \Using_FPGA.Native_3\(33)
    );
\ibuffer_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(24),
      Q => \Using_FPGA.Native_3\(34)
    );
\ibuffer_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(25),
      Q => \Using_FPGA.Native_3\(35)
    );
\ibuffer_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(26),
      Q => \Using_FPGA.Native_3\(36)
    );
\ibuffer_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(27),
      Q => \Using_FPGA.Native_3\(37)
    );
\ibuffer_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(28),
      Q => \Using_FPGA.Native_3\(38)
    );
\ibuffer_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(29),
      Q => \Using_FPGA.Native_3\(39)
    );
\ibuffer_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(3),
      Q => \Using_FPGA.Native_3\(3)
    );
\ibuffer_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(30),
      Q => \Using_FPGA.Native_3\(40)
    );
\ibuffer_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(31),
      Q => \Using_FPGA.Native_3\(41)
    );
\ibuffer_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(32),
      Q => \Using_FPGA.Native_3\(42)
    );
\ibuffer_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(4),
      Q => \Using_FPGA.Native_3\(4)
    );
\ibuffer_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(5),
      Q => \Using_FPGA.Native_3\(5)
    );
\ibuffer_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(6),
      Q => \Using_FPGA.Native_3\(6)
    );
\ibuffer_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(7),
      Q => \Using_FPGA.Native_3\(7)
    );
\ibuffer_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(8),
      Q => \Using_FPGA.Native_3\(8)
    );
\ibuffer_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => if_pre_buffer_addr(0),
      A1 => \^addr\(0),
      A2 => '0',
      A3 => '0',
      CE => \^using_fpga.native_1\,
      CLK => Clk,
      D => \in\(9),
      Q => \Using_FPGA.Native_3\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module is
  port (
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \Embedded_Trace.rdaddr_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \trace_din_all_reg[0]\ : in STD_LOGIC_VECTOR ( 143 downto 0 );
    \Embedded_Trace.trace_wen_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module is
  signal data_out : STD_LOGIC_VECTOR ( 0 to 139 );
begin
\Using_B36_S36.The_BRAMs[0].RAMB36_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36
     port map (
      Clk => Clk,
      \Embedded_Trace.trace_wen_reg[0]\(3 downto 2) => \Embedded_Trace.trace_wen_reg[0]\(7 downto 6),
      \Embedded_Trace.trace_wen_reg[0]\(1 downto 0) => \Embedded_Trace.trace_wen_reg[0]\(3 downto 2),
      Q(8 downto 0) => Q(8 downto 0),
      data_out(71) => data_out(0),
      data_out(70) => data_out(1),
      data_out(69) => data_out(2),
      data_out(68) => data_out(3),
      data_out(67) => data_out(4),
      data_out(66) => data_out(5),
      data_out(65) => data_out(6),
      data_out(64) => data_out(7),
      data_out(63) => data_out(8),
      data_out(62) => data_out(9),
      data_out(61) => data_out(10),
      data_out(60) => data_out(11),
      data_out(59) => data_out(12),
      data_out(58) => data_out(13),
      data_out(57) => data_out(14),
      data_out(56) => data_out(15),
      data_out(55) => data_out(16),
      data_out(54) => data_out(17),
      data_out(53) => data_out(18),
      data_out(52) => data_out(19),
      data_out(51) => data_out(20),
      data_out(50) => data_out(21),
      data_out(49) => data_out(22),
      data_out(48) => data_out(23),
      data_out(47) => data_out(24),
      data_out(46) => data_out(25),
      data_out(45) => data_out(26),
      data_out(44) => data_out(27),
      data_out(43) => data_out(28),
      data_out(42) => data_out(29),
      data_out(41) => data_out(30),
      data_out(40) => data_out(31),
      data_out(39) => data_out(64),
      data_out(38) => data_out(65),
      data_out(37) => data_out(66),
      data_out(36) => data_out(67),
      data_out(35) => data_out(72),
      data_out(34) => data_out(73),
      data_out(33) => data_out(74),
      data_out(32) => data_out(75),
      data_out(31) => data_out(76),
      data_out(30) => data_out(77),
      data_out(29) => data_out(78),
      data_out(28) => data_out(79),
      data_out(27) => data_out(80),
      data_out(26) => data_out(81),
      data_out(25) => data_out(82),
      data_out(24) => data_out(83),
      data_out(23) => data_out(84),
      data_out(22) => data_out(85),
      data_out(21) => data_out(86),
      data_out(20) => data_out(87),
      data_out(19) => data_out(88),
      data_out(18) => data_out(89),
      data_out(17) => data_out(90),
      data_out(16) => data_out(91),
      data_out(15) => data_out(92),
      data_out(14) => data_out(93),
      data_out(13) => data_out(94),
      data_out(12) => data_out(95),
      data_out(11) => data_out(96),
      data_out(10) => data_out(97),
      data_out(9) => data_out(98),
      data_out(8) => data_out(99),
      data_out(7) => data_out(100),
      data_out(6) => data_out(101),
      data_out(5) => data_out(102),
      data_out(4) => data_out(103),
      data_out(3) => data_out(136),
      data_out(2) => data_out(137),
      data_out(1) => data_out(138),
      data_out(0) => data_out(139),
      \trace_din_all_reg[0]\(71 downto 36) => \trace_din_all_reg[0]\(143 downto 108),
      \trace_din_all_reg[0]\(35 downto 0) => \trace_din_all_reg[0]\(71 downto 36)
    );
\Using_B36_S36.The_BRAMs[1].RAMB36_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_30
     port map (
      Clk => Clk,
      D(17 downto 0) => D(17 downto 0),
      \Embedded_Trace.rdaddr_reg\(2 downto 0) => \Embedded_Trace.rdaddr_reg\(2 downto 0),
      \Embedded_Trace.trace_wen_reg[4]\(3 downto 2) => \Embedded_Trace.trace_wen_reg[0]\(5 downto 4),
      \Embedded_Trace.trace_wen_reg[4]\(1 downto 0) => \Embedded_Trace.trace_wen_reg[0]\(1 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      \Using_FPGA.Native_0\(71) => data_out(0),
      \Using_FPGA.Native_0\(70) => data_out(1),
      \Using_FPGA.Native_0\(69) => data_out(2),
      \Using_FPGA.Native_0\(68) => data_out(3),
      \Using_FPGA.Native_0\(67) => data_out(4),
      \Using_FPGA.Native_0\(66) => data_out(5),
      \Using_FPGA.Native_0\(65) => data_out(6),
      \Using_FPGA.Native_0\(64) => data_out(7),
      \Using_FPGA.Native_0\(63) => data_out(8),
      \Using_FPGA.Native_0\(62) => data_out(9),
      \Using_FPGA.Native_0\(61) => data_out(10),
      \Using_FPGA.Native_0\(60) => data_out(11),
      \Using_FPGA.Native_0\(59) => data_out(12),
      \Using_FPGA.Native_0\(58) => data_out(13),
      \Using_FPGA.Native_0\(57) => data_out(14),
      \Using_FPGA.Native_0\(56) => data_out(15),
      \Using_FPGA.Native_0\(55) => data_out(16),
      \Using_FPGA.Native_0\(54) => data_out(17),
      \Using_FPGA.Native_0\(53) => data_out(18),
      \Using_FPGA.Native_0\(52) => data_out(19),
      \Using_FPGA.Native_0\(51) => data_out(20),
      \Using_FPGA.Native_0\(50) => data_out(21),
      \Using_FPGA.Native_0\(49) => data_out(22),
      \Using_FPGA.Native_0\(48) => data_out(23),
      \Using_FPGA.Native_0\(47) => data_out(24),
      \Using_FPGA.Native_0\(46) => data_out(25),
      \Using_FPGA.Native_0\(45) => data_out(26),
      \Using_FPGA.Native_0\(44) => data_out(27),
      \Using_FPGA.Native_0\(43) => data_out(28),
      \Using_FPGA.Native_0\(42) => data_out(29),
      \Using_FPGA.Native_0\(41) => data_out(30),
      \Using_FPGA.Native_0\(40) => data_out(31),
      \Using_FPGA.Native_0\(39) => data_out(64),
      \Using_FPGA.Native_0\(38) => data_out(65),
      \Using_FPGA.Native_0\(37) => data_out(66),
      \Using_FPGA.Native_0\(36) => data_out(67),
      \Using_FPGA.Native_0\(35) => data_out(72),
      \Using_FPGA.Native_0\(34) => data_out(73),
      \Using_FPGA.Native_0\(33) => data_out(74),
      \Using_FPGA.Native_0\(32) => data_out(75),
      \Using_FPGA.Native_0\(31) => data_out(76),
      \Using_FPGA.Native_0\(30) => data_out(77),
      \Using_FPGA.Native_0\(29) => data_out(78),
      \Using_FPGA.Native_0\(28) => data_out(79),
      \Using_FPGA.Native_0\(27) => data_out(80),
      \Using_FPGA.Native_0\(26) => data_out(81),
      \Using_FPGA.Native_0\(25) => data_out(82),
      \Using_FPGA.Native_0\(24) => data_out(83),
      \Using_FPGA.Native_0\(23) => data_out(84),
      \Using_FPGA.Native_0\(22) => data_out(85),
      \Using_FPGA.Native_0\(21) => data_out(86),
      \Using_FPGA.Native_0\(20) => data_out(87),
      \Using_FPGA.Native_0\(19) => data_out(88),
      \Using_FPGA.Native_0\(18) => data_out(89),
      \Using_FPGA.Native_0\(17) => data_out(90),
      \Using_FPGA.Native_0\(16) => data_out(91),
      \Using_FPGA.Native_0\(15) => data_out(92),
      \Using_FPGA.Native_0\(14) => data_out(93),
      \Using_FPGA.Native_0\(13) => data_out(94),
      \Using_FPGA.Native_0\(12) => data_out(95),
      \Using_FPGA.Native_0\(11) => data_out(96),
      \Using_FPGA.Native_0\(10) => data_out(97),
      \Using_FPGA.Native_0\(9) => data_out(98),
      \Using_FPGA.Native_0\(8) => data_out(99),
      \Using_FPGA.Native_0\(7) => data_out(100),
      \Using_FPGA.Native_0\(6) => data_out(101),
      \Using_FPGA.Native_0\(5) => data_out(102),
      \Using_FPGA.Native_0\(4) => data_out(103),
      \Using_FPGA.Native_0\(3) => data_out(136),
      \Using_FPGA.Native_0\(2) => data_out(137),
      \Using_FPGA.Native_0\(1) => data_out(138),
      \Using_FPGA.Native_0\(0) => data_out(139),
      \trace_din_all_reg[36]\(71 downto 36) => \trace_din_all_reg[0]\(107 downto 72),
      \trace_din_all_reg[36]\(35 downto 0) => \trace_din_all_reg[0]\(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti is
  port (
    GPR_Op1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    DID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \WB_MEM_Result_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[20]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[26]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti is
begin
\Using_LUT6.All_RAM32M[0].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M
     port map (
      Clk => Clk,
      DID(1 downto 0) => DID(1 downto 0),
      GPR_Op1(1) => GPR_Op1(0),
      GPR_Op1(0) => GPR_Op1(1),
      GPR_Op2(1) => GPR_Op2(0),
      GPR_Op2(0) => GPR_Op2(1),
      GPR_Op3(1) => GPR_Op3(0),
      GPR_Op3(0) => GPR_Op3(1),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[10].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_371
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(20),
      GPR_Op1(0) => GPR_Op1(21),
      GPR_Op2(1) => GPR_Op2(20),
      GPR_Op2(0) => GPR_Op2(21),
      GPR_Op3(1) => GPR_Op3(20),
      GPR_Op3(0) => GPR_Op3(21),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[20]\(1 downto 0) => \WB_MEM_Result_reg[20]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[11].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_372
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(22),
      GPR_Op1(0) => GPR_Op1(23),
      GPR_Op2(1) => GPR_Op2(22),
      GPR_Op2(0) => GPR_Op2(23),
      GPR_Op3(1) => GPR_Op3(22),
      GPR_Op3(0) => GPR_Op3(23),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[22]\(1 downto 0) => \WB_MEM_Result_reg[22]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[12].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_373
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(24),
      GPR_Op1(0) => GPR_Op1(25),
      GPR_Op2(1) => GPR_Op2(24),
      GPR_Op2(0) => GPR_Op2(25),
      GPR_Op3(1) => GPR_Op3(24),
      GPR_Op3(0) => GPR_Op3(25),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[24]\(1 downto 0) => \WB_MEM_Result_reg[24]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[13].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_374
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(26),
      GPR_Op1(0) => GPR_Op1(27),
      GPR_Op2(1) => GPR_Op2(26),
      GPR_Op2(0) => GPR_Op2(27),
      GPR_Op3(1) => GPR_Op3(26),
      GPR_Op3(0) => GPR_Op3(27),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[26]\(1 downto 0) => \WB_MEM_Result_reg[26]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[14].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_375
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(28),
      GPR_Op1(0) => GPR_Op1(29),
      GPR_Op2(1) => GPR_Op2(28),
      GPR_Op2(0) => GPR_Op2(29),
      GPR_Op3(1) => GPR_Op3(28),
      GPR_Op3(0) => GPR_Op3(29),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[28]\(1 downto 0) => \WB_MEM_Result_reg[28]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[15].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_376
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(30),
      GPR_Op1(0) => GPR_Op1(31),
      GPR_Op2(1) => GPR_Op2(30),
      GPR_Op2(0) => GPR_Op2(31),
      GPR_Op3(1) => GPR_Op3(30),
      GPR_Op3(0) => GPR_Op3(31),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[30]\(1 downto 0) => \WB_MEM_Result_reg[30]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[1].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_377
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(2),
      GPR_Op1(0) => GPR_Op1(3),
      GPR_Op2(1) => GPR_Op2(2),
      GPR_Op2(0) => GPR_Op2(3),
      GPR_Op3(1) => GPR_Op3(2),
      GPR_Op3(0) => GPR_Op3(3),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[2]\(1 downto 0) => \WB_MEM_Result_reg[2]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[2].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_378
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(4),
      GPR_Op1(0) => GPR_Op1(5),
      GPR_Op2(1) => GPR_Op2(4),
      GPR_Op2(0) => GPR_Op2(5),
      GPR_Op3(1) => GPR_Op3(4),
      GPR_Op3(0) => GPR_Op3(5),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[4]\(1 downto 0) => \WB_MEM_Result_reg[4]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[3].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_379
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(6),
      GPR_Op1(0) => GPR_Op1(7),
      GPR_Op2(1) => GPR_Op2(6),
      GPR_Op2(0) => GPR_Op2(7),
      GPR_Op3(1) => GPR_Op3(6),
      GPR_Op3(0) => GPR_Op3(7),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[6]\(1 downto 0) => \WB_MEM_Result_reg[6]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[4].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_380
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(8),
      GPR_Op1(0) => GPR_Op1(9),
      GPR_Op2(1) => GPR_Op2(8),
      GPR_Op2(0) => GPR_Op2(9),
      GPR_Op3(1) => GPR_Op3(8),
      GPR_Op3(0) => GPR_Op3(9),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[8]\(1 downto 0) => \WB_MEM_Result_reg[8]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[5].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_381
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(10),
      GPR_Op1(0) => GPR_Op1(11),
      GPR_Op2(1) => GPR_Op2(10),
      GPR_Op2(0) => GPR_Op2(11),
      GPR_Op3(1) => GPR_Op3(10),
      GPR_Op3(0) => GPR_Op3(11),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[10]\(1 downto 0) => \WB_MEM_Result_reg[10]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[6].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_382
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(12),
      GPR_Op1(0) => GPR_Op1(13),
      GPR_Op2(1) => GPR_Op2(12),
      GPR_Op2(0) => GPR_Op2(13),
      GPR_Op3(1) => GPR_Op3(12),
      GPR_Op3(0) => GPR_Op3(13),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[12]\(1 downto 0) => \WB_MEM_Result_reg[12]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[7].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_383
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(14),
      GPR_Op1(0) => GPR_Op1(15),
      GPR_Op2(1) => GPR_Op2(14),
      GPR_Op2(0) => GPR_Op2(15),
      GPR_Op3(1) => GPR_Op3(14),
      GPR_Op3(0) => GPR_Op3(15),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[14]\(1 downto 0) => \WB_MEM_Result_reg[14]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[8].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_384
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(16),
      GPR_Op1(0) => GPR_Op1(17),
      GPR_Op2(1) => GPR_Op2(16),
      GPR_Op2(0) => GPR_Op2(17),
      GPR_Op3(1) => GPR_Op3(16),
      GPR_Op3(0) => GPR_Op3(17),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[16]\(1 downto 0) => \WB_MEM_Result_reg[16]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
\Using_LUT6.All_RAM32M[9].ram32m_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_385
     port map (
      Clk => Clk,
      GPR_Op1(1) => GPR_Op1(18),
      GPR_Op1(0) => GPR_Op1(19),
      GPR_Op2(1) => GPR_Op2(18),
      GPR_Op2(0) => GPR_Op2(19),
      GPR_Op3(1) => GPR_Op3(18),
      GPR_Op3(0) => GPR_Op3(19),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[18]\(1 downto 0) => \WB_MEM_Result_reg[18]\(1 downto 0),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4 downto 0) => of_imm_data(4 downto 0),
      wb_exception_i_reg => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti is
  port (
    ex_op1_zero : out STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    \Zero_Detecting[0].nibble_Zero_reg\ : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti is
  signal S : STD_LOGIC;
  signal \Zero_Detecting[2].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[3].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[4].nibble_Zero_reg\ : STD_LOGIC;
  signal \Zero_Detecting[5].nibble_Zero_reg\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal zero_CI_0 : STD_LOGIC;
  signal zero_CI_1 : STD_LOGIC;
  signal zero_CI_2 : STD_LOGIC;
  signal zero_CI_3 : STD_LOGIC;
  signal zero_CI_4 : STD_LOGIC;
  signal zero_CI_5 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
Part_Of_Zero_Carry_Start: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_364
     port map (
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      lopt => \^lopt\,
      lopt_1 => ex_op1_cmp_equal_n,
      lopt_2 => \Zero_Detecting[0].nibble_Zero_reg\,
      lopt_3 => \^lopt_1\,
      lopt_4 => S,
      lopt_5 => \^lopt_2\,
      lopt_6 => \Zero_Detecting[2].nibble_Zero_reg\,
      zero_CI_0 => zero_CI_0
    );
\Zero_Detecting[0].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_365
     port map (
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => \^lopt\,
      zero_CI_0 => zero_CI_0,
      zero_CI_1 => zero_CI_1
    );
\Zero_Detecting[1].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_366
     port map (
      S => S,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => \^lopt_1\,
      zero_CI_1 => zero_CI_1,
      zero_CI_2 => zero_CI_2
    );
\Zero_Detecting[2].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_367
     port map (
      \Zero_Detecting[2].nibble_Zero_reg\ => \Zero_Detecting[2].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => \^lopt_2\,
      zero_CI_2 => zero_CI_2,
      zero_CI_3 => zero_CI_3
    );
\Zero_Detecting[3].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_368
     port map (
      \Zero_Detecting[3].nibble_Zero_reg\ => \Zero_Detecting[3].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => lopt_3,
      lopt_1 => \Zero_Detecting[4].nibble_Zero_reg\,
      lopt_2 => lopt_4,
      lopt_3 => \Zero_Detecting[5].nibble_Zero_reg\,
      lopt_4 => lopt_5,
      lopt_5 => lopt_6,
      lopt_6 => lopt_7,
      zero_CI_3 => zero_CI_3,
      zero_CI_4 => zero_CI_4
    );
\Zero_Detecting[4].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_369
     port map (
      \Zero_Detecting[4].nibble_Zero_reg\ => \Zero_Detecting[4].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      lopt => lopt_3,
      zero_CI_4 => zero_CI_4,
      zero_CI_5 => zero_CI_5
    );
\Zero_Detecting[5].I_Part_Of_Zero_Detect\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_370
     port map (
      \Zero_Detecting[5].nibble_Zero_reg\ => \Zero_Detecting[5].nibble_Zero_reg\,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      lopt => lopt_4,
      zero_CI_5 => zero_CI_5
    );
\nibble_Zero0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(4),
      O => S
    );
\nibble_Zero0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(11),
      I3 => Q(6),
      I4 => Q(9),
      I5 => Q(10),
      O => \Zero_Detecting[2].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(17),
      I3 => Q(12),
      I4 => Q(15),
      I5 => Q(16),
      O => \Zero_Detecting[3].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(23),
      I3 => Q(18),
      I4 => Q(21),
      I5 => Q(22),
      O => \Zero_Detecting[4].nibble_Zero_reg\
    );
\nibble_Zero0_inferred__4/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(29),
      I3 => Q(24),
      I4 => Q(27),
      I5 => Q(28),
      O => \Zero_Detecting[5].nibble_Zero_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  port (
    \Performace_Debug_Control.ex_dbg_hit_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 0 to 31 );
    Dbg_Clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[0]\ : in STD_LOGIC;
    S : in STD_LOGIC;
    normal_stop_i : in STD_LOGIC;
    dbg_clean_stop : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit is
  signal SRL16_MC15_1 : STD_LOGIC;
  signal SRL16_MC15_2 : STD_LOGIC;
  signal SRL16_MC15_3 : STD_LOGIC;
  signal SRL16_MC15_4 : STD_LOGIC;
  signal SRL16_MC15_5 : STD_LOGIC;
  signal SRL16_MC15_6 : STD_LOGIC;
  signal SRL16_MC15_7 : STD_LOGIC;
  signal SRL16_Sel_0 : STD_LOGIC;
  signal SRL16_Sel_1 : STD_LOGIC;
  signal SRL16_Sel_2 : STD_LOGIC;
  signal SRL16_Sel_3 : STD_LOGIC;
  signal SRL16_Sel_4 : STD_LOGIC;
  signal SRL16_Sel_5 : STD_LOGIC;
  signal SRL16_Sel_6 : STD_LOGIC;
  signal SRL16_Sel_7 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal hit_carry : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal which_pc : STD_LOGIC;
begin
\Compare[0].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_2
     port map (
      Q(0) => Q(0),
      SRL16_Sel_7 => SRL16_Sel_7,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => SRL16_Sel_6,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => SRL16_Sel_5,
      lopt_6 => lopt_4,
      lopt_7 => lopt_5,
      lopt_8 => SRL16_Sel_4
    );
\Compare[0].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_7 => SRL16_Sel_7,
      of_pc(3) => of_pc(28),
      of_pc(2) => of_pc(29),
      of_pc(1) => of_pc(30),
      of_pc(0) => of_pc(31),
      which_pc => which_pc
    );
\Compare[1].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_3
     port map (
      SRL16_Sel_6 => SRL16_Sel_6,
      carry_6 => carry_6,
      carry_7 => carry_7,
      lopt => lopt,
      lopt_1 => lopt_1
    );
\Compare[1].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_4
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_MC15_7 => SRL16_MC15_7,
      SRL16_Sel_6 => SRL16_Sel_6,
      of_pc(3) => of_pc(24),
      of_pc(2) => of_pc(25),
      of_pc(1) => of_pc(26),
      of_pc(0) => of_pc(27),
      which_pc => which_pc
    );
\Compare[2].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_5
     port map (
      SRL16_Sel_5 => SRL16_Sel_5,
      carry_5 => carry_5,
      carry_6 => carry_6,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\Compare[2].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_6
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_MC15_6 => SRL16_MC15_6,
      SRL16_Sel_5 => SRL16_Sel_5,
      of_pc(3) => of_pc(20),
      of_pc(2) => of_pc(21),
      of_pc(1) => of_pc(22),
      of_pc(0) => of_pc(23),
      which_pc => which_pc
    );
\Compare[3].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7
     port map (
      SRL16_Sel_4 => SRL16_Sel_4,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\Compare[3].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_8
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_MC15_5 => SRL16_MC15_5,
      SRL16_Sel_4 => SRL16_Sel_4,
      of_pc(3) => of_pc(16),
      of_pc(2) => of_pc(17),
      of_pc(1) => of_pc(18),
      of_pc(0) => of_pc(19),
      which_pc => which_pc
    );
\Compare[4].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9
     port map (
      SRL16_Sel_3 => SRL16_Sel_3,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => SRL16_Sel_2,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => SRL16_Sel_1,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => SRL16_Sel_0
    );
\Compare[4].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_10
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_MC15_4 => SRL16_MC15_4,
      SRL16_Sel_3 => SRL16_Sel_3,
      of_pc(3) => of_pc(12),
      of_pc(2) => of_pc(13),
      of_pc(1) => of_pc(14),
      of_pc(0) => of_pc(15),
      which_pc => which_pc
    );
\Compare[5].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11
     port map (
      SRL16_Sel_2 => SRL16_Sel_2,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Compare[5].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_12
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_MC15_3 => SRL16_MC15_3,
      SRL16_Sel_2 => SRL16_Sel_2,
      of_pc(3) => of_pc(8),
      of_pc(2) => of_pc(9),
      of_pc(1) => of_pc(10),
      of_pc(0) => of_pc(11),
      which_pc => which_pc
    );
\Compare[6].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13
     port map (
      SRL16_Sel_1 => SRL16_Sel_1,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_8,
      lopt_1 => lopt_9
    );
\Compare[6].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_14
     port map (
      Dbg_Clk => Dbg_Clk,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_MC15_2 => SRL16_MC15_2,
      SRL16_Sel_1 => SRL16_Sel_1,
      of_pc(3) => of_pc(4),
      of_pc(2) => of_pc(5),
      of_pc(1) => of_pc(6),
      of_pc(0) => of_pc(7),
      which_pc => which_pc
    );
\Compare[7].MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_15
     port map (
      SRL16_Sel_0 => SRL16_Sel_0,
      carry_0 => carry_0,
      carry_1 => carry_1,
      lopt => lopt_10,
      lopt_1 => lopt_11
    );
\Compare[7].SRLC16E_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_16
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDI => Dbg_TDI,
      SRL16_MC15_1 => SRL16_MC15_1,
      SRL16_Sel_0 => SRL16_Sel_0,
      of_pc(3) => of_pc(0),
      of_pc(2) => of_pc(1),
      of_pc(1) => of_pc(2),
      of_pc(0) => of_pc(3),
      which_pc => which_pc
    );
\Has_Trace.AND2B1L_Trace\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_17
     port map (
      D(0) => D(0),
      S => S,
      carry_0 => carry_0
    );
\Has_Trace.MUXCY_Trace\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_18
     port map (
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]\ => \Performace_Debug_Control.ex_dbg_hit_reg[0]\,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\,
      \Serial_Dbg_Intf.control_reg_reg[0]\ => \Serial_Dbg_Intf.control_reg_reg[0]\,
      dbg_clean_stop => dbg_clean_stop,
      hit_carry => hit_carry,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      normal_stop_i => normal_stop_i
    );
\The_First_BreakPoints.MUXCY_Post\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_19
     port map (
      carry_0 => carry_0,
      hit_carry => hit_carry,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => \Serial_Dbg_Intf.control_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and is
  port (
    of_PipeRun_carry_1 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    of_PipeRun_carry_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_102
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_56 is
  port (
    of_PipeRun_for_ce : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    of_Take_Interrupt_hold_reg : out STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : out STD_LOGIC;
    ex_valid_keep_reg : out STD_LOGIC;
    ex_first_cycle_reg : out STD_LOGIC;
    ex_jump_nodelay_reg : out STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_PipeRun_carry_1 : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC;
    \Performace_Debug_Control.normal_stop_i_reg\ : in STD_LOGIC;
    \Performace_Debug_Control.force_stop_i_reg\ : in STD_LOGIC;
    of_Take_Interrupt_hold_reg_0 : in STD_LOGIC;
    of_Take_Interrupt_hold : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_jump_hold_reg : in STD_LOGIC;
    ex_Take_Intr_or_Exc : in STD_LOGIC;
    ex_valid_keep : in STD_LOGIC;
    of_next_ex_valid : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_jump_nodelay_reg_0 : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    if_jump_nodelay_rst : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_56 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_56 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_101
     port map (
      \Performace_Debug_Control.force_stop_i_reg\ => \Performace_Debug_Control.force_stop_i_reg\,
      \Performace_Debug_Control.normal_stop_i_reg\ => \Performace_Debug_Control.normal_stop_i_reg\,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \Serial_Dbg_Intf.control_reg_reg[8]\,
      ex_Take_Intr_or_Exc => ex_Take_Intr_or_Exc,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      ex_first_cycle_reg => ex_first_cycle_reg,
      ex_jump_hold_reg => ex_jump_hold_reg,
      ex_jump_nodelay_reg => ex_jump_nodelay_reg,
      ex_jump_nodelay_reg_0 => ex_jump_nodelay_reg_0,
      ex_valid_keep => ex_valid_keep,
      ex_valid_keep_reg => ex_valid_keep_reg,
      if_jump_nodelay_rst => if_jump_nodelay_rst,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_Take_Interrupt_hold => of_Take_Interrupt_hold,
      of_Take_Interrupt_hold_reg => of_Take_Interrupt_hold_reg,
      of_Take_Interrupt_hold_reg_0 => of_Take_Interrupt_hold_reg_0,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_next_ex_valid => of_next_ex_valid,
      of_pause_reg => of_pause_reg,
      p_37_out => p_37_out,
      sync_reset => sync_reset,
      use_Reg_Neg_S_reg => of_PipeRun_for_ce,
      wb_exception_i_reg => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_57 is
  port (
    of_PipeRun_carry_10 : out STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_57 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_57 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_100
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_valid_reg => mem_valid_reg,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_58 is
  port (
    of_PipeRun_carry_9 : out STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    of_PipeRun_carry_10 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_58 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_58 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_99
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_59 is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_gpr_write_reg : out STD_LOGIC;
    mem_gpr_write_dbg_reg : out STD_LOGIC;
    of_set_MSR_IE_hold_reg : out STD_LOGIC;
    of_PipeRun_carry_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg\ : in STD_LOGIC;
    mem_gpr_write_reg_0 : in STD_LOGIC;
    ex_gpr_write_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    ex_gpr_write_dbg : in STD_LOGIC;
    mem_gpr_write_dbg : in STD_LOGIC;
    \ex_gpr_write_addr_reg[4]\ : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    of_set_MSR_IE_hold_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_59 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_59 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_98
     port map (
      E(0) => E(0),
      \Performace_Debug_Control.dbg_freeze_nohalt_reg\ => \Performace_Debug_Control.dbg_freeze_nohalt_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      ex_Interrupt_Brk_combo_reg => ex_Interrupt_Brk_combo_reg,
      \ex_gpr_write_addr_reg[4]\ => \ex_gpr_write_addr_reg[4]\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_reg => ex_gpr_write_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_gpr_write_dbg_reg => mem_gpr_write_dbg_reg,
      mem_gpr_write_reg => mem_gpr_write_reg,
      mem_gpr_write_reg_0 => mem_gpr_write_reg_0,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      of_pause_reg => of_pause_reg,
      of_set_MSR_IE_hold_reg => of_set_MSR_IE_hold_reg,
      of_set_MSR_IE_hold_reg_0 => of_set_MSR_IE_hold_reg_0,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_60 is
  port (
    of_PipeRun_carry_7 : out STD_LOGIC;
    of_pipe_ctrl_reg0 : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_60 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_60 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_97
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_61 is
  port (
    of_PipeRun_carry_6 : out STD_LOGIC;
    A : in STD_LOGIC;
    of_PipeRun_carry_7 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_61 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_61 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_96
     port map (
      A => A,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_62 is
  port (
    of_PipeRun_carry_5 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_6 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_62 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_62 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_95
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_63 is
  port (
    of_PipeRun_carry_4 : out STD_LOGIC;
    ex_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_63 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_63 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_94
     port map (
      ex_is_multi_or_load_instr_reg => ex_is_multi_or_load_instr_reg,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_64 is
  port (
    of_PipeRun_carry_3 : out STD_LOGIC;
    mem_is_multi_or_load_instr_reg : in STD_LOGIC;
    of_PipeRun_carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_64 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_64 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_93
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_65 is
  port (
    of_PipeRun_carry_2 : out STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    of_PipeRun_carry_3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_65 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_65 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_92
     port map (
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      lopt => lopt,
      lopt_1 => lopt_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_76 is
  port (
    if_pc_incr_carry1 : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    if_pc_incr_carry0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_76 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_76 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_91
     port map (
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performace_Debug_Control.dbg_stop_if_delay_i_reg\,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_77 is
  port (
    if_pc_incr_carry0 : out STD_LOGIC;
    if_valid : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_77 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_77 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_90
     port map (
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_valid => if_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_78 is
  port (
    CI : out STD_LOGIC;
    if_fetch_for_timing_optimization1 : in STD_LOGIC;
    if_pc_incr_carry1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_78 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_78 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_89
     port map (
      CI => CI,
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_79 is
  port (
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    mem_valid_reg : out STD_LOGIC;
    wb_valid_reg : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg\ : out STD_LOGIC;
    mem_wait_on_ready_N : in STD_LOGIC;
    mem_valid_reg_0 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    mem_exception_from_ex : in STD_LOGIC;
    flush_pipe : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    wb_piperun : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_79 : entity is "carry_and";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_79 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_82
     port map (
      \Performace_Debug_Control.dbg_state_nohalt_reg\ => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      Trace_WB_Jump_Taken_reg => Trace_WB_Jump_Taken_reg,
      \all_statistics_counters[2].ready_reg\ => \all_statistics_counters[2].ready_reg\,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      flush_pipe => flush_pipe,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_valid_reg => mem_valid_reg,
      mem_valid_reg_0 => mem_valid_reg_0,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      sync_reset => sync_reset,
      wb_exception_i_reg => wb_exception_i_reg,
      wb_piperun => wb_piperun,
      wb_valid_reg => wb_valid_reg,
      wb_valid_reg_0 => wb_valid_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or is
  port (
    mem_databus_ready : out STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY
     port map (
      S => S,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_databus_ready => mem_databus_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_80 is
  port (
    mem_wait_on_ready_N : out STD_LOGIC;
    S_68 : in STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_80 : entity is "carry_or";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_80 is
begin
MUXCY_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_81
     port map (
      S_68 => S_68,
      lopt => lopt,
      lopt_1 => lopt_1,
      mem_databus_ready => mem_databus_ready,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \Using_FPGA.DSP48E1_I1\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Clk : in STD_LOGIC;
    \Gen_Access_Counter.Count_reg[0][0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module is
begin
\Using_DSP48E1.DSP48E1_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1
     port map (
      Clk => Clk,
      D(16 downto 0) => D(16 downto 0),
      \Gen_Access_Counter.Count_reg[0][0]\(15 downto 0) => \Gen_Access_Counter.Count_reg[0][0]\(15 downto 0),
      \Using_FPGA.DSP48E1_I1_0\(47 downto 0) => \Using_FPGA.DSP48E1_I1\(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized1\ is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Using_FPGA.DSP48E1_I1\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized1\ : entity is "dsp_module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized1\ is
begin
\Using_DSP48E1.DSP48E1_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized1\
     port map (
      Clk => Clk,
      D(15 downto 0) => D(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      \Using_FPGA.DSP48E1_I1_0\(47 downto 0) => \Using_FPGA.DSP48E1_I1\(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized3\ is
  port (
    \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    c1_stop_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_write_select_reg[0]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized3\ : entity is "dsp_module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized3\ is
begin
\Using_DSP48E1.DSP48E1_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_DSP48E1__parameterized3\
     port map (
      CO(0) => CO(0),
      Clk => Clk,
      D(15 downto 0) => D(15 downto 0),
      DI(0) => DI(0),
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(15 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(15 downto 0),
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(14 downto 0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(14 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      S(0) => S(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14 downto 0) => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14 downto 0),
      c1_stop_valid => c1_stop_valid,
      \data_write_select_reg[0]\ => \data_write_select_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti is
  port (
    DI : out STD_LOGIC;
    \saved_pc_reg[30]\ : out STD_LOGIC;
    \saved_pc_reg[29]\ : out STD_LOGIC;
    \saved_pc_reg[28]\ : out STD_LOGIC;
    \saved_pc_reg[27]\ : out STD_LOGIC;
    \saved_pc_reg[26]\ : out STD_LOGIC;
    \saved_pc_reg[25]\ : out STD_LOGIC;
    \saved_pc_reg[24]\ : out STD_LOGIC;
    \saved_pc_reg[23]\ : out STD_LOGIC;
    \saved_pc_reg[22]\ : out STD_LOGIC;
    \saved_pc_reg[21]\ : out STD_LOGIC;
    \saved_pc_reg[20]\ : out STD_LOGIC;
    \saved_pc_reg[19]\ : out STD_LOGIC;
    \saved_pc_reg[18]\ : out STD_LOGIC;
    \saved_pc_reg[17]\ : out STD_LOGIC;
    \saved_pc_reg[16]\ : out STD_LOGIC;
    \saved_pc_reg[15]\ : out STD_LOGIC;
    \saved_pc_reg[14]\ : out STD_LOGIC;
    \saved_pc_reg[13]\ : out STD_LOGIC;
    \saved_pc_reg[12]\ : out STD_LOGIC;
    \saved_pc_reg[11]\ : out STD_LOGIC;
    \saved_pc_reg[10]\ : out STD_LOGIC;
    \saved_pc_reg[9]\ : out STD_LOGIC;
    \saved_pc_reg[8]\ : out STD_LOGIC;
    \saved_pc_reg[7]\ : out STD_LOGIC;
    \saved_pc_reg[6]\ : out STD_LOGIC;
    \saved_pc_reg[5]\ : out STD_LOGIC;
    \saved_pc_reg[4]\ : out STD_LOGIC;
    \saved_pc_reg[3]\ : out STD_LOGIC;
    \saved_pc_reg[2]\ : out STD_LOGIC;
    \saved_pc_reg[1]\ : out STD_LOGIC;
    \saved_pc_reg[0]\ : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    inside_handler_reg : out STD_LOGIC;
    stat_stop : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    \WB_MEM_Result_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \wb_MSR_i_reg[30]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_MSR_i_reg[29]\ : in STD_LOGIC;
    \wb_MSR_i_reg[28]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[26]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[20]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inside_handler : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti is
  signal \^di\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE_n_1\ : STD_LOGIC;
  signal addr_AddSub_0 : STD_LOGIC;
  signal addr_AddSub_1 : STD_LOGIC;
  signal addr_AddSub_10 : STD_LOGIC;
  signal addr_AddSub_11 : STD_LOGIC;
  signal addr_AddSub_12 : STD_LOGIC;
  signal addr_AddSub_13 : STD_LOGIC;
  signal addr_AddSub_14 : STD_LOGIC;
  signal addr_AddSub_15 : STD_LOGIC;
  signal addr_AddSub_16 : STD_LOGIC;
  signal addr_AddSub_17 : STD_LOGIC;
  signal addr_AddSub_18 : STD_LOGIC;
  signal addr_AddSub_19 : STD_LOGIC;
  signal addr_AddSub_2 : STD_LOGIC;
  signal addr_AddSub_20 : STD_LOGIC;
  signal addr_AddSub_21 : STD_LOGIC;
  signal addr_AddSub_22 : STD_LOGIC;
  signal addr_AddSub_23 : STD_LOGIC;
  signal addr_AddSub_24 : STD_LOGIC;
  signal addr_AddSub_25 : STD_LOGIC;
  signal addr_AddSub_26 : STD_LOGIC;
  signal addr_AddSub_27 : STD_LOGIC;
  signal addr_AddSub_28 : STD_LOGIC;
  signal addr_AddSub_29 : STD_LOGIC;
  signal addr_AddSub_3 : STD_LOGIC;
  signal addr_AddSub_30 : STD_LOGIC;
  signal addr_AddSub_31 : STD_LOGIC;
  signal addr_AddSub_4 : STD_LOGIC;
  signal addr_AddSub_5 : STD_LOGIC;
  signal addr_AddSub_6 : STD_LOGIC;
  signal addr_AddSub_7 : STD_LOGIC;
  signal addr_AddSub_8 : STD_LOGIC;
  signal addr_AddSub_9 : STD_LOGIC;
  signal carry_0 : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_10 : STD_LOGIC;
  signal carry_11 : STD_LOGIC;
  signal carry_12 : STD_LOGIC;
  signal carry_13 : STD_LOGIC;
  signal carry_14 : STD_LOGIC;
  signal carry_15 : STD_LOGIC;
  signal carry_16 : STD_LOGIC;
  signal carry_17 : STD_LOGIC;
  signal carry_18 : STD_LOGIC;
  signal carry_19 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_20 : STD_LOGIC;
  signal carry_21 : STD_LOGIC;
  signal carry_22 : STD_LOGIC;
  signal carry_23 : STD_LOGIC;
  signal carry_24 : STD_LOGIC;
  signal carry_25 : STD_LOGIC;
  signal carry_26 : STD_LOGIC;
  signal carry_27 : STD_LOGIC;
  signal carry_28 : STD_LOGIC;
  signal carry_29 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_30 : STD_LOGIC;
  signal carry_31 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal carry_8 : STD_LOGIC;
  signal carry_9 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^saved_pc_reg[0]\ : STD_LOGIC;
  signal \^saved_pc_reg[10]\ : STD_LOGIC;
  signal \^saved_pc_reg[11]\ : STD_LOGIC;
  signal \^saved_pc_reg[12]\ : STD_LOGIC;
  signal \^saved_pc_reg[13]\ : STD_LOGIC;
  signal \^saved_pc_reg[14]\ : STD_LOGIC;
  signal \^saved_pc_reg[15]\ : STD_LOGIC;
  signal \^saved_pc_reg[16]\ : STD_LOGIC;
  signal \^saved_pc_reg[17]\ : STD_LOGIC;
  signal \^saved_pc_reg[18]\ : STD_LOGIC;
  signal \^saved_pc_reg[19]\ : STD_LOGIC;
  signal \^saved_pc_reg[1]\ : STD_LOGIC;
  signal \^saved_pc_reg[20]\ : STD_LOGIC;
  signal \^saved_pc_reg[21]\ : STD_LOGIC;
  signal \^saved_pc_reg[22]\ : STD_LOGIC;
  signal \^saved_pc_reg[23]\ : STD_LOGIC;
  signal \^saved_pc_reg[24]\ : STD_LOGIC;
  signal \^saved_pc_reg[25]\ : STD_LOGIC;
  signal \^saved_pc_reg[26]\ : STD_LOGIC;
  signal \^saved_pc_reg[27]\ : STD_LOGIC;
  signal \^saved_pc_reg[28]\ : STD_LOGIC;
  signal \^saved_pc_reg[29]\ : STD_LOGIC;
  signal \^saved_pc_reg[2]\ : STD_LOGIC;
  signal \^saved_pc_reg[30]\ : STD_LOGIC;
  signal \^saved_pc_reg[3]\ : STD_LOGIC;
  signal \^saved_pc_reg[4]\ : STD_LOGIC;
  signal \^saved_pc_reg[5]\ : STD_LOGIC;
  signal \^saved_pc_reg[6]\ : STD_LOGIC;
  signal \^saved_pc_reg[7]\ : STD_LOGIC;
  signal \^saved_pc_reg[8]\ : STD_LOGIC;
  signal \^saved_pc_reg[9]\ : STD_LOGIC;
  signal wb_PC_II_0 : STD_LOGIC;
  signal wb_PC_II_1 : STD_LOGIC;
  signal wb_PC_II_10 : STD_LOGIC;
  signal wb_PC_II_11 : STD_LOGIC;
  signal wb_PC_II_12 : STD_LOGIC;
  signal wb_PC_II_13 : STD_LOGIC;
  signal wb_PC_II_14 : STD_LOGIC;
  signal wb_PC_II_15 : STD_LOGIC;
  signal wb_PC_II_16 : STD_LOGIC;
  signal wb_PC_II_17 : STD_LOGIC;
  signal wb_PC_II_18 : STD_LOGIC;
  signal wb_PC_II_19 : STD_LOGIC;
  signal wb_PC_II_2 : STD_LOGIC;
  signal wb_PC_II_20 : STD_LOGIC;
  signal wb_PC_II_21 : STD_LOGIC;
  signal wb_PC_II_22 : STD_LOGIC;
  signal wb_PC_II_23 : STD_LOGIC;
  signal wb_PC_II_24 : STD_LOGIC;
  signal wb_PC_II_25 : STD_LOGIC;
  signal wb_PC_II_26 : STD_LOGIC;
  signal wb_PC_II_27 : STD_LOGIC;
  signal wb_PC_II_28 : STD_LOGIC;
  signal wb_PC_II_29 : STD_LOGIC;
  signal wb_PC_II_3 : STD_LOGIC;
  signal wb_PC_II_30 : STD_LOGIC;
  signal wb_PC_II_31 : STD_LOGIC;
  signal wb_PC_II_4 : STD_LOGIC;
  signal wb_PC_II_5 : STD_LOGIC;
  signal wb_PC_II_6 : STD_LOGIC;
  signal wb_PC_II_7 : STD_LOGIC;
  signal wb_PC_II_8 : STD_LOGIC;
  signal wb_PC_II_9 : STD_LOGIC;
begin
  DI <= \^di\;
  \saved_pc_reg[0]\ <= \^saved_pc_reg[0]\;
  \saved_pc_reg[10]\ <= \^saved_pc_reg[10]\;
  \saved_pc_reg[11]\ <= \^saved_pc_reg[11]\;
  \saved_pc_reg[12]\ <= \^saved_pc_reg[12]\;
  \saved_pc_reg[13]\ <= \^saved_pc_reg[13]\;
  \saved_pc_reg[14]\ <= \^saved_pc_reg[14]\;
  \saved_pc_reg[15]\ <= \^saved_pc_reg[15]\;
  \saved_pc_reg[16]\ <= \^saved_pc_reg[16]\;
  \saved_pc_reg[17]\ <= \^saved_pc_reg[17]\;
  \saved_pc_reg[18]\ <= \^saved_pc_reg[18]\;
  \saved_pc_reg[19]\ <= \^saved_pc_reg[19]\;
  \saved_pc_reg[1]\ <= \^saved_pc_reg[1]\;
  \saved_pc_reg[20]\ <= \^saved_pc_reg[20]\;
  \saved_pc_reg[21]\ <= \^saved_pc_reg[21]\;
  \saved_pc_reg[22]\ <= \^saved_pc_reg[22]\;
  \saved_pc_reg[23]\ <= \^saved_pc_reg[23]\;
  \saved_pc_reg[24]\ <= \^saved_pc_reg[24]\;
  \saved_pc_reg[25]\ <= \^saved_pc_reg[25]\;
  \saved_pc_reg[26]\ <= \^saved_pc_reg[26]\;
  \saved_pc_reg[27]\ <= \^saved_pc_reg[27]\;
  \saved_pc_reg[28]\ <= \^saved_pc_reg[28]\;
  \saved_pc_reg[29]\ <= \^saved_pc_reg[29]\;
  \saved_pc_reg[2]\ <= \^saved_pc_reg[2]\;
  \saved_pc_reg[30]\ <= \^saved_pc_reg[30]\;
  \saved_pc_reg[3]\ <= \^saved_pc_reg[3]\;
  \saved_pc_reg[4]\ <= \^saved_pc_reg[4]\;
  \saved_pc_reg[5]\ <= \^saved_pc_reg[5]\;
  \saved_pc_reg[6]\ <= \^saved_pc_reg[6]\;
  \saved_pc_reg[7]\ <= \^saved_pc_reg[7]\;
  \saved_pc_reg[8]\ <= \^saved_pc_reg[8]\;
  \saved_pc_reg[9]\ <= \^saved_pc_reg[9]\;
CarryIn_MUXCY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300
     port map (
      CI => carry_0,
      lopt => lopt,
      lopt_1 => \^di\,
      lopt_10 => lopt_4,
      lopt_11 => lopt_5,
      lopt_2 => addr_AddSub_0,
      lopt_3 => lopt_1,
      lopt_4 => \^saved_pc_reg[30]\,
      lopt_5 => addr_AddSub_1,
      lopt_6 => lopt_2,
      lopt_7 => \^saved_pc_reg[29]\,
      lopt_8 => addr_AddSub_2,
      lopt_9 => lopt_3,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized97\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[0]\,
      addr_AddSub_31 => addr_AddSub_31,
      \mem_pc_i_reg[0]\(0) => \mem_pc_i_reg[0]\(31),
      wb_PC_II_31 => wb_PC_II_31,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_301
     port map (
      LO => carry_31,
      addr_AddSub_31 => addr_AddSub_31,
      wb_excep_return_addr(0) => wb_excep_return_addr(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[0]\ => \^saved_pc_reg[0]\,
      wb_PC_II_31 => wb_PC_II_31
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized77\
     port map (
      DI => \^saved_pc_reg[10]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_21,
      \mem_pc_i_reg[10]\(0) => \mem_pc_i_reg[0]\(21),
      wb_PC_II_21 => wb_PC_II_21,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_302
     port map (
      DI => \^saved_pc_reg[10]\,
      LO => carry_22,
      S => addr_AddSub_21,
      \Using_FPGA.Native\ => carry_21,
      lopt => lopt_31,
      lopt_1 => lopt_34,
      wb_excep_return_addr(0) => wb_excep_return_addr(10)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_303
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[10]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_21 => wb_PC_II_21
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized75\
     port map (
      DI => \^saved_pc_reg[11]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_20,
      \mem_pc_i_reg[11]\(0) => \mem_pc_i_reg[0]\(20),
      wb_PC_II_20 => wb_PC_II_20,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_304
     port map (
      DI => \^saved_pc_reg[11]\,
      LO => carry_21,
      S => addr_AddSub_20,
      \Using_FPGA.Native\ => carry_20,
      lopt => lopt_30,
      lopt_1 => lopt_33,
      wb_excep_return_addr(0) => wb_excep_return_addr(11)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_305
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[11]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_20 => wb_PC_II_20
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized73\
     port map (
      DI => \^saved_pc_reg[12]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_19,
      \mem_pc_i_reg[12]\(0) => \mem_pc_i_reg[0]\(19),
      wb_PC_II_19 => wb_PC_II_19,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_306
     port map (
      DI => \^saved_pc_reg[12]\,
      LO => carry_20,
      S => addr_AddSub_19,
      \Using_FPGA.Native\ => carry_19,
      lopt => lopt_30,
      lopt_1 => \^saved_pc_reg[11]\,
      lopt_10 => lopt_34,
      lopt_11 => lopt_35,
      lopt_2 => addr_AddSub_20,
      lopt_3 => lopt_31,
      lopt_4 => \^saved_pc_reg[10]\,
      lopt_5 => addr_AddSub_21,
      lopt_6 => lopt_32,
      lopt_7 => \^saved_pc_reg[9]\,
      lopt_8 => addr_AddSub_22,
      lopt_9 => lopt_33,
      wb_excep_return_addr(0) => wb_excep_return_addr(12)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_307
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[12]\,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[11]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[14]\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[13]\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_19 => wb_PC_II_19
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized71\
     port map (
      DI => \^saved_pc_reg[13]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_18,
      \mem_pc_i_reg[13]\(0) => \mem_pc_i_reg[0]\(18),
      wb_PC_II_18 => wb_PC_II_18,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_308
     port map (
      DI => \^saved_pc_reg[13]\,
      LO => carry_19,
      S => addr_AddSub_18,
      \Using_FPGA.Native\ => carry_18,
      lopt => lopt_26,
      lopt_1 => lopt_29,
      wb_excep_return_addr(0) => wb_excep_return_addr(13)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_309
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[13]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_18 => wb_PC_II_18
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized69\
     port map (
      DI => \^saved_pc_reg[14]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_17,
      \mem_pc_i_reg[14]\(0) => \mem_pc_i_reg[0]\(17),
      wb_PC_II_17 => wb_PC_II_17,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_310
     port map (
      DI => \^saved_pc_reg[14]\,
      LO => carry_18,
      S => addr_AddSub_17,
      \Using_FPGA.Native\ => carry_17,
      lopt => lopt_25,
      lopt_1 => lopt_28,
      wb_excep_return_addr(0) => wb_excep_return_addr(14)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_311
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[14]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_17 => wb_PC_II_17
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized67\
     port map (
      DI => \^saved_pc_reg[15]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_16,
      \mem_pc_i_reg[15]\(0) => \mem_pc_i_reg[0]\(16),
      wb_PC_II_16 => wb_PC_II_16,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_312
     port map (
      DI => \^saved_pc_reg[15]\,
      LO => carry_17,
      S => addr_AddSub_16,
      \Using_FPGA.Native\ => carry_16,
      lopt => lopt_24,
      lopt_1 => lopt_27,
      wb_excep_return_addr(0) => wb_excep_return_addr(15)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_313
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[15]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_16 => wb_PC_II_16
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized65\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_15,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[16]\,
      \mem_pc_i_reg[16]\(0) => \mem_pc_i_reg[0]\(15),
      wb_PC_II_15 => wb_PC_II_15,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_314
     port map (
      LO => carry_16,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_15,
      \Using_FPGA.Native\ => \^saved_pc_reg[16]\,
      \Using_FPGA.Native_0\ => carry_15,
      \WB_MEM_Result_reg[16]\(0) => \WB_MEM_Result_reg[16]\(1),
      \data_rd_reg_reg[16]\(0) => \data_rd_reg_reg[16]\(15),
      lopt => lopt_24,
      lopt_1 => \^saved_pc_reg[15]\,
      lopt_10 => lopt_28,
      lopt_11 => lopt_29,
      lopt_2 => addr_AddSub_16,
      lopt_3 => lopt_25,
      lopt_4 => \^saved_pc_reg[14]\,
      lopt_5 => addr_AddSub_17,
      lopt_6 => lopt_26,
      lopt_7 => \^saved_pc_reg[13]\,
      lopt_8 => addr_AddSub_18,
      lopt_9 => lopt_27,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(16),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_315
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[16]\ => \^saved_pc_reg[16]\,
      wb_PC_II_15 => wb_PC_II_15
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized63\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_14,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[17]\,
      \mem_pc_i_reg[17]\(0) => \mem_pc_i_reg[0]\(14),
      wb_PC_II_14 => wb_PC_II_14,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_316
     port map (
      LO => carry_15,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_14,
      \Using_FPGA.Native\ => \^saved_pc_reg[17]\,
      \Using_FPGA.Native_0\ => carry_14,
      \WB_MEM_Result_reg[17]\(0) => \WB_MEM_Result_reg[16]\(0),
      \data_rd_reg_reg[17]\(0) => \data_rd_reg_reg[16]\(14),
      lopt => lopt_20,
      lopt_1 => lopt_23,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(17),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_317
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[15]\,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[18]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[16]\,
      \Using_FPGA.Native_2\ => \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE_n_1\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[17]\ => \^saved_pc_reg[17]\,
      wb_PC_II_14 => wb_PC_II_14
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized61\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_13,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[18]\,
      \mem_pc_i_reg[18]\(0) => \mem_pc_i_reg[0]\(13),
      wb_PC_II_13 => wb_PC_II_13,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_318
     port map (
      LO => carry_14,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_13,
      \Using_FPGA.Native\ => \^saved_pc_reg[18]\,
      \Using_FPGA.Native_0\ => carry_13,
      \WB_MEM_Result_reg[18]\(0) => \WB_MEM_Result_reg[18]\(1),
      \data_rd_reg_reg[18]\(0) => \data_rd_reg_reg[16]\(13),
      lopt => lopt_19,
      lopt_1 => lopt_22,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(18),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_319
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[18]\ => \^saved_pc_reg[18]\,
      wb_PC_II_13 => wb_PC_II_13
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized59\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_12,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[19]\,
      \mem_pc_i_reg[19]\(0) => \mem_pc_i_reg[0]\(12),
      wb_PC_II_12 => wb_PC_II_12,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_320
     port map (
      LO => carry_13,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_12,
      \Using_FPGA.Native\ => \^saved_pc_reg[19]\,
      \Using_FPGA.Native_0\ => carry_12,
      \WB_MEM_Result_reg[19]\(0) => \WB_MEM_Result_reg[18]\(0),
      \data_rd_reg_reg[19]\(0) => \data_rd_reg_reg[16]\(12),
      lopt => lopt_18,
      lopt_1 => lopt_21,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(19),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_321
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[19]\ => \^saved_pc_reg[19]\,
      wb_PC_II_12 => wb_PC_II_12
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized95\
     port map (
      DI => \^saved_pc_reg[1]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_30,
      \mem_pc_i_reg[1]\(0) => \mem_pc_i_reg[0]\(30),
      wb_PC_II_30 => wb_PC_II_30,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_322
     port map (
      DI => \^saved_pc_reg[1]\,
      LO => carry_31,
      S => addr_AddSub_30,
      \Using_FPGA.Native\ => carry_30,
      lopt => lopt_44,
      lopt_1 => lopt_47,
      wb_excep_return_addr(0) => wb_excep_return_addr(1)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_323
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[1]\,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[2]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[0]\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[30]\,
      \Using_FPGA.Native_3\ => \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE_n_1\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_30 => wb_PC_II_30
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized57\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_11,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[20]\,
      \mem_pc_i_reg[20]\(0) => \mem_pc_i_reg[0]\(11),
      wb_PC_II_11 => wb_PC_II_11,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_324
     port map (
      LO => carry_12,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_11,
      \Using_FPGA.Native\ => \^saved_pc_reg[20]\,
      \Using_FPGA.Native_0\ => carry_11,
      \WB_MEM_Result_reg[20]\(0) => \WB_MEM_Result_reg[20]\(1),
      \data_rd_reg_reg[20]\(0) => \data_rd_reg_reg[16]\(11),
      lopt => lopt_18,
      lopt_1 => \^saved_pc_reg[19]\,
      lopt_10 => lopt_22,
      lopt_11 => lopt_23,
      lopt_2 => addr_AddSub_12,
      lopt_3 => lopt_19,
      lopt_4 => \^saved_pc_reg[18]\,
      lopt_5 => addr_AddSub_13,
      lopt_6 => lopt_20,
      lopt_7 => \^saved_pc_reg[17]\,
      lopt_8 => addr_AddSub_14,
      lopt_9 => lopt_21,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(20),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_325
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[19]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[22]\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[21]\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[20]\ => \^saved_pc_reg[20]\,
      wb_PC_II_11 => wb_PC_II_11
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized55\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_10,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[21]\,
      \mem_pc_i_reg[21]\(0) => \mem_pc_i_reg[0]\(10),
      wb_PC_II_10 => wb_PC_II_10,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_326
     port map (
      LO => carry_11,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_10,
      \Using_FPGA.Native\ => \^saved_pc_reg[21]\,
      \Using_FPGA.Native_0\ => carry_10,
      \WB_MEM_Result_reg[21]\(0) => \WB_MEM_Result_reg[20]\(0),
      \data_rd_reg_reg[21]\(0) => \data_rd_reg_reg[16]\(10),
      lopt => lopt_14,
      lopt_1 => lopt_17,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(21),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_327
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[21]\ => \^saved_pc_reg[21]\,
      wb_PC_II_10 => wb_PC_II_10
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized53\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_9,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[22]\,
      \mem_pc_i_reg[22]\(0) => \mem_pc_i_reg[0]\(9),
      wb_PC_II_9 => wb_PC_II_9,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_328
     port map (
      LO => carry_10,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_9,
      \Using_FPGA.Native\ => \^saved_pc_reg[22]\,
      \Using_FPGA.Native_0\ => carry_9,
      \WB_MEM_Result_reg[22]\(0) => \WB_MEM_Result_reg[22]\(1),
      \data_rd_reg_reg[22]\(0) => \data_rd_reg_reg[16]\(9),
      lopt => lopt_13,
      lopt_1 => lopt_16,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(22),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_329
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[22]\ => \^saved_pc_reg[22]\,
      wb_PC_II_9 => wb_PC_II_9
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized51\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_8,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[23]\,
      \mem_pc_i_reg[23]\(0) => \mem_pc_i_reg[0]\(8),
      wb_PC_II_8 => wb_PC_II_8,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_330
     port map (
      LO => carry_9,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_8,
      \Using_FPGA.Native\ => \^saved_pc_reg[23]\,
      \Using_FPGA.Native_0\ => carry_8,
      \WB_MEM_Result_reg[23]\(0) => \WB_MEM_Result_reg[22]\(0),
      \data_rd_reg_reg[23]\(0) => \data_rd_reg_reg[16]\(8),
      lopt => lopt_12,
      lopt_1 => lopt_15,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(23),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_331
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[23]\ => \^saved_pc_reg[23]\,
      wb_PC_II_8 => wb_PC_II_8
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized49\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_7,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[24]\,
      \mem_pc_i_reg[24]\(0) => \mem_pc_i_reg[0]\(7),
      wb_PC_II_7 => wb_PC_II_7,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_332
     port map (
      LO => carry_8,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_7,
      \Using_FPGA.Native\ => \^saved_pc_reg[24]\,
      \Using_FPGA.Native_0\ => carry_7,
      \WB_MEM_Result_reg[24]\(0) => \WB_MEM_Result_reg[24]\(1),
      \data_rd_reg_reg[24]\(0) => \data_rd_reg_reg[16]\(7),
      lopt => lopt_12,
      lopt_1 => \^saved_pc_reg[23]\,
      lopt_10 => lopt_16,
      lopt_11 => lopt_17,
      lopt_2 => addr_AddSub_8,
      lopt_3 => lopt_13,
      lopt_4 => \^saved_pc_reg[22]\,
      lopt_5 => addr_AddSub_9,
      lopt_6 => lopt_14,
      lopt_7 => \^saved_pc_reg[21]\,
      lopt_8 => addr_AddSub_10,
      lopt_9 => lopt_15,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(24),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_333
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[29]\,
      \Using_FPGA.Native_1\ => \^di\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[28]\,
      \Using_FPGA.Native_3\ => \^saved_pc_reg[23]\,
      \Using_FPGA.Native_4\ => \^saved_pc_reg[26]\,
      \Using_FPGA.Native_5\ => \^saved_pc_reg[25]\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[24]\ => \^saved_pc_reg[24]\,
      wb_PC_II_7 => wb_PC_II_7,
      wb_valid_reg => wb_valid_reg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized47\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_6,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[25]\,
      \mem_pc_i_reg[25]\(0) => \mem_pc_i_reg[0]\(6),
      wb_PC_II_6 => wb_PC_II_6,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_334
     port map (
      LO => carry_7,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_6,
      \Using_FPGA.Native\ => \^saved_pc_reg[25]\,
      \Using_FPGA.Native_0\ => carry_6,
      \WB_MEM_Result_reg[25]\(0) => \WB_MEM_Result_reg[24]\(0),
      \data_rd_reg_reg[25]\(0) => \data_rd_reg_reg[16]\(6),
      lopt => lopt_8,
      lopt_1 => lopt_11,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(25),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_335
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[25]\ => \^saved_pc_reg[25]\,
      wb_PC_II_6 => wb_PC_II_6
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized45\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_5,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[26]\,
      \mem_pc_i_reg[26]\(0) => \mem_pc_i_reg[0]\(5),
      wb_PC_II_5 => wb_PC_II_5,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_336
     port map (
      LO => carry_6,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_5,
      \Using_FPGA.Native\ => \^saved_pc_reg[26]\,
      \Using_FPGA.Native_0\ => carry_5,
      \WB_MEM_Result_reg[26]\(0) => \WB_MEM_Result_reg[26]\(1),
      \data_rd_reg_reg[26]\(0) => \data_rd_reg_reg[16]\(5),
      lopt => lopt_7,
      lopt_1 => lopt_10,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(26),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_337
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[26]\ => \^saved_pc_reg[26]\,
      wb_PC_II_5 => wb_PC_II_5
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized43\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_4,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[27]\,
      \mem_pc_i_reg[27]\(0) => \mem_pc_i_reg[0]\(4),
      wb_PC_II_4 => wb_PC_II_4,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_338
     port map (
      LO => carry_5,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_4,
      \Using_FPGA.Native\ => \^saved_pc_reg[27]\,
      \Using_FPGA.Native_0\ => carry_4,
      \WB_MEM_Result_reg[27]\(0) => \WB_MEM_Result_reg[26]\(0),
      \data_rd_reg_reg[27]\(0) => \data_rd_reg_reg[16]\(4),
      lopt => lopt_6,
      lopt_1 => lopt_9,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(27),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_339
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE_n_1\,
      \Using_FPGA.Native_1\ => \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE_n_1\,
      \Using_FPGA.Native_2\ => \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE_n_1\,
      \Using_FPGA.Native_3\ => \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE_n_1\,
      inside_handler => inside_handler,
      inside_handler_reg => inside_handler_reg,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[27]\ => \^saved_pc_reg[27]\,
      stat_stop(0) => stat_stop(0),
      sync_reset => sync_reset,
      \wb_MSR_i_reg[30]\ => \wb_MSR_i_reg[30]\,
      wb_PC_II_4 => wb_PC_II_4
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized41\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_3,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[28]\,
      \mem_pc_i_reg[28]\(0) => \mem_pc_i_reg[0]\(3),
      wb_PC_II_3 => wb_PC_II_3,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_340
     port map (
      LO => carry_4,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_3,
      \Using_FPGA.Native\ => \^saved_pc_reg[28]\,
      \Using_FPGA.Native_0\ => carry_3,
      \WB_MEM_Result_reg[28]\(0) => \WB_MEM_Result_reg[28]\(1),
      \data_rd_reg_reg[28]\(0) => \data_rd_reg_reg[16]\(3),
      lopt => lopt_6,
      lopt_1 => \^saved_pc_reg[27]\,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => addr_AddSub_4,
      lopt_3 => lopt_7,
      lopt_4 => \^saved_pc_reg[26]\,
      lopt_5 => addr_AddSub_5,
      lopt_6 => lopt_8,
      lopt_7 => \^saved_pc_reg[25]\,
      lopt_8 => addr_AddSub_6,
      lopt_9 => lopt_9,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[28]\ => \wb_MSR_i_reg[28]\,
      wb_excep_return_addr(0) => wb_excep_return_addr(28),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_341
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[28]\ => \^saved_pc_reg[28]\,
      wb_PC_II_3 => wb_PC_II_3
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized39\
     port map (
      I1_0 => I1_0,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_2,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[29]\,
      \mem_pc_i_reg[29]\(0) => \mem_pc_i_reg[0]\(2),
      wb_PC_II_2 => wb_PC_II_2,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_342
     port map (
      LO => carry_3,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_2,
      \Using_FPGA.Native\ => \^saved_pc_reg[29]\,
      \Using_FPGA.Native_0\ => carry_2,
      \WB_MEM_Result_reg[29]\(0) => \WB_MEM_Result_reg[28]\(0),
      \data_rd_reg_reg[29]\(0) => \data_rd_reg_reg[16]\(2),
      lopt => lopt_2,
      lopt_1 => lopt_5,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[29]\ => \wb_MSR_i_reg[29]\,
      wb_excep_return_addr(0) => wb_excep_return_addr(29),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_343
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[29]\ => \^saved_pc_reg[29]\,
      wb_PC_II_2 => wb_PC_II_2
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized93\
     port map (
      DI => \^saved_pc_reg[2]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_29,
      \mem_pc_i_reg[2]\(0) => \mem_pc_i_reg[0]\(29),
      wb_PC_II_29 => wb_PC_II_29,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_344
     port map (
      DI => \^saved_pc_reg[2]\,
      LO => carry_30,
      S => addr_AddSub_29,
      \Using_FPGA.Native\ => carry_29,
      lopt => lopt_43,
      lopt_1 => lopt_46,
      wb_excep_return_addr(0) => wb_excep_return_addr(2)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_345
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[2]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_29 => wb_PC_II_29
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized37\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_1,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[30]\,
      \mem_pc_i_reg[30]\(0) => \mem_pc_i_reg[0]\(1),
      wb_PC_II_1 => wb_PC_II_1,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_346
     port map (
      LO => carry_2,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_1,
      \Using_FPGA.Native\ => \^saved_pc_reg[30]\,
      \Using_FPGA.Native_0\ => carry_1,
      \WB_MEM_Result_reg[30]\(0) => \WB_MEM_Result_reg[30]\(1),
      \data_rd_reg_reg[30]\(0) => \data_rd_reg_reg[16]\(1),
      lopt => lopt_1,
      lopt_1 => lopt_4,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \wb_MSR_i_reg[30]\ => \wb_MSR_i_reg[30]\,
      wb_excep_return_addr(0) => wb_excep_return_addr(30),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_347
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[30]\ => \^saved_pc_reg[30]\,
      wb_PC_II_1 => wb_PC_II_1
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized35\
     port map (
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_0,
      \Using_FPGA.Native_0\ => \^di\,
      \mem_pc_i_reg[31]\(0) => \mem_pc_i_reg[0]\(0),
      wb_PC_II_0 => wb_PC_II_0,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_348
     port map (
      CI => carry_0,
      LO => carry_1,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      S => addr_AddSub_0,
      \Using_FPGA.Native\ => \^di\,
      \WB_MEM_Result_reg[31]\(0) => \WB_MEM_Result_reg[30]\(0),
      \data_rd_reg_reg[31]\(0) => \data_rd_reg_reg[16]\(0),
      lopt => lopt,
      lopt_1 => lopt_3,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      wb_excep_return_addr(0) => wb_excep_return_addr(31),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_349
     port map (
      Clk => Clk,
      mem_valid_reg => mem_valid_reg,
      \saved_pc_reg[31]\ => \^di\,
      wb_PC_II_0 => wb_PC_II_0
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized91\
     port map (
      DI => \^saved_pc_reg[3]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_28,
      \mem_pc_i_reg[3]\(0) => \mem_pc_i_reg[0]\(28),
      wb_PC_II_28 => wb_PC_II_28,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_350
     port map (
      DI => \^saved_pc_reg[3]\,
      LO => carry_29,
      S => addr_AddSub_28,
      \Using_FPGA.Native\ => carry_28,
      lopt => lopt_42,
      lopt_1 => lopt_45,
      wb_excep_return_addr(0) => wb_excep_return_addr(3)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_351
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[3]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_28 => wb_PC_II_28
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized89\
     port map (
      DI => \^saved_pc_reg[4]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_27,
      \mem_pc_i_reg[4]\(0) => \mem_pc_i_reg[0]\(27),
      wb_PC_II_27 => wb_PC_II_27,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_352
     port map (
      DI => \^saved_pc_reg[4]\,
      LO => carry_28,
      S => addr_AddSub_27,
      \Using_FPGA.Native\ => carry_27,
      lopt => lopt_42,
      lopt_1 => \^saved_pc_reg[3]\,
      lopt_10 => lopt_46,
      lopt_11 => lopt_47,
      lopt_2 => addr_AddSub_28,
      lopt_3 => lopt_43,
      lopt_4 => \^saved_pc_reg[2]\,
      lopt_5 => addr_AddSub_29,
      lopt_6 => lopt_44,
      lopt_7 => \^saved_pc_reg[1]\,
      lopt_8 => addr_AddSub_30,
      lopt_9 => lopt_45,
      wb_excep_return_addr(0) => wb_excep_return_addr(4)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_353
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[4]\,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[3]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[6]\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[5]\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_27 => wb_PC_II_27
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized87\
     port map (
      DI => \^saved_pc_reg[5]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_26,
      \mem_pc_i_reg[5]\(0) => \mem_pc_i_reg[0]\(26),
      wb_PC_II_26 => wb_PC_II_26,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_354
     port map (
      DI => \^saved_pc_reg[5]\,
      LO => carry_27,
      S => addr_AddSub_26,
      \Using_FPGA.Native\ => carry_26,
      lopt => lopt_38,
      lopt_1 => lopt_41,
      wb_excep_return_addr(0) => wb_excep_return_addr(5)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_355
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[5]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_26 => wb_PC_II_26
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized85\
     port map (
      DI => \^saved_pc_reg[6]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_25,
      \mem_pc_i_reg[6]\(0) => \mem_pc_i_reg[0]\(25),
      wb_PC_II_25 => wb_PC_II_25,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_356
     port map (
      DI => \^saved_pc_reg[6]\,
      LO => carry_26,
      S => addr_AddSub_25,
      \Using_FPGA.Native\ => carry_25,
      lopt => lopt_37,
      lopt_1 => lopt_40,
      wb_excep_return_addr(0) => wb_excep_return_addr(6)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_357
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[6]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_25 => wb_PC_II_25
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized83\
     port map (
      DI => \^saved_pc_reg[7]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_24,
      \mem_pc_i_reg[7]\(0) => \mem_pc_i_reg[0]\(24),
      wb_PC_II_24 => wb_PC_II_24,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_358
     port map (
      DI => \^saved_pc_reg[7]\,
      LO => carry_25,
      S => addr_AddSub_24,
      \Using_FPGA.Native\ => carry_24,
      lopt => lopt_36,
      lopt_1 => lopt_39,
      wb_excep_return_addr(0) => wb_excep_return_addr(7)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_359
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[7]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_24 => wb_PC_II_24
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized81\
     port map (
      DI => \^saved_pc_reg[8]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_23,
      \mem_pc_i_reg[8]\(0) => \mem_pc_i_reg[0]\(23),
      wb_PC_II_23 => wb_PC_II_23,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_360
     port map (
      DI => \^saved_pc_reg[8]\,
      LO => carry_24,
      S => addr_AddSub_23,
      \Using_FPGA.Native\ => carry_23,
      lopt => lopt_36,
      lopt_1 => \^saved_pc_reg[7]\,
      lopt_10 => lopt_40,
      lopt_11 => lopt_41,
      lopt_2 => addr_AddSub_24,
      lopt_3 => lopt_37,
      lopt_4 => \^saved_pc_reg[6]\,
      lopt_5 => addr_AddSub_25,
      lopt_6 => lopt_38,
      lopt_7 => \^saved_pc_reg[5]\,
      lopt_8 => addr_AddSub_26,
      lopt_9 => lopt_39,
      wb_excep_return_addr(0) => wb_excep_return_addr(8)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_361
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[8]\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_23 => wb_PC_II_23
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized79\
     port map (
      DI => \^saved_pc_reg[9]\,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      S => addr_AddSub_22,
      \mem_pc_i_reg[9]\(0) => \mem_pc_i_reg[0]\(22),
      wb_PC_II_22 => wb_PC_II_22,
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_362
     port map (
      CI => carry_22,
      DI => \^saved_pc_reg[9]\,
      LO => carry_23,
      S => addr_AddSub_22,
      lopt => lopt_32,
      lopt_1 => lopt_35,
      wb_excep_return_addr(0) => wb_excep_return_addr(9)
    );
\Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_363
     port map (
      Clk => Clk,
      DI => \^saved_pc_reg[9]\,
      \Using_FPGA.Native_0\ => \^saved_pc_reg[10]\,
      \Using_FPGA.Native_1\ => \^saved_pc_reg[7]\,
      \Using_FPGA.Native_2\ => \^saved_pc_reg[8]\,
      \Using_FPGA.Native_3\ => \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE_n_1\,
      inside_handler_reg => \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE_n_1\,
      mem_valid_reg => mem_valid_reg,
      wb_PC_II_22 => wb_PC_II_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic is
  port (
    ex_jump_wanted : out STD_LOGIC;
    ex_jump_hold_reg : out STD_LOGIC;
    ex_op1_cmp_equal : out STD_LOGIC;
    ex_op1_cmp_equal_n : out STD_LOGIC;
    force_Val2_N : out STD_LOGIC;
    force2 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    ex_jump_q : out STD_LOGIC;
    ex_jump_hold_reg_0 : out STD_LOGIC;
    if_missed_fetch_reg : out STD_LOGIC;
    keep_jump_taken_with_ds_reg : out STD_LOGIC;
    ex_valid_reg : out STD_LOGIC;
    ex_valid_jump_reg : out STD_LOGIC;
    mem_jump_taken_reg : out STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    force_jump2 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg : in STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    ex_jump_q_reg_0 : in STD_LOGIC;
    ex_jump_hold_reg_1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    ex_op1_cmp_eq : in STD_LOGIC;
    Clk : in STD_LOGIC;
    ex_op1_cmp_eq_n5_out : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    ex_op1_cmp_eq1 : in STD_LOGIC;
    use_Reg_Neg_DI1_out : in STD_LOGIC;
    force_Val10_out : in STD_LOGIC;
    use_Reg_Neg_S3_out : in STD_LOGIC;
    force12_out : in STD_LOGIC;
    ex_jump_hold : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    if_missed_fetch : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    keep_jump_taken_with_ds : in STD_LOGIC;
    ex_branch_with_delayslot : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    of_next_ex_valid : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    ex_valid_jump_reg_0 : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic is
  signal MUXCY_JUMP_CARRY6_n_7 : STD_LOGIC;
  signal \^ex_jump_q\ : STD_LOGIC;
  signal \^ex_jump_wanted\ : STD_LOGIC;
  signal jump_carry1 : STD_LOGIC;
  signal jump_carry2 : STD_LOGIC;
  signal jump_carry4 : STD_LOGIC;
  signal jump_carry5 : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
begin
  ex_jump_q <= \^ex_jump_q\;
  ex_jump_wanted <= \^ex_jump_wanted\;
  of_PipeRun_for_ce <= of_pause_reg;
  reset_bool_for_rst <= sync_reset;
MUXCY_JUMP_CARRY: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_83
     port map (
      DI => DI,
      S => S,
      ex_op1_zero => ex_op1_zero,
      jump_carry1 => jump_carry1,
      lopt => lopt
    );
MUXCY_JUMP_CARRY2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_84
     port map (
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg,
      force_jump2 => force_jump2,
      jump_carry1 => jump_carry1,
      jump_carry2 => jump_carry2,
      lopt => lopt_1,
      lopt_1 => lopt_2,
      lopt_2 => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => ex_jump_q_reg_0,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7
    );
MUXCY_JUMP_CARRY3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_85
     port map (
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\,
      ex_jump_wanted => \^ex_jump_wanted\,
      jump_carry2 => jump_carry2,
      lopt => lopt_1,
      lopt_1 => lopt_2
    );
MUXCY_JUMP_CARRY4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_86
     port map (
      ex_jump_q_reg => ex_jump_q_reg_0,
      ex_jump_wanted => \^ex_jump_wanted\,
      jump_carry4 => jump_carry4,
      lopt => lopt_3,
      lopt_1 => lopt_4
    );
MUXCY_JUMP_CARRY5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_87
     port map (
      jump_carry4 => jump_carry4,
      jump_carry5 => jump_carry5,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7
    );
MUXCY_JUMP_CARRY6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_88
     port map (
      D(0) => D(0),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg => ex_jump_hold_reg,
      ex_jump_hold_reg_0 => ex_jump_hold_reg_0,
      ex_jump_hold_reg_1 => ex_jump_hold_reg_1,
      ex_jump_q => \^ex_jump_q\,
      ex_jump_q_reg => MUXCY_JUMP_CARRY6_n_7,
      ex_valid_jump_reg => ex_valid_jump_reg,
      ex_valid_jump_reg_0 => ex_valid_jump_reg_0,
      ex_valid_reg => ex_valid_reg,
      ex_valid_reg_0 => ex_valid_reg_0,
      if_missed_fetch => if_missed_fetch,
      if_missed_fetch_reg => if_missed_fetch_reg,
      jump_carry5 => jump_carry5,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      keep_jump_taken_with_ds_reg => keep_jump_taken_with_ds_reg,
      mem_jump_taken_reg => mem_jump_taken_reg,
      of_next_ex_valid => of_next_ex_valid,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => wb_exception_i_reg
    );
ex_jump_q_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => MUXCY_JUMP_CARRY6_n_7,
      Q => \^ex_jump_q\,
      R => '0'
    );
ex_op1_cmp_eq_n_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq_n5_out,
      Q => ex_op1_cmp_equal_n,
      R => reset_bool_for_rst
    );
ex_op1_cmp_eq_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq,
      Q => ex_op1_cmp_equal,
      S => reset_bool_for_rst
    );
force1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force12_out,
      Q => \Using_FPGA.Native_2\,
      R => reset_bool_for_rst
    );
force2_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_op1_cmp_eq1,
      Q => force2,
      R => reset_bool_for_rst
    );
force_Val1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => force_Val10_out,
      Q => \Using_FPGA.Native_0\,
      R => reset_bool_for_rst
    );
force_Val2_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_3\,
      Q => force_Val2_N,
      S => reset_bool_for_rst
    );
use_Reg_Neg_DI_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_DI1_out,
      Q => \Using_FPGA.Native\,
      R => reset_bool_for_rst
    );
use_Reg_Neg_S_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => use_Reg_Neg_S3_out,
      Q => \Using_FPGA.Native_1\,
      R => reset_bool_for_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_hit : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec is
begin
\sync_bits[0].sync_bit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized3\
     port map (
      AR(0) => AR(0),
      D(0) => D(0),
      Dbg_Clk => Dbg_Clk,
      dbg_hit(0) => dbg_hit(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_in_1_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.trig_ack_out_1_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.normal_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.single_Step_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.control_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ : entity is "mb_sync_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  D(8 downto 0) <= \^d\(8 downto 0);
\sync_bits[0].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_46
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      \Serial_Dbg_Intf.normal_stop_TClk_reg\(0) => \Serial_Dbg_Intf.normal_stop_TClk_reg\(0),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_47
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => \Serial_Dbg_Intf.force_stop_TClk_reg\(0),
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_48
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => \Serial_Dbg_Intf.single_Step_TClk_reg\(0),
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_49
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(1),
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_50
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      \Serial_Dbg_Intf.command_reg_reg[1]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_51
     port map (
      Clk => Clk,
      D(0) => \^d\(3),
      Dbg_Trig_In(0) => Dbg_Trig_In(0),
      Q(2 downto 0) => Q(2 downto 0),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0),
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.trig_in_1_reg\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\(1 downto 0) => \^d\(1 downto 0),
      p_10_out => p_10_out,
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_52
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0),
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_53
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(0) => Q(1),
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.trig_ack_out_1_reg\,
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_54
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      sync_reset => sync_reset
    );
\sync_bits[9].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_55
     port map (
      Clk => Clk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg[3]\(0),
      \out\(0) => \out\(0),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \Serial_Dbg_Intf.Stopped_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.reset_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.stop_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.start_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.control_incr_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Stop_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Start_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Started_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.stat_pause_reg\ : out STD_LOGIC;
    stop_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_cmd : in STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stat_pause : in STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Clk : in STD_LOGIC;
    \Serial_Dbg_Intf.control_incr_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.data_write_TClk_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized3\ : entity is "mb_sync_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_out : STD_LOGIC;
begin
  D(10 downto 0) <= \^d\(10 downto 0);
\sync_bits[0].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_35
     port map (
      Clk => Clk,
      D(0) => \^d\(10),
      Q(0) => Q(10),
      \Serial_Dbg_Intf.clear_cmd_reg\ => \Serial_Dbg_Intf.clear_cmd_reg\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(4),
      sync_reset => sync_reset
    );
\sync_bits[10].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_36
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_37
     port map (
      Clk => Clk,
      D(0) => \^d\(9),
      Q(0) => Q(9),
      \Serial_Dbg_Intf.command_reg_reg[1]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(3),
      \Serial_Dbg_Intf.start_cmd_reg\ => \Serial_Dbg_Intf.start_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_38
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      Q(0) => Q(8),
      \Serial_Dbg_Intf.command_reg_reg[2]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(2),
      \Serial_Dbg_Intf.stop_cmd_reg\ => \Serial_Dbg_Intf.stop_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_39
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      Q(0) => Q(7),
      \Serial_Dbg_Intf.command_reg_reg[3]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(1),
      \Serial_Dbg_Intf.sample_cmd_reg\ => \Serial_Dbg_Intf.sample_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_40
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      Q(0) => Q(6),
      \Serial_Dbg_Intf.command_reg_reg[4]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      \Serial_Dbg_Intf.reset_cmd_reg\ => \Serial_Dbg_Intf.reset_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_41
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      Q(0) => Q(5),
      \Serial_Dbg_Intf.control_incr_TClk_reg\(0) => \Serial_Dbg_Intf.control_incr_TClk_reg\(0),
      \Serial_Dbg_Intf.control_incr_reg\ => \Serial_Dbg_Intf.control_incr_reg\,
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_42
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      Q(0) => Q(4),
      \Serial_Dbg_Intf.data_write_TClk_reg\(0) => \Serial_Dbg_Intf.data_write_TClk_reg\(0),
      \Serial_Dbg_Intf.data_write_reg\ => \Serial_Dbg_Intf.data_write_reg\,
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_43
     port map (
      Clk => Clk,
      D(1 downto 0) => \^d\(1 downto 0),
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      \Serial_Dbg_Intf.Start_Ack_reg\ => \Serial_Dbg_Intf.Start_Ack_reg\,
      \Serial_Dbg_Intf.Started_reg\ => \Serial_Dbg_Intf.Started_reg\,
      \Serial_Dbg_Intf.Stopped_reg\ => \Serial_Dbg_Intf.Stopped_reg\,
      \Serial_Dbg_Intf.stat_pause_reg\ => \Serial_Dbg_Intf.stat_pause_reg\,
      \out\(0) => \^d\(3),
      p_2_out => p_2_out,
      start_cmd => start_cmd,
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_44
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(1),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      Q(0) => Q(2),
      \Serial_Dbg_Intf.Stop_Ack_reg\ => \Serial_Dbg_Intf.Stop_Ack_reg\,
      p_2_out => p_2_out,
      stop_cmd => stop_cmd,
      sync_reset => sync_reset
    );
\sync_bits[9].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_45
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Serial_Dbg_Intf.Started_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.started_i_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.clear_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.start_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.stop_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.sample_cmd_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Stop_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Start_Ack_reg\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Stopped_reg\ : out STD_LOGIC;
    Dbg_Trig_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sync_reset : in STD_LOGIC;
    stop_cmd : in STD_LOGIC;
    full_i : in STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg_0\ : in STD_LOGIC;
    started_i : in STD_LOGIC;
    start_cmd : in STD_LOGIC;
    Dbg_Trig_Ack_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.command_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clk : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.control_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized5\ : entity is "mb_sync_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized5\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC;
begin
  D(8 downto 0) <= \^d\(8 downto 0);
\sync_bits[0].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_21
     port map (
      Clk => Clk,
      D(0) => \^d\(8),
      Q(0) => Q(8),
      \Serial_Dbg_Intf.clear_cmd_reg\ => \Serial_Dbg_Intf.clear_cmd_reg\,
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(3),
      sync_reset => sync_reset
    );
\sync_bits[1].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_22
     port map (
      Clk => Clk,
      D(0) => \^d\(7),
      Q(0) => Q(7),
      \Serial_Dbg_Intf.command_reg_reg[1]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(2),
      \Serial_Dbg_Intf.start_cmd_reg\ => \Serial_Dbg_Intf.start_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[2].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_23
     port map (
      Clk => Clk,
      D(0) => \^d\(6),
      Q(0) => Q(6),
      \Serial_Dbg_Intf.command_reg_reg[2]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(1),
      \Serial_Dbg_Intf.stop_cmd_reg\ => \Serial_Dbg_Intf.stop_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[3].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_24
     port map (
      Clk => Clk,
      D(0) => \^d\(5),
      Q(0) => Q(5),
      \Serial_Dbg_Intf.command_reg_reg[3]\(0) => \Serial_Dbg_Intf.command_reg_reg[0]\(0),
      \Serial_Dbg_Intf.sample_cmd_reg\ => \Serial_Dbg_Intf.sample_cmd_reg\,
      sync_reset => sync_reset
    );
\sync_bits[4].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_25
     port map (
      Clk => Clk,
      D(0) => \^d\(4),
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(0),
      Q(0) => Q(4),
      \Serial_Dbg_Intf.Start_Ack_reg\ => \Serial_Dbg_Intf.Start_Ack_reg\,
      sync_reset => sync_reset
    );
\sync_bits[5].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_26
     port map (
      Clk => Clk,
      D(1 downto 0) => \^d\(1 downto 0),
      Dbg_Trig_Ack_Out(0) => Dbg_Trig_Ack_Out(1),
      Dbg_Trig_In(1 downto 0) => Dbg_Trig_In(1 downto 0),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(1),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      \Serial_Dbg_Intf.Started_reg\ => \Serial_Dbg_Intf.Started_reg\,
      \Serial_Dbg_Intf.Stop_Ack_reg\ => \Serial_Dbg_Intf.Stop_Ack_reg\,
      \Serial_Dbg_Intf.Stopped_reg\ => \Serial_Dbg_Intf.Stopped_reg\,
      full_i => full_i,
      \out\(0) => \^d\(3),
      p_5_out => p_5_out,
      stop_cmd => stop_cmd,
      sync_reset => sync_reset
    );
\sync_bits[6].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_27
     port map (
      Clk => Clk,
      D(0) => \^d\(2),
      Q(2 downto 0) => Q(4 downto 2),
      \Serial_Dbg_Intf.control_reg_reg[0]\(0) => \Serial_Dbg_Intf.control_reg_reg[0]\(0),
      \Serial_Dbg_Intf.started_i_reg\ => \Serial_Dbg_Intf.started_i_reg\,
      \Serial_Dbg_Intf.stopped_i_reg\ => \Serial_Dbg_Intf.stopped_i_reg\,
      \Serial_Dbg_Intf.stopped_i_reg_0\ => \Serial_Dbg_Intf.stopped_i_reg_0\,
      \Synchronize.use_sync_reset.sync_reg[2]_0\(1 downto 0) => \^d\(4 downto 3),
      full_i => full_i,
      p_5_out => p_5_out,
      start_cmd => start_cmd,
      started_i => started_i,
      stop_cmd => stop_cmd,
      sync_reset => sync_reset
    );
\sync_bits[7].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_28
     port map (
      Clk => Clk,
      D(0) => \^d\(1),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(0),
      sync_reset => sync_reset
    );
\sync_bits[8].sync_bit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_29
     port map (
      Clk => Clk,
      D(0) => \^d\(0),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(1),
      sync_reset => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti is
  port (
    mem_MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    of_MSR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LOCKSTEP_Out_reg[2995]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2996]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2997]\ : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Clk : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    \Using_FPGA.Native_5\ : in STD_LOGIC;
    \Using_FPGA.Native_6\ : in STD_LOGIC;
    wb_piperun : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti is
  signal \^lockstep_out_reg[2995]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2996]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2997]\ : STD_LOGIC;
  signal \^mem_msr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wb_MSR_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \wb_MSR_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \wb_MSR_i[30]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wb_MSR_i[28]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wb_MSR_i[29]_i_1\ : label is "soft_lutpair1";
begin
  \LOCKSTEP_Out_reg[2995]\ <= \^lockstep_out_reg[2995]\;
  \LOCKSTEP_Out_reg[2996]\ <= \^lockstep_out_reg[2996]\;
  \LOCKSTEP_Out_reg[2997]\ <= \^lockstep_out_reg[2997]\;
  mem_MSR(2 downto 0) <= \^mem_msr\(2 downto 0);
\MEM_MSR_Bits[28].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_292
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      mem_MSR(0) => \^mem_msr\(2),
      sync_reset => sync_reset
    );
\MEM_MSR_Bits[29].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_293
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_0\,
      mem_MSR(0) => \^mem_msr\(1),
      sync_reset => sync_reset
    );
\MEM_MSR_Bits[30].Using_FDR.MSR_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_294
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      mem_MSR(0) => \^mem_msr\(0),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_295
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      ex_MSR(0) => ex_MSR(2),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_296
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      of_MSR(0) => of_MSR(1),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_297
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_4\,
      ex_MSR(0) => ex_MSR(1),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_298
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_5\,
      ex_MSR(0) => ex_MSR(0),
      sync_reset => sync_reset
    );
\OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_299
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_6\,
      of_MSR(0) => of_MSR(0),
      sync_reset => sync_reset
    );
\wb_MSR_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_msr\(2),
      I1 => wb_piperun,
      I2 => \^lockstep_out_reg[2995]\,
      O => \wb_MSR_i[28]_i_1_n_0\
    );
\wb_MSR_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mem_msr\(1),
      I1 => wb_piperun,
      I2 => \^lockstep_out_reg[2996]\,
      O => \wb_MSR_i[29]_i_1_n_0\
    );
\wb_MSR_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^mem_msr\(0),
      I1 => \wb_exception_kind_i_reg[28]\,
      I2 => wb_piperun,
      I3 => \^lockstep_out_reg[2997]\,
      O => \wb_MSR_i[30]_i_1_n_0\
    );
\wb_MSR_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \wb_MSR_i[28]_i_1_n_0\,
      Q => \^lockstep_out_reg[2995]\,
      R => sync_reset
    );
\wb_MSR_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \wb_MSR_i[29]_i_1_n_0\,
      Q => \^lockstep_out_reg[2996]\,
      R => sync_reset
    );
\wb_MSR_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \wb_MSR_i[30]_i_1_n_0\,
      Q => \^lockstep_out_reg[2997]\,
      R => sync_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus is
  port (
    Y : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus is
begin
\Mux_Loop[0].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized3\
     port map (
      Instr(1) => Instr(0),
      Instr(0) => Instr(16),
      LOCKSTEP_Master_Out(2 downto 1) => LOCKSTEP_Master_Out(32 downto 31),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(15),
      Y(1) => Y(0),
      Y(0) => Y(16)
    );
\Mux_Loop[10].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized23\
     port map (
      Instr(1) => Instr(10),
      Instr(0) => Instr(26),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(21),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(5),
      Y(1) => Y(10),
      Y(0) => Y(26)
    );
\Mux_Loop[11].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized25\
     port map (
      Instr(1) => Instr(11),
      Instr(0) => Instr(27),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(20),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(4),
      Y(1) => Y(11),
      Y(0) => Y(27)
    );
\Mux_Loop[12].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized27\
     port map (
      Instr(1) => Instr(12),
      Instr(0) => Instr(28),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(19),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(3),
      Y(1) => Y(12),
      Y(0) => Y(28)
    );
\Mux_Loop[13].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized29\
     port map (
      Instr(1) => Instr(13),
      Instr(0) => Instr(29),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(18),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(2),
      Y(1) => Y(13),
      Y(0) => Y(29)
    );
\Mux_Loop[14].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized31\
     port map (
      Instr(1) => Instr(14),
      Instr(0) => Instr(30),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(17),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(1),
      Y(1) => Y(14),
      Y(0) => Y(30)
    );
\Mux_Loop[15].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized33\
     port map (
      Instr(1) => Instr(15),
      Instr(0) => Instr(31),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(16),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(0),
      Y(1) => Y(15),
      Y(0) => Y(31)
    );
\Mux_Loop[1].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5\
     port map (
      Instr(1) => Instr(1),
      Instr(0) => Instr(17),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(30),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(14),
      Y(1) => Y(1),
      Y(0) => Y(17)
    );
\Mux_Loop[2].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized7\
     port map (
      Instr(1) => Instr(2),
      Instr(0) => Instr(18),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(29),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(13),
      Y(1) => Y(2),
      Y(0) => Y(18)
    );
\Mux_Loop[3].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized9\
     port map (
      Instr(1) => Instr(3),
      Instr(0) => Instr(19),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(28),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(12),
      Y(1) => Y(3),
      Y(0) => Y(19)
    );
\Mux_Loop[4].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized11\
     port map (
      Instr(1) => Instr(4),
      Instr(0) => Instr(20),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(27),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(11),
      Y(1) => Y(4),
      Y(0) => Y(20)
    );
\Mux_Loop[5].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized13\
     port map (
      Instr(1) => Instr(5),
      Instr(0) => Instr(21),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(26),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(10),
      Y(1) => Y(5),
      Y(0) => Y(21)
    );
\Mux_Loop[6].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized15\
     port map (
      Instr(1) => Instr(6),
      Instr(0) => Instr(22),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(25),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(9),
      Y(1) => Y(6),
      Y(0) => Y(22)
    );
\Mux_Loop[7].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized17\
     port map (
      Instr(1) => Instr(7),
      Instr(0) => Instr(23),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(24),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(8),
      Y(1) => Y(7),
      Y(0) => Y(23)
    );
\Mux_Loop[8].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized19\
     port map (
      Instr(1) => Instr(8),
      Instr(0) => Instr(24),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(23),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(7),
      Y(1) => Y(8),
      Y(0) => Y(24)
    );
\Mux_Loop[9].I_MUX_LUT6\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized21\
     port map (
      Instr(1) => Instr(9),
      Instr(0) => Instr(25),
      LOCKSTEP_Master_Out(2) => LOCKSTEP_Master_Out(32),
      LOCKSTEP_Master_Out(1) => LOCKSTEP_Master_Out(22),
      LOCKSTEP_Master_Out(0) => LOCKSTEP_Master_Out(6),
      Y(1) => Y(9),
      Y(0) => Y(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  port (
    LO : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ex_use_carry : in STD_LOGIC;
    ex_alu_carryin : in STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU is
  signal DI : STD_LOGIC;
  signal alu_carry_1 : STD_LOGIC;
  signal alu_carry_10 : STD_LOGIC;
  signal alu_carry_11 : STD_LOGIC;
  signal alu_carry_12 : STD_LOGIC;
  signal alu_carry_13 : STD_LOGIC;
  signal alu_carry_14 : STD_LOGIC;
  signal alu_carry_15 : STD_LOGIC;
  signal alu_carry_16 : STD_LOGIC;
  signal alu_carry_17 : STD_LOGIC;
  signal alu_carry_18 : STD_LOGIC;
  signal alu_carry_19 : STD_LOGIC;
  signal alu_carry_2 : STD_LOGIC;
  signal alu_carry_20 : STD_LOGIC;
  signal alu_carry_21 : STD_LOGIC;
  signal alu_carry_22 : STD_LOGIC;
  signal alu_carry_23 : STD_LOGIC;
  signal alu_carry_24 : STD_LOGIC;
  signal alu_carry_25 : STD_LOGIC;
  signal alu_carry_26 : STD_LOGIC;
  signal alu_carry_27 : STD_LOGIC;
  signal alu_carry_28 : STD_LOGIC;
  signal alu_carry_29 : STD_LOGIC;
  signal alu_carry_3 : STD_LOGIC;
  signal alu_carry_30 : STD_LOGIC;
  signal alu_carry_31 : STD_LOGIC;
  signal alu_carry_4 : STD_LOGIC;
  signal alu_carry_5 : STD_LOGIC;
  signal alu_carry_6 : STD_LOGIC;
  signal alu_carry_7 : STD_LOGIC;
  signal alu_carry_8 : STD_LOGIC;
  signal alu_carry_9 : STD_LOGIC;
  signal alu_carry_in : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
begin
  \^lopt_1\ <= lopt_2;
  \^lopt_4\ <= lopt_5;
  lopt_1 <= DI;
  lopt_3 <= \^lopt_2\;
  lopt_4 <= \^lopt_3\;
\Use_Carry_Decoding.CarryIn_MUXCY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_450
     port map (
      CI => alu_carry_in,
      DI => DI,
      ex_alu_carryin => ex_alu_carryin,
      ex_use_carry => ex_use_carry,
      lopt => lopt
    );
\Using_FPGA.ALL_Bits[0].ALU_Bit_I1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized31\
     port map (
      \Data_Addr[0]\(0) => \Data_Addr[0]\(29),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(0) => \EX_Op1_reg[0]\(31),
      LO => alu_carry_31,
      Q(0) => Q(31),
      S => S,
      \Using_FPGA.Native\ => LO,
      ex_unsigned_op => ex_unsigned_op,
      lopt => lopt_92,
      lopt_1 => lopt_93,
      lopt_2 => lopt_94,
      lopt_3 => lopt_95,
      lopt_4 => lopt_97
    );
\Using_FPGA.ALL_Bits[10].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit
     port map (
      \Data_Addr[10]\(0) => \Data_Addr[0]\(19),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_22,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[10]\(0) => \EX_Op1_reg[0]\(21),
      LO => alu_carry_21,
      Q(0) => Q(21),
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_10 => lopt_75,
      lopt_11 => lopt_76,
      lopt_2 => lopt_67,
      lopt_3 => lopt_68,
      lopt_4 => lopt_69,
      lopt_5 => lopt_70,
      lopt_6 => lopt_71,
      lopt_7 => lopt_72,
      lopt_8 => lopt_73,
      lopt_9 => lopt_74
    );
\Using_FPGA.ALL_Bits[11].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_451
     port map (
      \Data_Addr[11]\(0) => \Data_Addr[0]\(18),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_21,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[11]\(0) => \EX_Op1_reg[0]\(20),
      LO => alu_carry_20,
      Q(0) => Q(20),
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_61,
      lopt_3 => lopt_64
    );
\Using_FPGA.ALL_Bits[12].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_452
     port map (
      \Data_Addr[12]\(0) => \Data_Addr[0]\(17),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_20,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[12]\(0) => \EX_Op1_reg[0]\(19),
      LO => alu_carry_19,
      Q(0) => Q(19),
      lopt => lopt_56,
      lopt_1 => lopt_57,
      lopt_2 => lopt_58,
      lopt_3 => lopt_63
    );
\Using_FPGA.ALL_Bits[13].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_453
     port map (
      \Data_Addr[13]\(0) => \Data_Addr[0]\(16),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_19,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[13]\(0) => \EX_Op1_reg[0]\(18),
      LO => alu_carry_18,
      Q(0) => Q(18),
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lopt_3 => lopt_62
    );
\Using_FPGA.ALL_Bits[14].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_454
     port map (
      \Data_Addr[14]\(0) => \Data_Addr[0]\(15),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_18,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[14]\(0) => \EX_Op1_reg[0]\(17),
      LO => alu_carry_17,
      Q(0) => Q(17),
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_10 => lopt_63,
      lopt_11 => lopt_64,
      lopt_2 => lopt_55,
      lopt_3 => lopt_56,
      lopt_4 => lopt_57,
      lopt_5 => lopt_58,
      lopt_6 => lopt_59,
      lopt_7 => lopt_60,
      lopt_8 => lopt_61,
      lopt_9 => lopt_62
    );
\Using_FPGA.ALL_Bits[15].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_455
     port map (
      \Data_Addr[15]\(0) => \Data_Addr[0]\(14),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_17,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[15]\(0) => \EX_Op1_reg[0]\(16),
      LO => alu_carry_16,
      Q(0) => Q(16),
      lopt => lopt_47,
      lopt_1 => lopt_48,
      lopt_2 => lopt_49,
      lopt_3 => lopt_52
    );
\Using_FPGA.ALL_Bits[16].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_456
     port map (
      \Data_Addr[16]\(0) => \Data_Addr[0]\(13),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_16,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[16]\(0) => \EX_Op1_reg[0]\(15),
      LO => alu_carry_15,
      Q(0) => Q(15),
      lopt => lopt_44,
      lopt_1 => lopt_45,
      lopt_2 => lopt_46,
      lopt_3 => lopt_51
    );
\Using_FPGA.ALL_Bits[17].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_457
     port map (
      \Data_Addr[17]\(0) => \Data_Addr[0]\(12),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_15,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[17]\(0) => \EX_Op1_reg[0]\(14),
      LO => alu_carry_14,
      Q(0) => Q(14),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_50
    );
\Using_FPGA.ALL_Bits[18].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_458
     port map (
      \Data_Addr[18]\(0) => \Data_Addr[0]\(11),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_14,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[18]\(0) => \EX_Op1_reg[0]\(13),
      LO => alu_carry_13,
      Q(0) => Q(13),
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_10 => lopt_51,
      lopt_11 => lopt_52,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44,
      lopt_4 => lopt_45,
      lopt_5 => lopt_46,
      lopt_6 => lopt_47,
      lopt_7 => lopt_48,
      lopt_8 => lopt_49,
      lopt_9 => lopt_50
    );
\Using_FPGA.ALL_Bits[19].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_459
     port map (
      \Data_Addr[19]\(0) => \Data_Addr[0]\(10),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_13,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[19]\(0) => \EX_Op1_reg[0]\(12),
      LO => alu_carry_12,
      Q(0) => Q(12),
      lopt => lopt_35,
      lopt_1 => lopt_36,
      lopt_2 => lopt_37,
      lopt_3 => lopt_40
    );
\Using_FPGA.ALL_Bits[1].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_460
     port map (
      \Data_Addr[1]\(0) => \Data_Addr[0]\(28),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_31,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[1]\(0) => \EX_Op1_reg[0]\(30),
      LO => alu_carry_30,
      Q(0) => Q(30),
      lopt => lopt_89,
      lopt_1 => lopt_90,
      lopt_2 => lopt_91,
      lopt_3 => lopt_96
    );
\Using_FPGA.ALL_Bits[20].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_461
     port map (
      \Data_Addr[20]\(0) => \Data_Addr[0]\(9),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_12,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[20]\(0) => \EX_Op1_reg[0]\(11),
      LO => alu_carry_11,
      Q(0) => Q(11),
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_39
    );
\Using_FPGA.ALL_Bits[21].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_462
     port map (
      \Data_Addr[21]\(0) => \Data_Addr[0]\(8),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_11,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[21]\(0) => \EX_Op1_reg[0]\(10),
      LO => alu_carry_10,
      Q(0) => Q(10),
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_2 => lopt_31,
      lopt_3 => lopt_38
    );
\Using_FPGA.ALL_Bits[22].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_463
     port map (
      \Data_Addr[22]\(0) => \Data_Addr[0]\(7),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_10,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[22]\(0) => \EX_Op1_reg[0]\(9),
      LO => alu_carry_9,
      Q(0) => Q(9),
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_10 => lopt_39,
      lopt_11 => lopt_40,
      lopt_2 => lopt_31,
      lopt_3 => lopt_32,
      lopt_4 => lopt_33,
      lopt_5 => lopt_34,
      lopt_6 => lopt_35,
      lopt_7 => lopt_36,
      lopt_8 => lopt_37,
      lopt_9 => lopt_38
    );
\Using_FPGA.ALL_Bits[23].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_464
     port map (
      \Data_Addr[23]\(0) => \Data_Addr[0]\(6),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_9,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[23]\(0) => \EX_Op1_reg[0]\(8),
      LO => alu_carry_8,
      Q(0) => Q(8),
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_25,
      lopt_3 => lopt_28
    );
\Using_FPGA.ALL_Bits[24].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_465
     port map (
      \Data_Addr[24]\(0) => \Data_Addr[0]\(5),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_8,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[24]\(0) => \EX_Op1_reg[0]\(7),
      LO => alu_carry_7,
      Q(0) => Q(7),
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_2 => lopt_22,
      lopt_3 => lopt_27
    );
\Using_FPGA.ALL_Bits[25].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_466
     port map (
      \Data_Addr[25]\(0) => \Data_Addr[0]\(4),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_7,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[25]\(0) => \EX_Op1_reg[0]\(6),
      LO => alu_carry_6,
      Q(0) => Q(6),
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      lopt_3 => lopt_26
    );
\Using_FPGA.ALL_Bits[26].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_467
     port map (
      \Data_Addr[26]\(0) => \Data_Addr[0]\(3),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_6,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[26]\(0) => \EX_Op1_reg[0]\(5),
      LO => alu_carry_5,
      Q(0) => Q(5),
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_10 => lopt_27,
      lopt_11 => lopt_28,
      lopt_2 => lopt_19,
      lopt_3 => lopt_20,
      lopt_4 => lopt_21,
      lopt_5 => lopt_22,
      lopt_6 => lopt_23,
      lopt_7 => lopt_24,
      lopt_8 => lopt_25,
      lopt_9 => lopt_26
    );
\Using_FPGA.ALL_Bits[27].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_468
     port map (
      \Data_Addr[27]\(0) => \Data_Addr[0]\(2),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_5,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[27]\(0) => \EX_Op1_reg[0]\(4),
      LO => alu_carry_4,
      Q(0) => Q(4),
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13,
      lopt_3 => lopt_16
    );
\Using_FPGA.ALL_Bits[28].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_469
     port map (
      \Data_Addr[28]\(0) => \Data_Addr[0]\(1),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_4,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[28]\(0) => \EX_Op1_reg[0]\(3),
      LO => alu_carry_3,
      Q(0) => Q(3),
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_2 => lopt_10,
      lopt_3 => lopt_15
    );
\Using_FPGA.ALL_Bits[29].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_470
     port map (
      \Data_Addr[29]\(0) => \Data_Addr[0]\(0),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_3,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[29]\(0) => \EX_Op1_reg[0]\(2),
      LO => alu_carry_2,
      Q(0) => Q(2),
      lopt => \^lopt_5\,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      lopt_3 => lopt_14
    );
\Using_FPGA.ALL_Bits[2].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_471
     port map (
      \Data_Addr[2]\(0) => \Data_Addr[0]\(27),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_30,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[2]\(0) => \EX_Op1_reg[0]\(29),
      LO => alu_carry_29,
      Q(0) => Q(29),
      lopt => lopt_89,
      lopt_1 => lopt_90,
      lopt_10 => lopt_97,
      lopt_2 => lopt_91,
      lopt_3 => lopt_92,
      lopt_4 => ex_unsigned_op,
      lopt_5 => EX_CMP_Op_reg,
      lopt_6 => lopt_93,
      lopt_7 => lopt_94,
      lopt_8 => lopt_95,
      lopt_9 => lopt_96
    );
\Using_FPGA.ALL_Bits[30].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_472
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_2,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[30]\(0) => \EX_Op1_reg[0]\(1),
      LO => alu_carry_1,
      \MEM_DataBus_Addr_reg[30]\(0) => \MEM_DataBus_Addr_reg[30]\(1),
      Q(0) => Q(1),
      lopt => \^lopt_5\,
      lopt_1 => lopt_6,
      lopt_10 => lopt_15,
      lopt_11 => lopt_16,
      lopt_2 => lopt_7,
      lopt_3 => lopt_8,
      lopt_4 => lopt_9,
      lopt_5 => lopt_10,
      lopt_6 => lopt_11,
      lopt_7 => lopt_12,
      lopt_8 => lopt_13,
      lopt_9 => lopt_14
    );
\Using_FPGA.ALL_Bits[31].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_473
     port map (
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_in,
      EX_CarryOut => alu_carry_1,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \MEM_DataBus_Addr_reg[31]\(0) => \MEM_DataBus_Addr_reg[30]\(0),
      Q(0) => Q(0),
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \^lopt_3\,
      lopt_3 => \^lopt_4\
    );
\Using_FPGA.ALL_Bits[3].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_474
     port map (
      \Data_Addr[3]\(0) => \Data_Addr[0]\(26),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_29,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[3]\(0) => \EX_Op1_reg[0]\(28),
      LO => alu_carry_28,
      Q(0) => Q(28),
      lopt => lopt_83,
      lopt_1 => lopt_84,
      lopt_2 => lopt_85,
      lopt_3 => lopt_88
    );
\Using_FPGA.ALL_Bits[4].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_475
     port map (
      \Data_Addr[4]\(0) => \Data_Addr[0]\(25),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_28,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[4]\(0) => \EX_Op1_reg[0]\(27),
      LO => alu_carry_27,
      Q(0) => Q(27),
      lopt => lopt_80,
      lopt_1 => lopt_81,
      lopt_2 => lopt_82,
      lopt_3 => lopt_87
    );
\Using_FPGA.ALL_Bits[5].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_476
     port map (
      \Data_Addr[5]\(0) => \Data_Addr[0]\(24),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_27,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[5]\(0) => \EX_Op1_reg[0]\(26),
      LO => alu_carry_26,
      Q(0) => Q(26),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_2 => lopt_79,
      lopt_3 => lopt_86
    );
\Using_FPGA.ALL_Bits[6].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_477
     port map (
      \Data_Addr[6]\(0) => \Data_Addr[0]\(23),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_26,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[6]\(0) => \EX_Op1_reg[0]\(25),
      LO => alu_carry_25,
      Q(0) => Q(25),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_10 => lopt_87,
      lopt_11 => lopt_88,
      lopt_2 => lopt_79,
      lopt_3 => lopt_80,
      lopt_4 => lopt_81,
      lopt_5 => lopt_82,
      lopt_6 => lopt_83,
      lopt_7 => lopt_84,
      lopt_8 => lopt_85,
      lopt_9 => lopt_86
    );
\Using_FPGA.ALL_Bits[7].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_478
     port map (
      \Data_Addr[7]\(0) => \Data_Addr[0]\(22),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_25,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[7]\(0) => \EX_Op1_reg[0]\(24),
      LO => alu_carry_24,
      Q(0) => Q(24),
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73,
      lopt_3 => lopt_76
    );
\Using_FPGA.ALL_Bits[8].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_479
     port map (
      \Data_Addr[8]\(0) => \Data_Addr[0]\(21),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryOut => alu_carry_24,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[8]\(0) => \EX_Op1_reg[0]\(23),
      LO => alu_carry_23,
      Q(0) => Q(23),
      lopt => lopt_68,
      lopt_1 => lopt_69,
      lopt_2 => lopt_70,
      lopt_3 => lopt_75
    );
\Using_FPGA.ALL_Bits[9].ALU_Bit_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_480
     port map (
      \Data_Addr[9]\(0) => \Data_Addr[0]\(20),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CarryIn => alu_carry_22,
      EX_CarryOut => alu_carry_23,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[9]\(0) => \EX_Op1_reg[0]\(22),
      Q(0) => Q(22),
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_2 => lopt_67,
      lopt_3 => lopt_74
    );
ex_subtract_op: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => EX_ALU_Sel_Logic,
      I1 => ex_use_carry,
      I2 => \EX_ALU_Op_reg[0]\(0),
      I3 => \EX_ALU_Op_reg[0]\(1),
      O => DI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Trace is
  port (
    \Serial_Dbg_Intf.stopped_i_reg_0\ : out STD_LOGIC;
    save_pc_next_next_reg_0 : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Embedded_Trace.trace_wen_reg[8]_0\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : out STD_LOGIC;
    \save_sel_reg[0][0]_0\ : out STD_LOGIC;
    \branch_count_reg[3]_0\ : out STD_LOGIC;
    \writems_reg[0]_0\ : out STD_LOGIC;
    \save_sel_reg[0][1]_0\ : out STD_LOGIC;
    \save_sel_reg[0][0]_1\ : out STD_LOGIC;
    \saved_pc_reg[31]_0\ : out STD_LOGIC;
    \saved_load_get_reg[31]_0\ : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_hit_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dbg_Capture : in STD_LOGIC;
    first_item_reg_0 : in STD_LOGIC;
    handle_as_branch : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_count_reg[4]\ : in STD_LOGIC;
    \Dbg_Reg_En_1__s_port_\ : in STD_LOGIC;
    \Serial_Dbg_Intf.instr_read_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Dbg_Reg_En_6__s_port_\ : in STD_LOGIC;
    Read_Reg_En : in STD_LOGIC;
    \Performace_Debug_Control.force_stop_i_reg\ : in STD_LOGIC;
    single_Step_N : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_i_reg\ : in STD_LOGIC;
    first_item_reg_1 : in STD_LOGIC;
    p_56_in : in STD_LOGIC;
    items1 : in STD_LOGIC;
    \wb_exception_kind_i_reg[31]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[20]_0\ : in STD_LOGIC;
    save_pc_next_reg_0 : in STD_LOGIC;
    \branch_count_reg[3]_1\ : in STD_LOGIC;
    stat0 : in STD_LOGIC;
    branch_count165_out : in STD_LOGIC;
    \wb_instr_reg[6]\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC;
    \wb_instr_reg[0]\ : in STD_LOGIC_VECTOR ( 180 downto 0 );
    wb_exception_i_reg : in STD_LOGIC;
    \wb_instr_reg[2]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.shift_datain_reg[14]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Async_Reset.sync_reset_reg_0\ : in STD_LOGIC;
    first_item_reg_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Trace;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Trace is
  signal ADDRB : STD_LOGIC_VECTOR ( 1 to 9 );
  signal Command_Reg_En : STD_LOGIC;
  signal Control_Reg_En : STD_LOGIC;
  signal DATA_INA : STD_LOGIC_VECTOR ( 0 to 71 );
  signal \Dbg_Reg_En_1__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_6__s_net_1\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_12_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_26_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_27_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_38_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_39_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_52_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_53_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_54_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_55_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_56_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_57_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_70_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_71_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_72_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_73_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_74_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_75_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_76_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_10\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_11\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_12\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_13\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_14\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_15\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_16\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_17\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_8\ : STD_LOGIC;
  signal \Embedded_Trace.Embedded_Trace_Buffer_n_9\ : STD_LOGIC;
  signal \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.prev_wr_reg_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[0]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[0]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[8]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[8]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr[8]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.rdaddr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.rddata[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \Embedded_Trace.trace_count_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \Embedded_Trace.trace_wen[0]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen[2]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen[4]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen[6]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep[4]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep[6]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep_reg_n_0_[0]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep_reg_n_0_[2]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep_reg_n_0_[4]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_keep_reg_n_0_[6]\ : STD_LOGIC;
  signal \^embedded_trace.trace_wen_reg[8]_0\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_reg_n_0_[10]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_reg_n_0_[12]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_reg_n_0_[14]\ : STD_LOGIC;
  signal \Embedded_Trace.trace_wen_reg_n_0_[8]\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_6_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_7_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[11]_i_8_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[3]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[3]_i_6_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[7]_i_4_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[7]_i_5_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[7]_i_6_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Embedded_Trace.wraddr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^performace_debug_control.ex_dbg_hit_reg[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.command_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \^serial_dbg_intf.stopped_i_reg_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_cc_overflow_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_10\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_11\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_12\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_13\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_14\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_15\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_16\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_17\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_18\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_9\ : STD_LOGIC;
  signal WEA : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \branch_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \branch_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \branch_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \branch_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \^branch_count_reg[3]_0\ : STD_LOGIC;
  signal \branch_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \branch_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \branch_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \branch_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \branch_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \branch_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \branch_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \branch_data_first[0]_i_1_n_0\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[0]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[1]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[2]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[3]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[4]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[5]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[6]\ : STD_LOGIC;
  signal \branch_data_first_reg_n_0_[8]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \branch_data_reg_n_0_[9]\ : STD_LOGIC;
  signal cc_clear_i_1_n_0 : STD_LOGIC;
  signal cc_clear_i_2_n_0 : STD_LOGIC;
  signal cc_clear_i_3_n_0 : STD_LOGIC;
  signal cc_clear_reg_n_0 : STD_LOGIC;
  signal cc_overflow_i_1_n_0 : STD_LOGIC;
  signal cc_overflow_i_2_n_0 : STD_LOGIC;
  signal cc_overflow_reg_n_0 : STD_LOGIC;
  signal clear_cmd : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 3 );
  signal compression_ctrl : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \cycle_count[11]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count[11]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_count[11]_i_4_n_0\ : STD_LOGIC;
  signal \cycle_count[11]_i_5_n_0\ : STD_LOGIC;
  signal \cycle_count[15]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count[15]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_count[15]_i_4_n_0\ : STD_LOGIC;
  signal \cycle_count[15]_i_5_n_0\ : STD_LOGIC;
  signal \cycle_count[15]_i_6_n_0\ : STD_LOGIC;
  signal \cycle_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_count[3]_i_4_n_0\ : STD_LOGIC;
  signal \cycle_count[3]_i_5_n_0\ : STD_LOGIC;
  signal \cycle_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \cycle_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \cycle_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 17 );
  signal data_read_reg_cs : STD_LOGIC;
  signal first_item_i_1_n_0 : STD_LOGIC;
  signal full_i : STD_LOGIC;
  signal fullhalt_ctrl : STD_LOGIC;
  signal halt_i : STD_LOGIC;
  signal items158_out : STD_LOGIC;
  signal mux4_out : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal next_wr : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 215 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal p_57_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal prev_wr : STD_LOGIC;
  signal rddata : STD_LOGIC_VECTOR ( 0 to 17 );
  signal remaining : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal remaining0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \remaining[0]_i_1_n_0\ : STD_LOGIC;
  signal \remaining[1]_i_1_n_0\ : STD_LOGIC;
  signal \remaining[1]_i_3_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_10_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_1_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_2_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_3_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_4_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_6_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_7_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_8_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_9_n_0\ : STD_LOGIC;
  signal sample_cmd : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 8 );
  signal save_branch : STD_LOGIC;
  signal save_branch_double3_out : STD_LOGIC;
  signal save_pc_next0 : STD_LOGIC;
  signal save_pc_next_i_1_n_0 : STD_LOGIC;
  signal save_pc_next_i_3_n_0 : STD_LOGIC;
  signal \^save_pc_next_next_reg_0\ : STD_LOGIC;
  signal save_pc_next_reg_n_0 : STD_LOGIC;
  signal \save_sel[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[0][0]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[0][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[0]_37\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[10][0]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[10][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[10][2]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[11][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[11][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[11][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[11][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_12_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[11][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_12_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[11][2]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[1][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[1][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[2][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[2][2]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[3][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[3][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[3][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[4][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[4][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[4][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[5][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_11_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[5][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[5][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[6][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[6][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[6][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[7][0]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[7][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[7][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[8][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[8][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[8][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[8][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[8][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[8][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[8][2]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[9][0]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_10_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_7_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_8_n_0\ : STD_LOGIC;
  signal \save_sel[9][1]_i_9_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_2_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_3_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_4_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_5_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_6_n_0\ : STD_LOGIC;
  signal \save_sel[9][2]_i_7_n_0\ : STD_LOGIC;
  signal \^save_sel_reg[0][0]_0\ : STD_LOGIC;
  signal \^save_sel_reg[0][0]_1\ : STD_LOGIC;
  signal \^save_sel_reg[0][1]_0\ : STD_LOGIC;
  signal \save_sel_reg[0]_35\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[1]_34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[2]_33\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[3]_32\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[4]_31\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[5]_30\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[6]_29\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg[7]_28\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \save_sel_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \save_sel_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \save_sel_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[0]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[10]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[11]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[12]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[13]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[14]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[16]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[17]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[18]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[19]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[1]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[20]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[21]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[22]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[23]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[24]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[25]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[26]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[27]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[28]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[29]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[2]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[31]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[3]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[4]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[5]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[6]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[7]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[8]\ : STD_LOGIC;
  signal \saved_load_get_reg_n_0_[9]\ : STD_LOGIC;
  signal \saved_pc[0]_i_1_n_0\ : STD_LOGIC;
  signal \saved_pc[0]_i_2_n_0\ : STD_LOGIC;
  signal \^saved_pc_reg[31]_0\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[0]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \saved_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal start_cmd : STD_LOGIC;
  signal started_i : STD_LOGIC;
  signal status_count : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal status_reg : STD_LOGIC_VECTOR ( 0 to 17 );
  signal stop_cmd : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal trace_count : STD_LOGIC;
  signal trace_count_halt : STD_LOGIC;
  signal trace_count_max : STD_LOGIC;
  signal trace_din_all : STD_LOGIC;
  signal \trace_din_all[100]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[100]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[100]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[101]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[101]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[101]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[102]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[102]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[102]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[103]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[103]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[103]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[104]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[104]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[104]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[105]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[105]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[105]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[106]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[106]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[106]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[107]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[107]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[107]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[10]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[10]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[110]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[110]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[110]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[111]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[111]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[111]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[112]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[112]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[113]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[113]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[114]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[114]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[115]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[115]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[116]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[116]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[117]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[117]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[118]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[118]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[119]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[119]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[11]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[11]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[120]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[120]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[121]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[121]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[122]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[122]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[123]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[123]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[124]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[124]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[125]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[125]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[128]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[128]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[129]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[129]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[12]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[12]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[130]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[130]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[131]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[131]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[132]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[132]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[133]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[133]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[134]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[134]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[135]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[135]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[136]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[136]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[137]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[137]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[138]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[138]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[139]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[139]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[13]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[13]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[140]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[140]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[141]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[141]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[142]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[142]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[143]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[143]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[144]_i_1_n_0\ : STD_LOGIC;
  signal \trace_din_all[144]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[146]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[147]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[148]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[149]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[14]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[14]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[150]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[151]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[152]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[153]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[154]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[155]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[156]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[157]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[158]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[159]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[15]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[15]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[160]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[161]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[162]_i_1_n_0\ : STD_LOGIC;
  signal \trace_din_all[162]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[164]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[165]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[166]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[167]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[168]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[169]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[16]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[16]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[170]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[171]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[172]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[173]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[174]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[175]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[176]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[177]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[178]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[179]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[17]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[17]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[180]_i_1_n_0\ : STD_LOGIC;
  signal \trace_din_all[180]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[182]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[183]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[184]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[185]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[186]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[187]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[188]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[189]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[190]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[191]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[192]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[193]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[194]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[195]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[196]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[197]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[198]_i_1_n_0\ : STD_LOGIC;
  signal \trace_din_all[198]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[200]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[201]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[202]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[203]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[204]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[205]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[206]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[207]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[208]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[209]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[20]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[20]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[210]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[211]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[212]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[213]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[214]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[215]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[21]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[21]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[22]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[22]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[23]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[23]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[24]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[24]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[25]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[25]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[26]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[26]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[27]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[27]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[28]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[28]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[29]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[29]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[2]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[30]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[30]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[31]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[31]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[32]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[32]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[33]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[33]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[34]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[34]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[35]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[35]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[38]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[38]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[39]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[39]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[3]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[3]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[40]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[40]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[41]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[41]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[42]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[42]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[43]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[43]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[44]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[44]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[45]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[45]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[46]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[46]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[47]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[47]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[48]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[48]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[48]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[49]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[49]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[49]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[4]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[4]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[50]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[50]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[50]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[51]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[51]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[51]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[52]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[52]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[52]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[53]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[53]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[53]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[54]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[55]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[56]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[56]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[56]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[57]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[57]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[57]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[58]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[58]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[58]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[59]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[59]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[59]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[5]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[5]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[60]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[60]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[60]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[61]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[61]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[61]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[62]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[62]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[62]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[63]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[63]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[63]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[64]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[64]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[64]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[65]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[65]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[65]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[66]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[66]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[66]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[67]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[67]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[67]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[68]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[68]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[68]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[69]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[69]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[69]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[6]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[6]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[70]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[70]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[70]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[71]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[71]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[71]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[74]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[74]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[74]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[75]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[75]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[75]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[76]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[76]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[76]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[77]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[77]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[77]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[78]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[78]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[78]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[79]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[79]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[79]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[7]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[7]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[80]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[80]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[80]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[81]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[81]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[81]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[82]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[82]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[82]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[83]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[83]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[83]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[84]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[84]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[84]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[85]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[85]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[85]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[86]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[86]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[86]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[87]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[87]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[87]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[88]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[88]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[88]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[89]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[89]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[89]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[8]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[8]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[92]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[92]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[92]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[93]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[93]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[93]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[94]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[94]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[94]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[95]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[95]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[95]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[96]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[96]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[96]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[97]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[97]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[97]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[98]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[98]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[98]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[99]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[99]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all[99]_i_4_n_0\ : STD_LOGIC;
  signal \trace_din_all[9]_i_2_n_0\ : STD_LOGIC;
  signal \trace_din_all[9]_i_3_n_0\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[100]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[101]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[102]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[103]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[104]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[105]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[106]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[107]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[108]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[109]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[110]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[111]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[112]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[113]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[114]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[115]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[116]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[117]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[118]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[119]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[120]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[121]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[122]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[123]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[124]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[125]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[126]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[127]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[128]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[129]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[130]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[131]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[132]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[133]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[134]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[135]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[136]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[137]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[138]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[139]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[140]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[141]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[142]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[143]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[144]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[145]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[146]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[147]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[148]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[149]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[150]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[151]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[152]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[153]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[154]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[155]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[156]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[157]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[158]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[159]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[160]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[161]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[162]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[163]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[164]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[165]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[166]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[167]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[168]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[169]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[170]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[171]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[172]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[173]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[174]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[175]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[176]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[177]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[178]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[179]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[180]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[181]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[182]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[183]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[184]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[185]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[186]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[187]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[188]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[189]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[190]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[191]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[192]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[193]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[194]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[195]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[196]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[197]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[198]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[199]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[200]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[201]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[202]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[203]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[204]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[205]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[206]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[207]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[208]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[209]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[210]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[211]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[212]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[213]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[215]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[72]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[73]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[74]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[75]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[76]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[77]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[78]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[79]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[80]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[81]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[82]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[83]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[84]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[85]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[86]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[87]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[88]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[89]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[90]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[91]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[92]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[93]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[94]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[95]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[96]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[97]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[98]\ : STD_LOGIC;
  signal \trace_din_all_reg_n_0_[99]\ : STD_LOGIC;
  signal trace_wr : STD_LOGIC;
  signal wraddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal writems : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \writems[0]_i_1_n_0\ : STD_LOGIC;
  signal \writems[0]_i_2_n_0\ : STD_LOGIC;
  signal \writems[1]_i_1_n_0\ : STD_LOGIC;
  signal \writems[1]_i_8_n_0\ : STD_LOGIC;
  signal \writems[1]_i_9_n_0\ : STD_LOGIC;
  signal \writems[2]_i_1_n_0\ : STD_LOGIC;
  signal \writems[3]_i_1_n_0\ : STD_LOGIC;
  signal \^writems_reg[0]_0\ : STD_LOGIC;
  signal \NLW_Embedded_Trace.rdaddr_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Embedded_Trace.trace_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Embedded_Trace.wraddr_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycle_count_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_addr[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_wen[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Embedded_Trace.trace_wen_keep[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[11]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Embedded_Trace.wraddr[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.command_reg[0]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.control_reg[0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \branch_count[0]_i_13\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \branch_count[0]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \branch_count[0]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \branch_count[0]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \branch_data[0]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \branch_data[10]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \branch_data[11]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \branch_data[12]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \branch_data[13]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \branch_data[14]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \branch_data[1]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \branch_data[2]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \branch_data[2]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \branch_data[3]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \branch_data[4]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \branch_data[5]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \branch_data[6]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \branch_data[7]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \branch_data[8]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \branch_data[9]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \branch_data[9]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of cc_clear_i_3 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \remaining[2]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \save_sel[0][0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \save_sel[0][2]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \trace_din_all[126]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \trace_din_all[127]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \trace_din_all[144]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \trace_din_all[145]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \trace_din_all[162]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trace_din_all[163]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trace_din_all[180]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trace_din_all[181]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trace_din_all[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \trace_din_all[198]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \trace_din_all[199]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \trace_din_all[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \trace_din_all[74]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \trace_din_all[75]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \trace_din_all[76]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \trace_din_all[77]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \trace_din_all[78]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \trace_din_all[79]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \writems[1]_i_9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \writems[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \writems[2]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \writems[2]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \writems[3]_i_1\ : label is "soft_lutpair39";
begin
  \Dbg_Reg_En_1__s_net_1\ <= \Dbg_Reg_En_1__s_port_\;
  \Dbg_Reg_En_6__s_net_1\ <= \Dbg_Reg_En_6__s_port_\;
  Dbg_Trig_Ack_Out(1 downto 0) <= \^dbg_trig_ack_out\(1 downto 0);
  Dbg_Trig_In(1 downto 0) <= \^dbg_trig_in\(1 downto 0);
  \Embedded_Trace.trace_wen_reg[8]_0\ <= \^embedded_trace.trace_wen_reg[8]_0\;
  \Performace_Debug_Control.ex_dbg_hit_reg[0]\(3 downto 0) <= \^performace_debug_control.ex_dbg_hit_reg[0]\(3 downto 0);
  \Serial_Dbg_Intf.stopped_i_reg_0\ <= \^serial_dbg_intf.stopped_i_reg_0\;
  \branch_count_reg[3]_0\ <= \^branch_count_reg[3]_0\;
  save_pc_next_next_reg_0 <= \^save_pc_next_next_reg_0\;
  \save_sel_reg[0][0]_0\ <= \^save_sel_reg[0][0]_0\;
  \save_sel_reg[0][0]_1\ <= \^save_sel_reg[0][0]_1\;
  \save_sel_reg[0][1]_0\ <= \^save_sel_reg[0][1]_0\;
  \saved_pc_reg[31]_0\ <= \^saved_pc_reg[31]_0\;
  \writems_reg[0]_0\ <= \^writems_reg[0]_0\;
Dbg_TDO_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF77FFFF"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_26_n_0,
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_TDO_INST_0_i_27_n_0,
      I3 => Dbg_Reg_En(7),
      I4 => \Dbg_Reg_En_6__s_net_1\,
      I5 => Read_Reg_En,
      O => Dbg_TDO_INST_0_i_12_n_0
    );
Dbg_TDO_INST_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_TDO_INST_0_i_38_n_0,
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(2),
      I5 => Dbg_Reg_En(6),
      O => Dbg_TDO_INST_0_i_26_n_0
    );
Dbg_TDO_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_TDO_INST_0_i_39_n_0,
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(2),
      I5 => Dbg_Reg_En(6),
      O => Dbg_TDO_INST_0_i_27_n_0
    );
Dbg_TDO_INST_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_52_n_0,
      I1 => Q(3),
      I2 => Dbg_TDO_INST_0_i_53_n_0,
      I3 => Q(4),
      I4 => Dbg_TDO_INST_0_i_54_n_0,
      I5 => Dbg_Reg_En(4),
      O => Dbg_TDO_INST_0_i_38_n_0
    );
Dbg_TDO_INST_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_55_n_0,
      I1 => Q(3),
      I2 => Dbg_TDO_INST_0_i_56_n_0,
      I3 => Q(4),
      I4 => Dbg_TDO_INST_0_i_57_n_0,
      I5 => Dbg_Reg_En(4),
      O => Dbg_TDO_INST_0_i_39_n_0
    );
Dbg_TDO_INST_0_i_52: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_70_n_0,
      I1 => Dbg_TDO_INST_0_i_71_n_0,
      O => Dbg_TDO_INST_0_i_52_n_0,
      S => Q(1)
    );
Dbg_TDO_INST_0_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_72_n_0,
      I1 => Dbg_TDO_INST_0_i_73_n_0,
      O => Dbg_TDO_INST_0_i_53_n_0,
      S => Q(1)
    );
Dbg_TDO_INST_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => Q(1),
      I1 => data_read_reg(16),
      I2 => Q(0),
      I3 => data_read_reg(17),
      I4 => Q(2),
      I5 => Q(3),
      O => Dbg_TDO_INST_0_i_54_n_0
    );
Dbg_TDO_INST_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => status_reg(6),
      I1 => Q(0),
      I2 => status_reg(7),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Dbg_TDO_INST_0_i_74_n_0,
      O => Dbg_TDO_INST_0_i_55_n_0
    );
Dbg_TDO_INST_0_i_56: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_75_n_0,
      I1 => Dbg_TDO_INST_0_i_76_n_0,
      O => Dbg_TDO_INST_0_i_56_n_0,
      S => Q(1)
    );
Dbg_TDO_INST_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => Q(1),
      I1 => status_reg(16),
      I2 => Q(0),
      I3 => status_reg(17),
      I4 => Q(2),
      I5 => Q(3),
      O => Dbg_TDO_INST_0_i_57_n_0
    );
Dbg_TDO_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFEFE0EFE0EF"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_12_n_0,
      I1 => \Serial_Dbg_Intf.shift_count_reg[4]\,
      I2 => \Dbg_Reg_En_1__s_net_1\,
      I3 => \Serial_Dbg_Intf.instr_read_reg_reg[0]\(1),
      I4 => \Serial_Dbg_Intf.instr_read_reg_reg[0]\(0),
      I5 => Q(0),
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(5),
      I1 => data_read_reg(4),
      I2 => Q(2),
      I3 => data_read_reg(1),
      I4 => Q(0),
      I5 => data_read_reg(0),
      O => Dbg_TDO_INST_0_i_70_n_0
    );
Dbg_TDO_INST_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(7),
      I1 => data_read_reg(6),
      I2 => Q(2),
      I3 => data_read_reg(3),
      I4 => Q(0),
      I5 => data_read_reg(2),
      O => Dbg_TDO_INST_0_i_71_n_0
    );
Dbg_TDO_INST_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(13),
      I1 => data_read_reg(12),
      I2 => Q(2),
      I3 => data_read_reg(9),
      I4 => Q(0),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_72_n_0
    );
Dbg_TDO_INST_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(15),
      I1 => data_read_reg(14),
      I2 => Q(2),
      I3 => data_read_reg(11),
      I4 => Q(0),
      I5 => data_read_reg(10),
      O => Dbg_TDO_INST_0_i_73_n_0
    );
Dbg_TDO_INST_0_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => status_reg(0),
      I1 => Q(0),
      I2 => status_reg(1),
      I3 => Q(2),
      O => Dbg_TDO_INST_0_i_74_n_0
    );
Dbg_TDO_INST_0_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => status_reg(13),
      I1 => status_reg(12),
      I2 => Q(2),
      I3 => status_reg(9),
      I4 => Q(0),
      I5 => status_reg(8),
      O => Dbg_TDO_INST_0_i_75_n_0
    );
Dbg_TDO_INST_0_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => status_reg(15),
      I1 => status_reg(14),
      I2 => Q(2),
      I3 => status_reg(11),
      I4 => Q(0),
      I5 => status_reg(10),
      O => Dbg_TDO_INST_0_i_76_n_0
    );
\Embedded_Trace.Embedded_Trace_Buffer\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module
     port map (
      Clk => Clk,
      D(17) => \Embedded_Trace.Embedded_Trace_Buffer_n_0\,
      D(16) => \Embedded_Trace.Embedded_Trace_Buffer_n_1\,
      D(15) => \Embedded_Trace.Embedded_Trace_Buffer_n_2\,
      D(14) => \Embedded_Trace.Embedded_Trace_Buffer_n_3\,
      D(13) => \Embedded_Trace.Embedded_Trace_Buffer_n_4\,
      D(12) => \Embedded_Trace.Embedded_Trace_Buffer_n_5\,
      D(11) => \Embedded_Trace.Embedded_Trace_Buffer_n_6\,
      D(10) => \Embedded_Trace.Embedded_Trace_Buffer_n_7\,
      D(9) => \Embedded_Trace.Embedded_Trace_Buffer_n_8\,
      D(8) => \Embedded_Trace.Embedded_Trace_Buffer_n_9\,
      D(7) => \Embedded_Trace.Embedded_Trace_Buffer_n_10\,
      D(6) => \Embedded_Trace.Embedded_Trace_Buffer_n_11\,
      D(5) => \Embedded_Trace.Embedded_Trace_Buffer_n_12\,
      D(4) => \Embedded_Trace.Embedded_Trace_Buffer_n_13\,
      D(3) => \Embedded_Trace.Embedded_Trace_Buffer_n_14\,
      D(2) => \Embedded_Trace.Embedded_Trace_Buffer_n_15\,
      D(1) => \Embedded_Trace.Embedded_Trace_Buffer_n_16\,
      D(0) => \Embedded_Trace.Embedded_Trace_Buffer_n_17\,
      \Embedded_Trace.rdaddr_reg\(2 downto 0) => \Embedded_Trace.rdaddr_reg\(2 downto 0),
      \Embedded_Trace.trace_wen_reg[0]\(7) => WEA(0),
      \Embedded_Trace.trace_wen_reg[0]\(6) => WEA(2),
      \Embedded_Trace.trace_wen_reg[0]\(5) => WEA(4),
      \Embedded_Trace.trace_wen_reg[0]\(4) => WEA(6),
      \Embedded_Trace.trace_wen_reg[0]\(3) => \Embedded_Trace.trace_wen_reg_n_0_[8]\,
      \Embedded_Trace.trace_wen_reg[0]\(2) => \Embedded_Trace.trace_wen_reg_n_0_[10]\,
      \Embedded_Trace.trace_wen_reg[0]\(1) => \Embedded_Trace.trace_wen_reg_n_0_[12]\,
      \Embedded_Trace.trace_wen_reg[0]\(0) => \Embedded_Trace.trace_wen_reg_n_0_[14]\,
      Q(8) => ADDRB(1),
      Q(7) => ADDRB(2),
      Q(6) => ADDRB(3),
      Q(5) => ADDRB(4),
      Q(4) => ADDRB(5),
      Q(3) => ADDRB(6),
      Q(2) => ADDRB(7),
      Q(1) => ADDRB(8),
      Q(0) => ADDRB(9),
      \trace_din_all_reg[0]\(143) => DATA_INA(0),
      \trace_din_all_reg[0]\(142) => DATA_INA(1),
      \trace_din_all_reg[0]\(141) => DATA_INA(2),
      \trace_din_all_reg[0]\(140) => DATA_INA(3),
      \trace_din_all_reg[0]\(139) => DATA_INA(4),
      \trace_din_all_reg[0]\(138) => DATA_INA(5),
      \trace_din_all_reg[0]\(137) => DATA_INA(6),
      \trace_din_all_reg[0]\(136) => DATA_INA(7),
      \trace_din_all_reg[0]\(135) => DATA_INA(64),
      \trace_din_all_reg[0]\(134) => DATA_INA(8),
      \trace_din_all_reg[0]\(133) => DATA_INA(9),
      \trace_din_all_reg[0]\(132) => DATA_INA(10),
      \trace_din_all_reg[0]\(131) => DATA_INA(11),
      \trace_din_all_reg[0]\(130) => DATA_INA(12),
      \trace_din_all_reg[0]\(129) => DATA_INA(13),
      \trace_din_all_reg[0]\(128) => DATA_INA(14),
      \trace_din_all_reg[0]\(127) => DATA_INA(15),
      \trace_din_all_reg[0]\(126) => DATA_INA(65),
      \trace_din_all_reg[0]\(125) => DATA_INA(16),
      \trace_din_all_reg[0]\(124) => DATA_INA(17),
      \trace_din_all_reg[0]\(123) => DATA_INA(18),
      \trace_din_all_reg[0]\(122) => DATA_INA(19),
      \trace_din_all_reg[0]\(121) => DATA_INA(20),
      \trace_din_all_reg[0]\(120) => DATA_INA(21),
      \trace_din_all_reg[0]\(119) => DATA_INA(22),
      \trace_din_all_reg[0]\(118) => DATA_INA(23),
      \trace_din_all_reg[0]\(117) => DATA_INA(66),
      \trace_din_all_reg[0]\(116) => DATA_INA(24),
      \trace_din_all_reg[0]\(115) => DATA_INA(25),
      \trace_din_all_reg[0]\(114) => DATA_INA(26),
      \trace_din_all_reg[0]\(113) => DATA_INA(27),
      \trace_din_all_reg[0]\(112) => DATA_INA(28),
      \trace_din_all_reg[0]\(111) => DATA_INA(29),
      \trace_din_all_reg[0]\(110) => DATA_INA(30),
      \trace_din_all_reg[0]\(109) => DATA_INA(31),
      \trace_din_all_reg[0]\(108) => DATA_INA(67),
      \trace_din_all_reg[0]\(107) => DATA_INA(32),
      \trace_din_all_reg[0]\(106) => DATA_INA(33),
      \trace_din_all_reg[0]\(105) => DATA_INA(34),
      \trace_din_all_reg[0]\(104) => DATA_INA(35),
      \trace_din_all_reg[0]\(103) => DATA_INA(36),
      \trace_din_all_reg[0]\(102) => DATA_INA(37),
      \trace_din_all_reg[0]\(101) => DATA_INA(38),
      \trace_din_all_reg[0]\(100) => DATA_INA(39),
      \trace_din_all_reg[0]\(99) => DATA_INA(68),
      \trace_din_all_reg[0]\(98) => DATA_INA(40),
      \trace_din_all_reg[0]\(97) => DATA_INA(41),
      \trace_din_all_reg[0]\(96) => DATA_INA(42),
      \trace_din_all_reg[0]\(95) => DATA_INA(43),
      \trace_din_all_reg[0]\(94) => DATA_INA(44),
      \trace_din_all_reg[0]\(93) => DATA_INA(45),
      \trace_din_all_reg[0]\(92) => DATA_INA(46),
      \trace_din_all_reg[0]\(91) => DATA_INA(47),
      \trace_din_all_reg[0]\(90) => DATA_INA(69),
      \trace_din_all_reg[0]\(89) => DATA_INA(48),
      \trace_din_all_reg[0]\(88) => DATA_INA(49),
      \trace_din_all_reg[0]\(87) => DATA_INA(50),
      \trace_din_all_reg[0]\(86) => DATA_INA(51),
      \trace_din_all_reg[0]\(85) => DATA_INA(52),
      \trace_din_all_reg[0]\(84) => DATA_INA(53),
      \trace_din_all_reg[0]\(83) => DATA_INA(54),
      \trace_din_all_reg[0]\(82) => DATA_INA(55),
      \trace_din_all_reg[0]\(81) => DATA_INA(70),
      \trace_din_all_reg[0]\(80) => DATA_INA(56),
      \trace_din_all_reg[0]\(79) => DATA_INA(57),
      \trace_din_all_reg[0]\(78) => DATA_INA(58),
      \trace_din_all_reg[0]\(77) => DATA_INA(59),
      \trace_din_all_reg[0]\(76) => DATA_INA(60),
      \trace_din_all_reg[0]\(75) => DATA_INA(61),
      \trace_din_all_reg[0]\(74) => DATA_INA(62),
      \trace_din_all_reg[0]\(73) => DATA_INA(63),
      \trace_din_all_reg[0]\(72) => DATA_INA(71),
      \trace_din_all_reg[0]\(71) => \trace_din_all_reg_n_0_[72]\,
      \trace_din_all_reg[0]\(70) => \trace_din_all_reg_n_0_[73]\,
      \trace_din_all_reg[0]\(69) => \trace_din_all_reg_n_0_[74]\,
      \trace_din_all_reg[0]\(68) => \trace_din_all_reg_n_0_[75]\,
      \trace_din_all_reg[0]\(67) => \trace_din_all_reg_n_0_[76]\,
      \trace_din_all_reg[0]\(66) => \trace_din_all_reg_n_0_[77]\,
      \trace_din_all_reg[0]\(65) => \trace_din_all_reg_n_0_[78]\,
      \trace_din_all_reg[0]\(64) => \trace_din_all_reg_n_0_[79]\,
      \trace_din_all_reg[0]\(63) => \trace_din_all_reg_n_0_[80]\,
      \trace_din_all_reg[0]\(62) => \trace_din_all_reg_n_0_[81]\,
      \trace_din_all_reg[0]\(61) => \trace_din_all_reg_n_0_[82]\,
      \trace_din_all_reg[0]\(60) => \trace_din_all_reg_n_0_[83]\,
      \trace_din_all_reg[0]\(59) => \trace_din_all_reg_n_0_[84]\,
      \trace_din_all_reg[0]\(58) => \trace_din_all_reg_n_0_[85]\,
      \trace_din_all_reg[0]\(57) => \trace_din_all_reg_n_0_[86]\,
      \trace_din_all_reg[0]\(56) => \trace_din_all_reg_n_0_[87]\,
      \trace_din_all_reg[0]\(55) => \trace_din_all_reg_n_0_[88]\,
      \trace_din_all_reg[0]\(54) => \trace_din_all_reg_n_0_[89]\,
      \trace_din_all_reg[0]\(53) => \trace_din_all_reg_n_0_[90]\,
      \trace_din_all_reg[0]\(52) => \trace_din_all_reg_n_0_[91]\,
      \trace_din_all_reg[0]\(51) => \trace_din_all_reg_n_0_[92]\,
      \trace_din_all_reg[0]\(50) => \trace_din_all_reg_n_0_[93]\,
      \trace_din_all_reg[0]\(49) => \trace_din_all_reg_n_0_[94]\,
      \trace_din_all_reg[0]\(48) => \trace_din_all_reg_n_0_[95]\,
      \trace_din_all_reg[0]\(47) => \trace_din_all_reg_n_0_[96]\,
      \trace_din_all_reg[0]\(46) => \trace_din_all_reg_n_0_[97]\,
      \trace_din_all_reg[0]\(45) => \trace_din_all_reg_n_0_[98]\,
      \trace_din_all_reg[0]\(44) => \trace_din_all_reg_n_0_[99]\,
      \trace_din_all_reg[0]\(43) => \trace_din_all_reg_n_0_[100]\,
      \trace_din_all_reg[0]\(42) => \trace_din_all_reg_n_0_[101]\,
      \trace_din_all_reg[0]\(41) => \trace_din_all_reg_n_0_[102]\,
      \trace_din_all_reg[0]\(40) => \trace_din_all_reg_n_0_[103]\,
      \trace_din_all_reg[0]\(39) => \trace_din_all_reg_n_0_[104]\,
      \trace_din_all_reg[0]\(38) => \trace_din_all_reg_n_0_[105]\,
      \trace_din_all_reg[0]\(37) => \trace_din_all_reg_n_0_[106]\,
      \trace_din_all_reg[0]\(36) => \trace_din_all_reg_n_0_[107]\,
      \trace_din_all_reg[0]\(35) => \trace_din_all_reg_n_0_[108]\,
      \trace_din_all_reg[0]\(34) => \trace_din_all_reg_n_0_[109]\,
      \trace_din_all_reg[0]\(33) => \trace_din_all_reg_n_0_[110]\,
      \trace_din_all_reg[0]\(32) => \trace_din_all_reg_n_0_[111]\,
      \trace_din_all_reg[0]\(31) => \trace_din_all_reg_n_0_[112]\,
      \trace_din_all_reg[0]\(30) => \trace_din_all_reg_n_0_[113]\,
      \trace_din_all_reg[0]\(29) => \trace_din_all_reg_n_0_[114]\,
      \trace_din_all_reg[0]\(28) => \trace_din_all_reg_n_0_[115]\,
      \trace_din_all_reg[0]\(27) => \trace_din_all_reg_n_0_[116]\,
      \trace_din_all_reg[0]\(26) => \trace_din_all_reg_n_0_[117]\,
      \trace_din_all_reg[0]\(25) => \trace_din_all_reg_n_0_[118]\,
      \trace_din_all_reg[0]\(24) => \trace_din_all_reg_n_0_[119]\,
      \trace_din_all_reg[0]\(23) => \trace_din_all_reg_n_0_[120]\,
      \trace_din_all_reg[0]\(22) => \trace_din_all_reg_n_0_[121]\,
      \trace_din_all_reg[0]\(21) => \trace_din_all_reg_n_0_[122]\,
      \trace_din_all_reg[0]\(20) => \trace_din_all_reg_n_0_[123]\,
      \trace_din_all_reg[0]\(19) => \trace_din_all_reg_n_0_[124]\,
      \trace_din_all_reg[0]\(18) => \trace_din_all_reg_n_0_[125]\,
      \trace_din_all_reg[0]\(17) => \trace_din_all_reg_n_0_[126]\,
      \trace_din_all_reg[0]\(16) => \trace_din_all_reg_n_0_[127]\,
      \trace_din_all_reg[0]\(15) => \trace_din_all_reg_n_0_[128]\,
      \trace_din_all_reg[0]\(14) => \trace_din_all_reg_n_0_[129]\,
      \trace_din_all_reg[0]\(13) => \trace_din_all_reg_n_0_[130]\,
      \trace_din_all_reg[0]\(12) => \trace_din_all_reg_n_0_[131]\,
      \trace_din_all_reg[0]\(11) => \trace_din_all_reg_n_0_[132]\,
      \trace_din_all_reg[0]\(10) => \trace_din_all_reg_n_0_[133]\,
      \trace_din_all_reg[0]\(9) => \trace_din_all_reg_n_0_[134]\,
      \trace_din_all_reg[0]\(8) => \trace_din_all_reg_n_0_[135]\,
      \trace_din_all_reg[0]\(7) => \trace_din_all_reg_n_0_[136]\,
      \trace_din_all_reg[0]\(6) => \trace_din_all_reg_n_0_[137]\,
      \trace_din_all_reg[0]\(5) => \trace_din_all_reg_n_0_[138]\,
      \trace_din_all_reg[0]\(4) => \trace_din_all_reg_n_0_[139]\,
      \trace_din_all_reg[0]\(3) => \trace_din_all_reg_n_0_[140]\,
      \trace_din_all_reg[0]\(2) => \trace_din_all_reg_n_0_[141]\,
      \trace_din_all_reg[0]\(1) => \trace_din_all_reg_n_0_[142]\,
      \trace_din_all_reg[0]\(0) => \trace_din_all_reg_n_0_[143]\
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => \Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0\,
      I2 => Dbg_Capture,
      I3 => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg_n_0\,
      O => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_i_1_n_0\
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_i_1_n_0\,
      Q => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg_n_0\
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_1\,
      Q => data_read_reg_cs,
      R => sync_reset
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(0),
      Q => data_read_reg(0)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(10),
      Q => data_read_reg(10)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(11),
      Q => data_read_reg(11)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(12),
      Q => data_read_reg(12)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(13),
      Q => data_read_reg(13)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(14),
      Q => data_read_reg(14)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(15),
      Q => data_read_reg(15)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(16),
      Q => data_read_reg(16)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(17),
      Q => data_read_reg(17)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(1),
      Q => data_read_reg(1)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(2),
      Q => data_read_reg(2)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(3),
      Q => data_read_reg(3)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(4),
      Q => data_read_reg(4)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(5),
      Q => data_read_reg(5)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(6),
      Q => data_read_reg(6)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(7),
      Q => data_read_reg(7)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(8),
      Q => data_read_reg(8)
    );
\Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => rddata(9),
      Q => data_read_reg(9)
    );
\Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_0\,
      Q => \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg_n_0\,
      R => sync_reset
    );
\Embedded_Trace.Serial_Dbg_Intf.sync_sample\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_20
     port map (
      Clk => Clk,
      D(0) => \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg_n_0\,
      \Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_reg\ => \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_1\,
      \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg\ => \Embedded_Trace.Serial_Dbg_Intf.sample_synced_1_reg_n_0\,
      \out\(0) => \Embedded_Trace.Serial_Dbg_Intf.sync_sample_n_0\,
      sync_reset => sync_reset
    );
\Embedded_Trace.full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trace_count_halt,
      I1 => \Embedded_Trace.trace_count_reg\(5),
      I2 => \Embedded_Trace.trace_count_reg\(3),
      I3 => \Embedded_Trace.trace_count_reg\(4),
      O => trace_count_max
    );
\Embedded_Trace.full_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trace_count_max,
      Q => full_i,
      R => sync_reset
    );
\Embedded_Trace.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Embedded_Trace.trace_count_reg__0\(9),
      I1 => \Embedded_Trace.trace_count_reg__0\(11),
      I2 => \Embedded_Trace.trace_count_reg__0\(10),
      I3 => \Embedded_Trace.trace_count_reg__0\(8),
      I4 => \Embedded_Trace.trace_count_reg__0\(6),
      I5 => \Embedded_Trace.trace_count_reg__0\(7),
      O => trace_count_halt
    );
\Embedded_Trace.halt_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trace_count_halt,
      Q => halt_i,
      R => sync_reset
    );
\Embedded_Trace.prev_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trace_wr,
      Q => \Embedded_Trace.prev_wr_reg_n_0\,
      R => prev_wr
    );
\Embedded_Trace.rdaddr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(3),
      O => \Embedded_Trace.rdaddr[0]_i_2_n_0\
    );
\Embedded_Trace.rdaddr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(2),
      O => \Embedded_Trace.rdaddr[0]_i_3_n_0\
    );
\Embedded_Trace.rdaddr[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(1),
      O => \Embedded_Trace.rdaddr[0]_i_4_n_0\
    );
\Embedded_Trace.rdaddr[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(0),
      O => \Embedded_Trace.rdaddr[0]_i_5_n_0\
    );
\Embedded_Trace.rdaddr[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(7),
      O => \Embedded_Trace.rdaddr[4]_i_2_n_0\
    );
\Embedded_Trace.rdaddr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(6),
      O => \Embedded_Trace.rdaddr[4]_i_3_n_0\
    );
\Embedded_Trace.rdaddr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(5),
      O => \Embedded_Trace.rdaddr[4]_i_4_n_0\
    );
\Embedded_Trace.rdaddr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(4),
      O => \Embedded_Trace.rdaddr[4]_i_5_n_0\
    );
\Embedded_Trace.rdaddr[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(11),
      O => \Embedded_Trace.rdaddr[8]_i_2_n_0\
    );
\Embedded_Trace.rdaddr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(10),
      O => \Embedded_Trace.rdaddr[8]_i_3_n_0\
    );
\Embedded_Trace.rdaddr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(9),
      O => \Embedded_Trace.rdaddr[8]_i_4_n_0\
    );
\Embedded_Trace.rdaddr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Embedded_Trace.rdaddr_reg\(8),
      O => \Embedded_Trace.rdaddr[8]_i_5_n_0\
    );
\Embedded_Trace.rdaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[0]_i_1_n_7\,
      Q => \Embedded_Trace.rdaddr_reg\(0),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_0\,
      CO(2) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_1\,
      CO(1) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_2\,
      CO(0) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_4\,
      O(2) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_5\,
      O(1) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_6\,
      O(0) => \Embedded_Trace.rdaddr_reg[0]_i_1_n_7\,
      S(3) => \Embedded_Trace.rdaddr[0]_i_2_n_0\,
      S(2) => \Embedded_Trace.rdaddr[0]_i_3_n_0\,
      S(1) => \Embedded_Trace.rdaddr[0]_i_4_n_0\,
      S(0) => \Embedded_Trace.rdaddr[0]_i_5_n_0\
    );
\Embedded_Trace.rdaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[8]_i_1_n_5\,
      Q => \Embedded_Trace.rdaddr_reg\(10),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[8]_i_1_n_4\,
      Q => \Embedded_Trace.rdaddr_reg\(11),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[0]_i_1_n_6\,
      Q => \Embedded_Trace.rdaddr_reg\(1),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[0]_i_1_n_5\,
      Q => \Embedded_Trace.rdaddr_reg\(2),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[0]_i_1_n_4\,
      Q => \Embedded_Trace.rdaddr_reg\(3),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[4]_i_1_n_7\,
      Q => \Embedded_Trace.rdaddr_reg\(4),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.rdaddr_reg[0]_i_1_n_0\,
      CO(3) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_0\,
      CO(2) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_1\,
      CO(1) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_2\,
      CO(0) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_4\,
      O(2) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_5\,
      O(1) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_6\,
      O(0) => \Embedded_Trace.rdaddr_reg[4]_i_1_n_7\,
      S(3) => \Embedded_Trace.rdaddr[4]_i_2_n_0\,
      S(2) => \Embedded_Trace.rdaddr[4]_i_3_n_0\,
      S(1) => \Embedded_Trace.rdaddr[4]_i_4_n_0\,
      S(0) => \Embedded_Trace.rdaddr[4]_i_5_n_0\
    );
\Embedded_Trace.rdaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[4]_i_1_n_6\,
      Q => \Embedded_Trace.rdaddr_reg\(5),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[4]_i_1_n_5\,
      Q => \Embedded_Trace.rdaddr_reg\(6),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[4]_i_1_n_4\,
      Q => \Embedded_Trace.rdaddr_reg\(7),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[8]_i_1_n_7\,
      Q => \Embedded_Trace.rdaddr_reg\(8),
      R => trace_count
    );
\Embedded_Trace.rdaddr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.rdaddr_reg[4]_i_1_n_0\,
      CO(3) => \NLW_Embedded_Trace.rdaddr_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_1\,
      CO(1) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_2\,
      CO(0) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_4\,
      O(2) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_5\,
      O(1) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_6\,
      O(0) => \Embedded_Trace.rdaddr_reg[8]_i_1_n_7\,
      S(3) => \Embedded_Trace.rdaddr[8]_i_2_n_0\,
      S(2) => \Embedded_Trace.rdaddr[8]_i_3_n_0\,
      S(1) => \Embedded_Trace.rdaddr[8]_i_4_n_0\,
      S(0) => \Embedded_Trace.rdaddr[8]_i_5_n_0\
    );
\Embedded_Trace.rdaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_read_reg_cs,
      D => \Embedded_Trace.rdaddr_reg[8]_i_1_n_6\,
      Q => \Embedded_Trace.rdaddr_reg\(9),
      R => trace_count
    );
\Embedded_Trace.rddata[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Embedded_Trace.prev_wr_reg_n_0\,
      O => \Embedded_Trace.rddata[0]_i_1_n_0\
    );
\Embedded_Trace.rddata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_0\,
      Q => rddata(0),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_10\,
      Q => rddata(10),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_11\,
      Q => rddata(11),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_12\,
      Q => rddata(12),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_13\,
      Q => rddata(13),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_14\,
      Q => rddata(14),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_15\,
      Q => rddata(15),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_16\,
      Q => rddata(16),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_17\,
      Q => rddata(17),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_1\,
      Q => rddata(1),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_2\,
      Q => rddata(2),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_3\,
      Q => rddata(3),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_4\,
      Q => rddata(4),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_5\,
      Q => rddata(5),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_6\,
      Q => rddata(6),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_7\,
      Q => rddata(7),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_8\,
      Q => rddata(8),
      R => sync_reset
    );
\Embedded_Trace.rddata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.rddata[0]_i_1_n_0\,
      D => \Embedded_Trace.Embedded_Trace_Buffer_n_9\,
      Q => rddata(9),
      R => sync_reset
    );
\Embedded_Trace.trace_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(3),
      I1 => \Embedded_Trace.rdaddr_reg\(3),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[0]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(4),
      I1 => \Embedded_Trace.rdaddr_reg\(4),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[1]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(5),
      I1 => \Embedded_Trace.rdaddr_reg\(5),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[2]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(6),
      I1 => \Embedded_Trace.rdaddr_reg\(6),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[3]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(7),
      I1 => \Embedded_Trace.rdaddr_reg\(7),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[4]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(8),
      I1 => \Embedded_Trace.rdaddr_reg\(8),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[5]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(9),
      I1 => \Embedded_Trace.rdaddr_reg\(9),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[6]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(10),
      I1 => \Embedded_Trace.rdaddr_reg\(10),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[7]_i_1_n_0\
    );
\Embedded_Trace.trace_addr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => wraddr(11),
      I1 => \Embedded_Trace.rdaddr_reg\(11),
      I2 => next_wr,
      O => \Embedded_Trace.trace_addr[8]_i_1_n_0\
    );
\Embedded_Trace.trace_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[0]_i_1_n_0\,
      Q => ADDRB(9),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[1]_i_1_n_0\,
      Q => ADDRB(8),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[2]_i_1_n_0\,
      Q => ADDRB(7),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[3]_i_1_n_0\,
      Q => ADDRB(6),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[4]_i_1_n_0\,
      Q => ADDRB(5),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[5]_i_1_n_0\,
      Q => ADDRB(4),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[6]_i_1_n_0\,
      Q => ADDRB(3),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[7]_i_1_n_0\,
      Q => ADDRB(2),
      R => '0'
    );
\Embedded_Trace.trace_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.trace_addr[8]_i_1_n_0\,
      Q => ADDRB(1),
      R => '0'
    );
\Embedded_Trace.trace_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg\(4),
      I2 => \Embedded_Trace.trace_count_reg\(3),
      I3 => \Embedded_Trace.trace_count_reg\(5),
      I4 => trace_count_halt,
      O => \Embedded_Trace.trace_count[0]_i_1_n_0\
    );
\Embedded_Trace.trace_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => writems(3),
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => data_read_reg_cs,
      I5 => \Embedded_Trace.trace_count_reg\(3),
      O => \Embedded_Trace.trace_count[0]_i_3_n_0\
    );
\Embedded_Trace.trace_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => writems(2),
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => data_read_reg_cs,
      I5 => \Embedded_Trace.trace_count_reg__0\(2),
      O => \Embedded_Trace.trace_count[0]_i_4_n_0\
    );
\Embedded_Trace.trace_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => writems(1),
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => data_read_reg_cs,
      I5 => \Embedded_Trace.trace_count_reg__0\(1),
      O => \Embedded_Trace.trace_count[0]_i_5_n_0\
    );
\Embedded_Trace.trace_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005755FFFFA8AA"
    )
        port map (
      I0 => writems(0),
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => data_read_reg_cs,
      I5 => \Embedded_Trace.trace_count_reg__0\(0),
      O => \Embedded_Trace.trace_count[0]_i_6_n_0\
    );
\Embedded_Trace.trace_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(7),
      O => \Embedded_Trace.trace_count[4]_i_2_n_0\
    );
\Embedded_Trace.trace_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(6),
      O => \Embedded_Trace.trace_count[4]_i_3_n_0\
    );
\Embedded_Trace.trace_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg\(5),
      O => \Embedded_Trace.trace_count[4]_i_4_n_0\
    );
\Embedded_Trace.trace_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg\(4),
      O => \Embedded_Trace.trace_count[4]_i_5_n_0\
    );
\Embedded_Trace.trace_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(11),
      O => \Embedded_Trace.trace_count[8]_i_2_n_0\
    );
\Embedded_Trace.trace_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(10),
      O => \Embedded_Trace.trace_count[8]_i_3_n_0\
    );
\Embedded_Trace.trace_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(9),
      O => \Embedded_Trace.trace_count[8]_i_4_n_0\
    );
\Embedded_Trace.trace_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_read_reg_cs,
      I1 => \Embedded_Trace.trace_count_reg__0\(8),
      O => \Embedded_Trace.trace_count[8]_i_5_n_0\
    );
\Embedded_Trace.trace_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[0]_i_2_n_7\,
      Q => \Embedded_Trace.trace_count_reg__0\(0),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Embedded_Trace.trace_count_reg[0]_i_2_n_0\,
      CO(2) => \Embedded_Trace.trace_count_reg[0]_i_2_n_1\,
      CO(1) => \Embedded_Trace.trace_count_reg[0]_i_2_n_2\,
      CO(0) => \Embedded_Trace.trace_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Embedded_Trace.trace_count_reg\(3),
      DI(2 downto 0) => \Embedded_Trace.trace_count_reg__0\(2 downto 0),
      O(3) => \Embedded_Trace.trace_count_reg[0]_i_2_n_4\,
      O(2) => \Embedded_Trace.trace_count_reg[0]_i_2_n_5\,
      O(1) => \Embedded_Trace.trace_count_reg[0]_i_2_n_6\,
      O(0) => \Embedded_Trace.trace_count_reg[0]_i_2_n_7\,
      S(3) => \Embedded_Trace.trace_count[0]_i_3_n_0\,
      S(2) => \Embedded_Trace.trace_count[0]_i_4_n_0\,
      S(1) => \Embedded_Trace.trace_count[0]_i_5_n_0\,
      S(0) => \Embedded_Trace.trace_count[0]_i_6_n_0\
    );
\Embedded_Trace.trace_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[8]_i_1_n_5\,
      Q => \Embedded_Trace.trace_count_reg__0\(10),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[8]_i_1_n_4\,
      Q => \Embedded_Trace.trace_count_reg__0\(11),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[0]_i_2_n_6\,
      Q => \Embedded_Trace.trace_count_reg__0\(1),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[0]_i_2_n_5\,
      Q => \Embedded_Trace.trace_count_reg__0\(2),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[0]_i_2_n_4\,
      Q => \Embedded_Trace.trace_count_reg\(3),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[4]_i_1_n_7\,
      Q => \Embedded_Trace.trace_count_reg\(4),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.trace_count_reg[0]_i_2_n_0\,
      CO(3) => \Embedded_Trace.trace_count_reg[4]_i_1_n_0\,
      CO(2) => \Embedded_Trace.trace_count_reg[4]_i_1_n_1\,
      CO(1) => \Embedded_Trace.trace_count_reg[4]_i_1_n_2\,
      CO(0) => \Embedded_Trace.trace_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => data_read_reg_cs,
      DI(2) => data_read_reg_cs,
      DI(1) => data_read_reg_cs,
      DI(0) => data_read_reg_cs,
      O(3) => \Embedded_Trace.trace_count_reg[4]_i_1_n_4\,
      O(2) => \Embedded_Trace.trace_count_reg[4]_i_1_n_5\,
      O(1) => \Embedded_Trace.trace_count_reg[4]_i_1_n_6\,
      O(0) => \Embedded_Trace.trace_count_reg[4]_i_1_n_7\,
      S(3) => \Embedded_Trace.trace_count[4]_i_2_n_0\,
      S(2) => \Embedded_Trace.trace_count[4]_i_3_n_0\,
      S(1) => \Embedded_Trace.trace_count[4]_i_4_n_0\,
      S(0) => \Embedded_Trace.trace_count[4]_i_5_n_0\
    );
\Embedded_Trace.trace_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[4]_i_1_n_6\,
      Q => \Embedded_Trace.trace_count_reg\(5),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[4]_i_1_n_5\,
      Q => \Embedded_Trace.trace_count_reg__0\(6),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[4]_i_1_n_4\,
      Q => \Embedded_Trace.trace_count_reg__0\(7),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[8]_i_1_n_7\,
      Q => \Embedded_Trace.trace_count_reg__0\(8),
      R => trace_count
    );
\Embedded_Trace.trace_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.trace_count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_Embedded_Trace.trace_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Embedded_Trace.trace_count_reg[8]_i_1_n_1\,
      CO(1) => \Embedded_Trace.trace_count_reg[8]_i_1_n_2\,
      CO(0) => \Embedded_Trace.trace_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_read_reg_cs,
      DI(1) => data_read_reg_cs,
      DI(0) => data_read_reg_cs,
      O(3) => \Embedded_Trace.trace_count_reg[8]_i_1_n_4\,
      O(2) => \Embedded_Trace.trace_count_reg[8]_i_1_n_5\,
      O(1) => \Embedded_Trace.trace_count_reg[8]_i_1_n_6\,
      O(0) => \Embedded_Trace.trace_count_reg[8]_i_1_n_7\,
      S(3) => \Embedded_Trace.trace_count[8]_i_2_n_0\,
      S(2) => \Embedded_Trace.trace_count[8]_i_3_n_0\,
      S(1) => \Embedded_Trace.trace_count[8]_i_4_n_0\,
      S(0) => \Embedded_Trace.trace_count[8]_i_5_n_0\
    );
\Embedded_Trace.trace_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Embedded_Trace.trace_count[0]_i_1_n_0\,
      D => \Embedded_Trace.trace_count_reg[8]_i_1_n_6\,
      Q => \Embedded_Trace.trace_count_reg__0\(9),
      R => trace_count
    );
\Embedded_Trace.trace_wen[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen[0]_i_2_n_0\,
      I1 => writems(0),
      I2 => writems(1),
      I3 => writems(3),
      I4 => writems(2),
      O => p_0_in(15)
    );
\Embedded_Trace.trace_wen[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFC"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \Embedded_Trace.trace_wen_keep_reg_n_0_[0]\,
      I2 => \save_sel_reg[0]_35\(0),
      I3 => \save_sel_reg[0]_35\(2),
      I4 => \save_sel_reg[0]_35\(1),
      I5 => \^embedded_trace.trace_wen_reg[8]_0\,
      O => \Embedded_Trace.trace_wen[0]_i_2_n_0\
    );
\Embedded_Trace.trace_wen[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE5554"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \save_sel_reg[5]_30\(2),
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      O => p_0_in(5)
    );
\Embedded_Trace.trace_wen[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE5554"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \save_sel_reg[6]_29\(0),
      I2 => \save_sel_reg[6]_29\(2),
      I3 => \save_sel_reg[6]_29\(1),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      O => p_0_in(3)
    );
\Embedded_Trace.trace_wen[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE5554"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \save_sel_reg[7]_28\(0),
      I2 => \save_sel_reg[7]_28\(2),
      I3 => \save_sel_reg[7]_28\(1),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      O => p_0_in(1)
    );
\Embedded_Trace.trace_wen[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen[2]_i_2_n_0\,
      I1 => writems(0),
      I2 => writems(1),
      I3 => writems(3),
      I4 => writems(2),
      O => p_0_in(13)
    );
\Embedded_Trace.trace_wen[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFC"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \Embedded_Trace.trace_wen_keep_reg_n_0_[2]\,
      I2 => \save_sel_reg[1]_34\(0),
      I3 => \save_sel_reg[1]_34\(2),
      I4 => \save_sel_reg[1]_34\(1),
      I5 => \^embedded_trace.trace_wen_reg[8]_0\,
      O => \Embedded_Trace.trace_wen[2]_i_2_n_0\
    );
\Embedded_Trace.trace_wen[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen[4]_i_2_n_0\,
      I1 => writems(0),
      I2 => writems(1),
      I3 => writems(3),
      I4 => writems(2),
      O => p_0_in(11)
    );
\Embedded_Trace.trace_wen[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFC"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \Embedded_Trace.trace_wen_keep_reg_n_0_[4]\,
      I2 => \save_sel_reg[2]_33\(0),
      I3 => \save_sel_reg[2]_33\(2),
      I4 => \save_sel_reg[2]_33\(1),
      I5 => \^embedded_trace.trace_wen_reg[8]_0\,
      O => \Embedded_Trace.trace_wen[4]_i_2_n_0\
    );
\Embedded_Trace.trace_wen[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen[6]_i_2_n_0\,
      I1 => writems(0),
      I2 => writems(1),
      I3 => writems(3),
      I4 => writems(2),
      O => p_0_in(9)
    );
\Embedded_Trace.trace_wen[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFFC"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \Embedded_Trace.trace_wen_keep_reg_n_0_[6]\,
      I2 => \save_sel_reg[3]_32\(0),
      I3 => \save_sel_reg[3]_32\(2),
      I4 => \save_sel_reg[3]_32\(1),
      I5 => \^embedded_trace.trace_wen_reg[8]_0\,
      O => \Embedded_Trace.trace_wen[6]_i_2_n_0\
    );
\Embedded_Trace.trace_wen[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE5554"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \save_sel_reg[4]_31\(2),
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      O => p_0_in(7)
    );
\Embedded_Trace.trace_wen_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540000"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][1]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \save_sel_reg_n_0_[8][2]\,
      I4 => compression_ctrl(1),
      I5 => compression_ctrl(0),
      O => \Embedded_Trace.trace_wen_keep[0]_i_1_n_0\
    );
\Embedded_Trace.trace_wen_keep[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => writems(2),
      I1 => writems(3),
      I2 => writems(1),
      I3 => writems(0),
      O => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\
    );
\Embedded_Trace.trace_wen_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540000"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][1]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \save_sel_reg_n_0_[9][2]\,
      I4 => compression_ctrl(1),
      I5 => compression_ctrl(0),
      O => \Embedded_Trace.trace_wen_keep[2]_i_1_n_0\
    );
\Embedded_Trace.trace_wen_keep[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540000"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][1]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \save_sel_reg_n_0_[10][2]\,
      I4 => compression_ctrl(1),
      I5 => compression_ctrl(0),
      O => \Embedded_Trace.trace_wen_keep[4]_i_1_n_0\
    );
\Embedded_Trace.trace_wen_keep[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540000"
    )
        port map (
      I0 => \Embedded_Trace.trace_wen_keep[0]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][1]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \save_sel_reg_n_0_[11][2]\,
      I4 => compression_ctrl(1),
      I5 => compression_ctrl(0),
      O => \Embedded_Trace.trace_wen_keep[6]_i_1_n_0\
    );
\Embedded_Trace.trace_wen_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => next_wr,
      D => \Embedded_Trace.trace_wen_keep[0]_i_1_n_0\,
      Q => \Embedded_Trace.trace_wen_keep_reg_n_0_[0]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => next_wr,
      D => \Embedded_Trace.trace_wen_keep[2]_i_1_n_0\,
      Q => \Embedded_Trace.trace_wen_keep_reg_n_0_[2]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => next_wr,
      D => \Embedded_Trace.trace_wen_keep[4]_i_1_n_0\,
      Q => \Embedded_Trace.trace_wen_keep_reg_n_0_[4]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => next_wr,
      D => \Embedded_Trace.trace_wen_keep[6]_i_1_n_0\,
      Q => \Embedded_Trace.trace_wen_keep_reg_n_0_[6]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(15),
      Q => WEA(0),
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(5),
      Q => \Embedded_Trace.trace_wen_reg_n_0_[10]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(3),
      Q => \Embedded_Trace.trace_wen_reg_n_0_[12]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(1),
      Q => \Embedded_Trace.trace_wen_reg_n_0_[14]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(13),
      Q => WEA(2),
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(11),
      Q => WEA(4),
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(9),
      Q => WEA(6),
      R => prev_wr
    );
\Embedded_Trace.trace_wen_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_0_in(7),
      Q => \Embedded_Trace.trace_wen_reg_n_0_[8]\,
      R => prev_wr
    );
\Embedded_Trace.trace_wr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => sync_reset,
      I1 => trace_count_halt,
      I2 => \Embedded_Trace.trace_count_reg\(5),
      I3 => \Embedded_Trace.trace_count_reg\(3),
      I4 => \Embedded_Trace.trace_count_reg\(4),
      I5 => clear_cmd,
      O => prev_wr
    );
\Embedded_Trace.trace_wr_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => writems(0),
      I1 => writems(1),
      I2 => writems(3),
      I3 => writems(2),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \^embedded_trace.trace_wen_reg[8]_0\,
      O => next_wr
    );
\Embedded_Trace.trace_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => next_wr,
      Q => trace_wr,
      R => prev_wr
    );
\Embedded_Trace.wraddr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(0),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(0),
      O => \Embedded_Trace.wraddr[0]_i_1_n_0\
    );
\Embedded_Trace.wraddr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(10),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(10),
      O => \Embedded_Trace.wraddr[10]_i_1_n_0\
    );
\Embedded_Trace.wraddr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => clear_cmd,
      O => trace_count
    );
\Embedded_Trace.wraddr[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(11),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(11),
      O => \Embedded_Trace.wraddr[11]_i_2_n_0\
    );
\Embedded_Trace.wraddr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD0"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => writems(0),
      I3 => writems(1),
      I4 => writems(3),
      I5 => writems(2),
      O => \Embedded_Trace.wraddr[11]_i_3_n_0\
    );
\Embedded_Trace.wraddr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(11),
      O => \Embedded_Trace.wraddr[11]_i_5_n_0\
    );
\Embedded_Trace.wraddr[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(10),
      O => \Embedded_Trace.wraddr[11]_i_6_n_0\
    );
\Embedded_Trace.wraddr[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(9),
      O => \Embedded_Trace.wraddr[11]_i_7_n_0\
    );
\Embedded_Trace.wraddr[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(8),
      O => \Embedded_Trace.wraddr[11]_i_8_n_0\
    );
\Embedded_Trace.wraddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(1),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(1),
      O => \Embedded_Trace.wraddr[1]_i_1_n_0\
    );
\Embedded_Trace.wraddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(2),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(2),
      O => \Embedded_Trace.wraddr[2]_i_1_n_0\
    );
\Embedded_Trace.wraddr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(3),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(3),
      O => \Embedded_Trace.wraddr[3]_i_1_n_0\
    );
\Embedded_Trace.wraddr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wraddr(3),
      I1 => writems(3),
      O => \Embedded_Trace.wraddr[3]_i_3_n_0\
    );
\Embedded_Trace.wraddr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wraddr(2),
      I1 => writems(2),
      O => \Embedded_Trace.wraddr[3]_i_4_n_0\
    );
\Embedded_Trace.wraddr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wraddr(1),
      I1 => writems(1),
      O => \Embedded_Trace.wraddr[3]_i_5_n_0\
    );
\Embedded_Trace.wraddr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wraddr(0),
      I1 => writems(0),
      O => \Embedded_Trace.wraddr[3]_i_6_n_0\
    );
\Embedded_Trace.wraddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(4),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(4),
      O => \Embedded_Trace.wraddr[4]_i_1_n_0\
    );
\Embedded_Trace.wraddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(5),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(5),
      O => \Embedded_Trace.wraddr[5]_i_1_n_0\
    );
\Embedded_Trace.wraddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(6),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(6),
      O => \Embedded_Trace.wraddr[6]_i_1_n_0\
    );
\Embedded_Trace.wraddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(7),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(7),
      O => \Embedded_Trace.wraddr[7]_i_1_n_0\
    );
\Embedded_Trace.wraddr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(7),
      O => \Embedded_Trace.wraddr[7]_i_3_n_0\
    );
\Embedded_Trace.wraddr[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(6),
      O => \Embedded_Trace.wraddr[7]_i_4_n_0\
    );
\Embedded_Trace.wraddr[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(5),
      O => \Embedded_Trace.wraddr[7]_i_5_n_0\
    );
\Embedded_Trace.wraddr[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wraddr(4),
      O => \Embedded_Trace.wraddr[7]_i_6_n_0\
    );
\Embedded_Trace.wraddr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(8),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(8),
      O => \Embedded_Trace.wraddr[8]_i_1_n_0\
    );
\Embedded_Trace.wraddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => wraddr(9),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(9),
      O => \Embedded_Trace.wraddr[9]_i_1_n_0\
    );
\Embedded_Trace.wraddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      Q => wraddr(0),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[10]_i_1_n_0\,
      Q => wraddr(10),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[11]_i_2_n_0\,
      Q => wraddr(11),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.wraddr_reg[7]_i_2_n_0\,
      CO(3) => \NLW_Embedded_Trace.wraddr_reg[11]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \Embedded_Trace.wraddr_reg[11]_i_4_n_1\,
      CO(1) => \Embedded_Trace.wraddr_reg[11]_i_4_n_2\,
      CO(0) => \Embedded_Trace.wraddr_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \Embedded_Trace.wraddr[11]_i_5_n_0\,
      S(2) => \Embedded_Trace.wraddr[11]_i_6_n_0\,
      S(1) => \Embedded_Trace.wraddr[11]_i_7_n_0\,
      S(0) => \Embedded_Trace.wraddr[11]_i_8_n_0\
    );
\Embedded_Trace.wraddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      Q => wraddr(1),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      Q => wraddr(2),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[3]_i_1_n_0\,
      Q => wraddr(3),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Embedded_Trace.wraddr_reg[3]_i_2_n_0\,
      CO(2) => \Embedded_Trace.wraddr_reg[3]_i_2_n_1\,
      CO(1) => \Embedded_Trace.wraddr_reg[3]_i_2_n_2\,
      CO(0) => \Embedded_Trace.wraddr_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wraddr(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \Embedded_Trace.wraddr[3]_i_3_n_0\,
      S(2) => \Embedded_Trace.wraddr[3]_i_4_n_0\,
      S(1) => \Embedded_Trace.wraddr[3]_i_5_n_0\,
      S(0) => \Embedded_Trace.wraddr[3]_i_6_n_0\
    );
\Embedded_Trace.wraddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[4]_i_1_n_0\,
      Q => wraddr(4),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[5]_i_1_n_0\,
      Q => wraddr(5),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[6]_i_1_n_0\,
      Q => wraddr(6),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[7]_i_1_n_0\,
      Q => wraddr(7),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Embedded_Trace.wraddr_reg[3]_i_2_n_0\,
      CO(3) => \Embedded_Trace.wraddr_reg[7]_i_2_n_0\,
      CO(2) => \Embedded_Trace.wraddr_reg[7]_i_2_n_1\,
      CO(1) => \Embedded_Trace.wraddr_reg[7]_i_2_n_2\,
      CO(0) => \Embedded_Trace.wraddr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \Embedded_Trace.wraddr[7]_i_3_n_0\,
      S(2) => \Embedded_Trace.wraddr[7]_i_4_n_0\,
      S(1) => \Embedded_Trace.wraddr[7]_i_5_n_0\,
      S(0) => \Embedded_Trace.wraddr[7]_i_6_n_0\
    );
\Embedded_Trace.wraddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[8]_i_1_n_0\,
      Q => wraddr(8),
      R => trace_count
    );
\Embedded_Trace.wraddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Embedded_Trace.wraddr[9]_i_1_n_0\,
      Q => wraddr(9),
      R => trace_count
    );
\Performace_Debug_Control.ex_dbg_pc_hit_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040444"
    )
        port map (
      I0 => \Performace_Debug_Control.force_stop_i_reg\,
      I1 => single_Step_N,
      I2 => fullhalt_ctrl,
      I3 => cc_overflow_reg_n_0,
      I4 => halt_i,
      I5 => \Performace_Debug_Control.dbg_stop_i_reg\,
      O => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\
    );
\Serial_Dbg_Intf.Start_Ack_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_17\,
      Q => \^dbg_trig_ack_out\(0),
      R => '0'
    );
\Serial_Dbg_Intf.Started_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_9\,
      Q => \^dbg_trig_in\(0),
      R => '0'
    );
\Serial_Dbg_Intf.Stop_Ack_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_16\,
      Q => \^dbg_trig_ack_out\(1),
      R => '0'
    );
\Serial_Dbg_Intf.Stopped_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_18\,
      Q => \^dbg_trig_in\(1),
      R => '0'
    );
\Serial_Dbg_Intf.clear_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_12\,
      Q => clear_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.command_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0\,
      I1 => Dbg_Reg_En(5),
      O => Command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Dbg_Reg_En(6),
      I1 => Dbg_Reg_En(2),
      I2 => \Serial_Dbg_Intf.command_reg[0]_i_3__0_n_0\,
      I3 => Dbg_Reg_En(3),
      I4 => Dbg_Reg_En(1),
      I5 => Dbg_Reg_En(7),
      O => \Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0\
    );
\Serial_Dbg_Intf.command_reg[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Dbg_Reg_En(0),
      I1 => Dbg_Reg_En(4),
      O => \Serial_Dbg_Intf.command_reg[0]_i_3__0_n_0\
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(3),
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(2),
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.command_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(1),
      Q => command_reg(2)
    );
\Serial_Dbg_Intf.command_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(0),
      Q => command_reg(3)
    );
\Serial_Dbg_Intf.control_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Dbg_Reg_En(7),
      I1 => \Serial_Dbg_Intf.control_reg[0]_i_2_n_0\,
      I2 => Dbg_Reg_En(6),
      I3 => Dbg_Reg_En(5),
      O => Control_Reg_En
    );
\Serial_Dbg_Intf.control_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(0),
      I2 => Dbg_Reg_En(4),
      I3 => Dbg_Reg_En(3),
      I4 => Dbg_Reg_En(1),
      O => \Serial_Dbg_Intf.control_reg[0]_i_2_n_0\
    );
\Serial_Dbg_Intf.control_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(6),
      Q => \^performace_debug_control.ex_dbg_hit_reg[0]\(3)
    );
\Serial_Dbg_Intf.control_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(5),
      Q => compression_ctrl(0)
    );
\Serial_Dbg_Intf.control_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(4),
      Q => compression_ctrl(1)
    );
\Serial_Dbg_Intf.control_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(3),
      Q => fullhalt_ctrl
    );
\Serial_Dbg_Intf.control_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(2),
      Q => \^performace_debug_control.ex_dbg_hit_reg[0]\(2)
    );
\Serial_Dbg_Intf.control_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(1),
      Q => \^performace_debug_control.ex_dbg_hit_reg[0]\(1)
    );
\Serial_Dbg_Intf.control_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.shift_datain_reg[14]\(0),
      Q => \^performace_debug_control.ex_dbg_hit_reg[0]\(0)
    );
\Serial_Dbg_Intf.sample_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_15\,
      Q => sample_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(0),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(1),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(2),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(3),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(4),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => p_1_in21_in,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(6),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[7]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.start_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_13\,
      Q => start_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.started_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_11\,
      Q => started_i,
      R => sync_reset
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => sync,
      Q => status_reg(0)
    );
\Serial_Dbg_Intf.status_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(7),
      Q => status_reg(10)
    );
\Serial_Dbg_Intf.status_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(6),
      Q => status_reg(11)
    );
\Serial_Dbg_Intf.status_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(5),
      Q => status_reg(12)
    );
\Serial_Dbg_Intf.status_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(4),
      Q => status_reg(13)
    );
\Serial_Dbg_Intf.status_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(3),
      Q => status_reg(14)
    );
\Serial_Dbg_Intf.status_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(2),
      Q => status_reg(15)
    );
\Serial_Dbg_Intf.status_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(1),
      Q => status_reg(16)
    );
\Serial_Dbg_Intf.status_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(0),
      Q => status_reg(17)
    );
\Serial_Dbg_Intf.status_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.sync_cc_overflow_n_0\,
      Q => status_reg(1)
    );
\Serial_Dbg_Intf.status_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(11),
      Q => status_reg(6)
    );
\Serial_Dbg_Intf.status_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(10),
      Q => status_reg(7)
    );
\Serial_Dbg_Intf.status_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(9),
      Q => status_reg(8)
    );
\Serial_Dbg_Intf.status_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => status_count(8),
      Q => status_reg(9)
    );
\Serial_Dbg_Intf.stop_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_14\,
      Q => stop_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.stopped_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_10\,
      Q => \^serial_dbg_intf.stopped_i_reg_0\,
      S => sync_reset
    );
\Serial_Dbg_Intf.sync_cc_overflow\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized76\
     port map (
      AR(0) => AR(0),
      D(0) => \Serial_Dbg_Intf.sync_cc_overflow_n_0\,
      Dbg_Clk => Dbg_Clk,
      cc_overflow_reg => cc_overflow_reg_n_0
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized5\
     port map (
      Clk => Clk,
      D(8) => sample_synced(0),
      D(7) => sample_synced(1),
      D(6) => sample_synced(2),
      D(5) => sample_synced(3),
      D(4) => sample_synced(4),
      D(3) => sample_synced(5),
      D(2) => sample_synced(6),
      D(1) => sample_synced(7),
      D(0) => sample_synced(8),
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => \^dbg_trig_ack_out\(1 downto 0),
      Dbg_Trig_In(1 downto 0) => \^dbg_trig_in\(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Q(8) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      Q(7) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      Q(6) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      Q(5) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      Q(4) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      Q(3) => p_1_in21_in,
      Q(2) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      Q(1) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[7]\,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      \Serial_Dbg_Intf.Start_Ack_reg\ => \Serial_Dbg_Intf.sync_sample_n_17\,
      \Serial_Dbg_Intf.Started_reg\ => \Serial_Dbg_Intf.sync_sample_n_9\,
      \Serial_Dbg_Intf.Stop_Ack_reg\ => \Serial_Dbg_Intf.sync_sample_n_16\,
      \Serial_Dbg_Intf.Stopped_reg\ => \Serial_Dbg_Intf.sync_sample_n_18\,
      \Serial_Dbg_Intf.clear_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_12\,
      \Serial_Dbg_Intf.command_reg_reg[0]\(3) => command_reg(0),
      \Serial_Dbg_Intf.command_reg_reg[0]\(2) => command_reg(1),
      \Serial_Dbg_Intf.command_reg_reg[0]\(1) => command_reg(2),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => command_reg(3),
      \Serial_Dbg_Intf.control_reg_reg[0]\(0) => D(0),
      \Serial_Dbg_Intf.sample_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_15\,
      \Serial_Dbg_Intf.start_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_13\,
      \Serial_Dbg_Intf.started_i_reg\ => \Serial_Dbg_Intf.sync_sample_n_11\,
      \Serial_Dbg_Intf.stop_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_14\,
      \Serial_Dbg_Intf.stopped_i_reg\ => \Serial_Dbg_Intf.sync_sample_n_10\,
      \Serial_Dbg_Intf.stopped_i_reg_0\ => \^serial_dbg_intf.stopped_i_reg_0\,
      full_i => full_i,
      start_cmd => start_cmd,
      started_i => started_i,
      stop_cmd => stop_cmd,
      sync_reset => sync_reset
    );
\Serial_Dbg_Intf.sync_started\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized74\
     port map (
      AR(0) => AR(0),
      D(0) => sync,
      Dbg_Clk => Dbg_Clk,
      started_i => started_i
    );
\branch_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE2E2E00000000"
    )
        port map (
      I0 => \branch_count[0]_i_4_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count[0]_i_6_n_0\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[3]\,
      I5 => \Use_Async_Reset.sync_reset_reg_0\,
      O => \branch_count[0]_i_1_n_0\
    );
\branch_count[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      O => \branch_count[0]_i_13_n_0\
    );
\branch_count[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => compression_ctrl(0),
      I1 => compression_ctrl(1),
      O => \^embedded_trace.trace_wen_reg[8]_0\
    );
\branch_count[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[7]\,
      I1 => \cycle_count_reg_n_0_[9]\,
      I2 => \cycle_count_reg_n_0_[8]\,
      I3 => \cycle_count_reg_n_0_[5]\,
      I4 => \cycle_count_reg_n_0_[6]\,
      O => \branch_count[0]_i_15_n_0\
    );
\branch_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001444"
    )
        port map (
      I0 => first_item_reg_1,
      I1 => \branch_count_reg_n_0_[0]\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count[0]_i_13_n_0\,
      I4 => \^embedded_trace.trace_wen_reg[8]_0\,
      I5 => \save_sel[7][0]_i_1_n_0\,
      O => \branch_count[0]_i_3_n_0\
    );
\branch_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[0]\,
      O => \branch_count[0]_i_4_n_0\
    );
\branch_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      O => \branch_count[0]_i_5_n_0\
    );
\branch_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[2]\,
      I1 => \cycle_count_reg_n_0_[3]\,
      I2 => \cycle_count_reg_n_0_[4]\,
      I3 => \cycle_count_reg_n_0_[0]\,
      I4 => \cycle_count_reg_n_0_[1]\,
      I5 => \branch_count[0]_i_15_n_0\,
      O => \branch_count[0]_i_6_n_0\
    );
\branch_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^serial_dbg_intf.stopped_i_reg_0\,
      I1 => compression_ctrl(1),
      I2 => compression_ctrl(0),
      O => \^save_sel_reg[0][1]_0\
    );
\branch_count[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => save_pc_next_reg_n_0,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      O => \^branch_count_reg[3]_0\
    );
\branch_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001444"
    )
        port map (
      I0 => first_item_reg_1,
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \^embedded_trace.trace_wen_reg[8]_0\,
      I5 => \save_sel[7][0]_i_1_n_0\,
      O => \branch_count[1]_i_1_n_0\
    );
\branch_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000014"
    )
        port map (
      I0 => first_item_reg_1,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[3]\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => sync_reset,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \branch_count[2]_i_1_n_0\
    );
\branch_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => first_item_reg_1,
      I1 => compression_ctrl(1),
      I2 => compression_ctrl(0),
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => sync_reset,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \branch_count[3]_i_1_n_0\
    );
\branch_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Use_Async_Reset.sync_reset_reg_0\,
      D => \branch_count[0]_i_3_n_0\,
      Q => \branch_count_reg_n_0_[0]\,
      R => \branch_count[0]_i_1_n_0\
    );
\branch_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Use_Async_Reset.sync_reset_reg_0\,
      D => \branch_count[1]_i_1_n_0\,
      Q => \branch_count_reg_n_0_[1]\,
      R => \branch_count[0]_i_1_n_0\
    );
\branch_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Use_Async_Reset.sync_reset_reg_0\,
      D => \branch_count[2]_i_1_n_0\,
      Q => \branch_count_reg_n_0_[2]\,
      R => \branch_count[0]_i_1_n_0\
    );
\branch_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Use_Async_Reset.sync_reset_reg_0\,
      D => \branch_count[3]_i_1_n_0\,
      Q => \branch_count_reg_n_0_[3]\,
      R => \branch_count[0]_i_1_n_0\
    );
\branch_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A000A00CACC"
    )
        port map (
      I0 => \branch_data_reg_n_0_[0]\,
      I1 => \branch_data[0]_i_2_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => first_item_reg_2,
      I4 => sync_reset,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \branch_data[0]_i_1_n_0\
    );
\branch_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFF002F000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count[0]_i_6_n_0\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(15),
      O => \branch_data[0]_i_2_n_0\
    );
\branch_data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CF0F0B0"
    )
        port map (
      I0 => \wb_instr_reg[0]\(71),
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \branch_count_reg_n_0_[2]\,
      O => mux4_out(15)
    );
\branch_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[10]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[10]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[10]\,
      O => \branch_data[10]_i_1_n_0\
    );
\branch_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(5),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(12),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[10]_i_2_n_0\
    );
\branch_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFBFFFBFF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[10]_i_3_n_0\
    );
\branch_data[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(5)
    );
\branch_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[11]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[11]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[11]\,
      O => \branch_data[11]_i_1_n_0\
    );
\branch_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(4),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(11),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[11]_i_2_n_0\
    );
\branch_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFFBFFFBFFF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[0]\,
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[11]_i_3_n_0\
    );
\branch_data[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[0]\,
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(4)
    );
\branch_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[12]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[12]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[12]\,
      O => \branch_data[12]_i_1_n_0\
    );
\branch_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(3),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(10),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[12]_i_2_n_0\
    );
\branch_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFEFFFEF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[12]_i_3_n_0\
    );
\branch_data[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(3)
    );
\branch_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[13]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[13]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[13]\,
      O => \branch_data[13]_i_1_n_0\
    );
\branch_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(2),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(9),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[13]_i_2_n_0\
    );
\branch_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBFFFBFFFBF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[13]_i_3_n_0\
    );
\branch_data[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(2)
    );
\branch_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[14]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[14]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => data2,
      O => \branch_data[14]_i_1_n_0\
    );
\branch_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(1),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(8),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[14]_i_2_n_0\
    );
\branch_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBFFFBFFFBF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[14]_i_3_n_0\
    );
\branch_data[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(1)
    );
\branch_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[15]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[15]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[15]\,
      O => \branch_data[15]_i_1_n_0\
    );
\branch_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080E08080808080"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \wb_instr_reg[0]\(71),
      I3 => \branch_count[0]_i_13_n_0\,
      I4 => \branch_count_reg_n_0_[1]\,
      I5 => \branch_count_reg_n_0_[0]\,
      O => \branch_data[15]_i_2_n_0\
    );
\branch_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44C474C444C444C4"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[3]\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[1]\,
      I5 => \branch_count_reg_n_0_[0]\,
      O => \branch_data[15]_i_3_n_0\
    );
\branch_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A000A00CACC"
    )
        port map (
      I0 => \branch_data_reg_n_0_[1]\,
      I1 => \branch_data[1]_i_2_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => first_item_reg_2,
      I4 => sync_reset,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \branch_data[1]_i_1_n_0\
    );
\branch_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFF00DF000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count[0]_i_6_n_0\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(14),
      O => \branch_data[1]_i_2_n_0\
    );
\branch_data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33CC8CCC"
    )
        port map (
      I0 => \wb_instr_reg[0]\(71),
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \branch_count_reg_n_0_[2]\,
      O => mux4_out(14)
    );
\branch_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A000ACACACCCA"
    )
        port map (
      I0 => \branch_data_reg_n_0_[2]\,
      I1 => \branch_data[2]_i_2_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[2]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \save_sel[7][0]_i_1_n_0\,
      O => \branch_data[2]_i_1_n_0\
    );
\branch_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(13),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[3]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(13),
      O => \branch_data[2]_i_2_n_0\
    );
\branch_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => compression_ctrl(0),
      I3 => compression_ctrl(1),
      I4 => \branch_count[0]_i_6_n_0\,
      O => \branch_data[2]_i_3_n_0\
    );
\branch_data[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(71),
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[3]\,
      O => mux4_out(13)
    );
\branch_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A000ACACACCCA"
    )
        port map (
      I0 => \branch_data_reg_n_0_[3]\,
      I1 => \branch_data[3]_i_2_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[2]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \save_sel[7][0]_i_1_n_0\,
      O => \branch_data[3]_i_1_n_0\
    );
\branch_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(12),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[4]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(12),
      O => \branch_data[3]_i_2_n_0\
    );
\branch_data[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3333333"
    )
        port map (
      I0 => \wb_instr_reg[0]\(71),
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \branch_count_reg_n_0_[0]\,
      O => mux4_out(12)
    );
\branch_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[4]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[4]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[4]\,
      O => \branch_data[4]_i_1_n_0\
    );
\branch_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(11),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[5]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(11),
      O => \branch_data[4]_i_2_n_0\
    );
\branch_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC4444CCCF"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[0]\,
      I4 => \branch_count_reg_n_0_[3]\,
      I5 => \branch_count_reg_n_0_[2]\,
      O => \branch_data[4]_i_3_n_0\
    );
\branch_data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(11)
    );
\branch_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[5]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[5]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[5]\,
      O => \branch_data[5]_i_1_n_0\
    );
\branch_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(10),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[6]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(10),
      O => \branch_data[5]_i_2_n_0\
    );
\branch_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC4447CCCC"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[0]\,
      I4 => \branch_count_reg_n_0_[3]\,
      I5 => \branch_count_reg_n_0_[2]\,
      O => \branch_data[5]_i_3_n_0\
    );
\branch_data[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(10)
    );
\branch_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[6]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[6]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[6]\,
      O => \branch_data[6]_i_1_n_0\
    );
\branch_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(9),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[7]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(9),
      O => \branch_data[6]_i_2_n_0\
    );
\branch_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC4444CCCFCCCC"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[0]\,
      I4 => \branch_count_reg_n_0_[2]\,
      I5 => \branch_count_reg_n_0_[3]\,
      O => \branch_data[6]_i_3_n_0\
    );
\branch_data[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(9)
    );
\branch_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[7]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[7]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[7]\,
      O => \branch_data[7]_i_1_n_0\
    );
\branch_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => p_2_in(8),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[8]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(8),
      O => \branch_data[7]_i_2_n_0\
    );
\branch_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4CCC4CCC4CFC4C"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[3]\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[1]\,
      I5 => \branch_count_reg_n_0_[0]\,
      O => \branch_data[7]_i_3_n_0\
    );
\branch_data[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[0]\,
      I1 => \branch_count_reg_n_0_[1]\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(8)
    );
\branch_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F222F20202220"
    )
        port map (
      I0 => \branch_data[8]_i_2_n_0\,
      I1 => \save_sel[7][0]_i_1_n_0\,
      I2 => \saved_pc[0]_i_1_n_0\,
      I3 => \branch_data[8]_i_3_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[8]\,
      O => \branch_data[8]_i_1_n_0\
    );
\branch_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFF00B8000000"
    )
        port map (
      I0 => \wb_instr_reg[0]\(71),
      I1 => \branch_count[0]_i_6_n_0\,
      I2 => \cycle_count_reg_n_0_[9]\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      I5 => mux4_out(7),
      O => \branch_data[8]_i_2_n_0\
    );
\branch_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC4444CCFC"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[0]\,
      I4 => \branch_count_reg_n_0_[3]\,
      I5 => \branch_count_reg_n_0_[2]\,
      O => \branch_data[8]_i_3_n_0\
    );
\branch_data[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(7)
    );
\branch_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAB888888A8"
    )
        port map (
      I0 => \branch_data[9]_i_2_n_0\,
      I1 => \saved_pc[0]_i_1_n_0\,
      I2 => \branch_data[9]_i_3_n_0\,
      I3 => \branch_data[9]_i_4_n_0\,
      I4 => first_item_reg_2,
      I5 => \branch_data_reg_n_0_[9]\,
      O => \branch_data[9]_i_1_n_0\
    );
\branch_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E828"
    )
        port map (
      I0 => mux4_out(6),
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => p_2_in(13),
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      I5 => sync_reset,
      O => \branch_data[9]_i_2_n_0\
    );
\branch_data[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFFFFFF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      I2 => \branch_count[0]_i_6_n_0\,
      I3 => compression_ctrl(1),
      I4 => compression_ctrl(0),
      O => \branch_data[9]_i_3_n_0\
    );
\branch_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFBFFFBFF"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => compression_ctrl(0),
      I5 => compression_ctrl(1),
      O => \branch_data[9]_i_4_n_0\
    );
\branch_data[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      I2 => \branch_count_reg_n_0_[0]\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \wb_instr_reg[0]\(71),
      O => mux4_out(6)
    );
\branch_data_first[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[31]\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[2]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \branch_count[0]_i_6_n_0\,
      I5 => handle_as_branch,
      O => \branch_data_first[0]_i_1_n_0\
    );
\branch_data_first_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[0]\,
      Q => \branch_data_first_reg_n_0_[0]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[1]\,
      Q => \branch_data_first_reg_n_0_[1]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[2]\,
      Q => \branch_data_first_reg_n_0_[2]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[3]\,
      Q => \branch_data_first_reg_n_0_[3]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[4]\,
      Q => \branch_data_first_reg_n_0_[4]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[5]\,
      Q => \branch_data_first_reg_n_0_[5]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[6]\,
      Q => \branch_data_first_reg_n_0_[6]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[7]\,
      Q => data7,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_first_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \branch_data_first[0]_i_1_n_0\,
      D => \branch_data_reg_n_0_[8]\,
      Q => \branch_data_first_reg_n_0_[8]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\branch_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[0]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[0]\,
      R => '0'
    );
\branch_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[10]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[10]\,
      R => '0'
    );
\branch_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[11]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[11]\,
      R => '0'
    );
\branch_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[12]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[12]\,
      R => '0'
    );
\branch_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[13]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[13]\,
      R => '0'
    );
\branch_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[14]_i_1_n_0\,
      Q => data2,
      R => '0'
    );
\branch_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[15]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[15]\,
      R => '0'
    );
\branch_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[1]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[1]\,
      R => '0'
    );
\branch_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[2]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[2]\,
      R => '0'
    );
\branch_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[3]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[3]\,
      R => '0'
    );
\branch_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[4]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[4]\,
      R => '0'
    );
\branch_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[5]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[5]\,
      R => '0'
    );
\branch_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[6]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[6]\,
      R => '0'
    );
\branch_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[7]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[7]\,
      R => '0'
    );
\branch_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[8]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[8]\,
      R => '0'
    );
\branch_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \branch_data[9]_i_1_n_0\,
      Q => \branch_data_reg_n_0_[9]\,
      R => '0'
    );
cc_clear_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => cc_clear_i_2_n_0,
      I1 => sync_reset,
      I2 => handle_as_branch,
      I3 => \branch_count[0]_i_6_n_0\,
      I4 => \branch_count[0]_i_5_n_0\,
      I5 => cc_clear_i_3_n_0,
      O => cc_clear_i_1_n_0
    );
cc_clear_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1F1FFF1F1F1"
    )
        port map (
      I0 => compression_ctrl(0),
      I1 => compression_ctrl(1),
      I2 => \^serial_dbg_intf.stopped_i_reg_0\,
      I3 => \wb_instr_reg[0]\(75),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I5 => \^saved_pc_reg[31]_0\,
      O => cc_clear_i_2_n_0
    );
cc_clear_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \branch_count_reg_n_0_[2]\,
      I1 => \branch_count_reg_n_0_[3]\,
      O => cc_clear_i_3_n_0
    );
cc_clear_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cc_clear_i_1_n_0,
      Q => cc_clear_reg_n_0,
      R => '0'
    );
cc_overflow_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAAAEA"
    )
        port map (
      I0 => cc_overflow_reg_n_0,
      I1 => started_i,
      I2 => \cycle_count_reg_n_0_[2]\,
      I3 => \^embedded_trace.trace_wen_reg[8]_0\,
      I4 => \cycle_count_reg_n_0_[0]\,
      I5 => cc_overflow_i_2_n_0,
      O => cc_overflow_i_1_n_0
    );
cc_overflow_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFEEEEEEEEE"
    )
        port map (
      I0 => clear_cmd,
      I1 => sync_reset,
      I2 => compression_ctrl(0),
      I3 => compression_ctrl(1),
      I4 => cc_overflow_reg_n_0,
      I5 => started_i,
      O => cc_overflow_i_2_n_0
    );
cc_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => cc_overflow_i_1_n_0,
      Q => cc_overflow_reg_n_0,
      R => '0'
    );
\cycle_count[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[8]\,
      O => \cycle_count[11]_i_2_n_0\
    );
\cycle_count[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[9]\,
      O => \cycle_count[11]_i_3_n_0\
    );
\cycle_count[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(13),
      O => \cycle_count[11]_i_4_n_0\
    );
\cycle_count[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(12),
      O => \cycle_count[11]_i_5_n_0\
    );
\cycle_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => sync_reset,
      I1 => cc_clear_reg_n_0,
      I2 => next_wr,
      I3 => wb_exception_i_reg,
      I4 => clear_cmd,
      I5 => started_i,
      O => \cycle_count[15]_i_1_n_0\
    );
\cycle_count[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(11),
      O => \cycle_count[15]_i_3_n_0\
    );
\cycle_count[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(10),
      O => \cycle_count[15]_i_4_n_0\
    );
\cycle_count[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_2_in(9),
      O => \cycle_count[15]_i_5_n_0\
    );
\cycle_count[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in(8),
      O => \cycle_count[15]_i_6_n_0\
    );
\cycle_count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[0]\,
      O => \cycle_count[3]_i_2_n_0\
    );
\cycle_count[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[1]\,
      O => \cycle_count[3]_i_3_n_0\
    );
\cycle_count[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[2]\,
      O => \cycle_count[3]_i_4_n_0\
    );
\cycle_count[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[3]\,
      O => \cycle_count[3]_i_5_n_0\
    );
\cycle_count[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[4]\,
      O => \cycle_count[7]_i_2_n_0\
    );
\cycle_count[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[5]\,
      O => \cycle_count[7]_i_3_n_0\
    );
\cycle_count[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[6]\,
      O => \cycle_count[7]_i_4_n_0\
    );
\cycle_count[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[7]\,
      O => \cycle_count[7]_i_5_n_0\
    );
\cycle_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[3]_i_1_n_4\,
      Q => \cycle_count_reg_n_0_[0]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[11]_i_1_n_6\,
      Q => p_2_in(13),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[11]_i_1_n_7\,
      Q => p_2_in(12),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[15]_i_2_n_0\,
      CO(3) => \cycle_count_reg[11]_i_1_n_0\,
      CO(2) => \cycle_count_reg[11]_i_1_n_1\,
      CO(1) => \cycle_count_reg[11]_i_1_n_2\,
      CO(0) => \cycle_count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[11]_i_1_n_4\,
      O(2) => \cycle_count_reg[11]_i_1_n_5\,
      O(1) => \cycle_count_reg[11]_i_1_n_6\,
      O(0) => \cycle_count_reg[11]_i_1_n_7\,
      S(3) => \cycle_count[11]_i_2_n_0\,
      S(2) => \cycle_count[11]_i_3_n_0\,
      S(1) => \cycle_count[11]_i_4_n_0\,
      S(0) => \cycle_count[11]_i_5_n_0\
    );
\cycle_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[15]_i_2_n_4\,
      Q => p_2_in(11),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[15]_i_2_n_5\,
      Q => p_2_in(10),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[15]_i_2_n_6\,
      Q => p_2_in(9),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[15]_i_2_n_7\,
      Q => p_2_in(8),
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_count_reg[15]_i_2_n_0\,
      CO(2) => \cycle_count_reg[15]_i_2_n_1\,
      CO(1) => \cycle_count_reg[15]_i_2_n_2\,
      CO(0) => \cycle_count_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cycle_count_reg[15]_i_2_n_4\,
      O(2) => \cycle_count_reg[15]_i_2_n_5\,
      O(1) => \cycle_count_reg[15]_i_2_n_6\,
      O(0) => \cycle_count_reg[15]_i_2_n_7\,
      S(3) => \cycle_count[15]_i_3_n_0\,
      S(2) => \cycle_count[15]_i_4_n_0\,
      S(1) => \cycle_count[15]_i_5_n_0\,
      S(0) => \cycle_count[15]_i_6_n_0\
    );
\cycle_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[3]_i_1_n_5\,
      Q => \cycle_count_reg_n_0_[1]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[3]_i_1_n_6\,
      Q => \cycle_count_reg_n_0_[2]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[3]_i_1_n_7\,
      Q => \cycle_count_reg_n_0_[3]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[7]_i_1_n_0\,
      CO(3) => \NLW_cycle_count_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cycle_count_reg[3]_i_1_n_1\,
      CO(1) => \cycle_count_reg[3]_i_1_n_2\,
      CO(0) => \cycle_count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[3]_i_1_n_4\,
      O(2) => \cycle_count_reg[3]_i_1_n_5\,
      O(1) => \cycle_count_reg[3]_i_1_n_6\,
      O(0) => \cycle_count_reg[3]_i_1_n_7\,
      S(3) => \cycle_count[3]_i_2_n_0\,
      S(2) => \cycle_count[3]_i_3_n_0\,
      S(1) => \cycle_count[3]_i_4_n_0\,
      S(0) => \cycle_count[3]_i_5_n_0\
    );
\cycle_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[7]_i_1_n_4\,
      Q => \cycle_count_reg_n_0_[4]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[7]_i_1_n_5\,
      Q => \cycle_count_reg_n_0_[5]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[7]_i_1_n_6\,
      Q => \cycle_count_reg_n_0_[6]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[7]_i_1_n_7\,
      Q => \cycle_count_reg_n_0_[7]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_count_reg[11]_i_1_n_0\,
      CO(3) => \cycle_count_reg[7]_i_1_n_0\,
      CO(2) => \cycle_count_reg[7]_i_1_n_1\,
      CO(1) => \cycle_count_reg[7]_i_1_n_2\,
      CO(0) => \cycle_count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_count_reg[7]_i_1_n_4\,
      O(2) => \cycle_count_reg[7]_i_1_n_5\,
      O(1) => \cycle_count_reg[7]_i_1_n_6\,
      O(0) => \cycle_count_reg[7]_i_1_n_7\,
      S(3) => \cycle_count[7]_i_2_n_0\,
      S(2) => \cycle_count[7]_i_3_n_0\,
      S(1) => \cycle_count[7]_i_4_n_0\,
      S(0) => \cycle_count[7]_i_5_n_0\
    );
\cycle_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[11]_i_1_n_4\,
      Q => \cycle_count_reg_n_0_[8]\,
      R => \cycle_count[15]_i_1_n_0\
    );
\cycle_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \cycle_count_reg[11]_i_1_n_5\,
      Q => \cycle_count_reg_n_0_[9]\,
      R => \cycle_count[15]_i_1_n_0\
    );
first_item_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF444F"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \^saved_pc_reg[31]_0\,
      I2 => compression_ctrl(1),
      I3 => compression_ctrl(0),
      I4 => sync_reset,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => first_item_i_1_n_0
    );
first_item_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => first_item_i_1_n_0,
      Q => \^saved_pc_reg[31]_0\,
      R => '0'
    );
\remaining[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000000"
    )
        port map (
      I0 => remaining0(0),
      I1 => \remaining[2]_i_2_n_0\,
      I2 => \^embedded_trace.trace_wen_reg[8]_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \remaining[2]_i_4_n_0\,
      I5 => \remaining[1]_i_3_n_0\,
      O => \remaining[0]_i_1_n_0\
    );
\remaining[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A6A5A5A"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => p_56_in,
      I2 => \writems[0]_i_2_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => save_branch_double3_out,
      O => remaining0(0)
    );
\remaining[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000000"
    )
        port map (
      I0 => remaining0(1),
      I1 => \remaining[2]_i_2_n_0\,
      I2 => \^embedded_trace.trace_wen_reg[8]_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \remaining[2]_i_4_n_0\,
      I5 => \remaining[1]_i_3_n_0\,
      O => \remaining[1]_i_1_n_0\
    );
\remaining[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"608060939F7F9F6C"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => p_56_in,
      I2 => \writems[0]_i_2_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => save_branch_double3_out,
      I5 => \remaining[2]_i_9_n_0\,
      O => remaining0(1)
    );
\remaining[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FFFFFFFFF9FF6"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => items158_out,
      I2 => \remaining[2]_i_10_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_8_n_0\,
      O => \remaining[1]_i_3_n_0\
    );
\remaining[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000000"
    )
        port map (
      I0 => compression_ctrl(0),
      I1 => compression_ctrl(1),
      I2 => \remaining[2]_i_2_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \remaining[2]_i_4_n_0\,
      I5 => remaining0(2),
      O => \remaining[2]_i_1_n_0\
    );
\remaining[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFF7AA"
    )
        port map (
      I0 => p_56_in,
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => save_branch_double3_out,
      O => \remaining[2]_i_10_n_0\
    );
\remaining[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A808080"
    )
        port map (
      I0 => \writems[1]_i_8_n_0\,
      I1 => \^writems_reg[0]_0\,
      I2 => handle_as_branch,
      I3 => branch_count165_out,
      I4 => \wb_instr_reg[6]\,
      I5 => \^branch_count_reg[3]_0\,
      O => save_branch
    );
\remaining[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^serial_dbg_intf.stopped_i_reg_0\,
      I1 => sync_reset,
      O => \remaining[2]_i_2_n_0\
    );
\remaining[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \remaining[2]_i_6_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \remaining[2]_i_3_n_0\
    );
\remaining[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => items158_out,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \remaining[2]_i_8_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_10_n_0\,
      O => \remaining[2]_i_4_n_0\
    );
\remaining[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \remaining[2]_i_8_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \remaining[2]_i_10_n_0\,
      I4 => items158_out,
      I5 => \remaining[2]_i_7_n_0\,
      O => remaining0(2)
    );
\remaining[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => plusOp(0),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => wraddr(0),
      I3 => remaining(0),
      O => \remaining[2]_i_6_n_0\
    );
\remaining[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11177717EEE888E8"
    )
        port map (
      I0 => \remaining[2]_i_6_n_0\,
      I1 => remaining(1),
      I2 => wraddr(1),
      I3 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I4 => plusOp(1),
      I5 => \save_sel[11][2]_i_8_n_0\,
      O => \remaining[2]_i_7_n_0\
    );
\remaining[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000000D000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \saved_pc[0]_i_2_n_0\,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => \writems[1]_i_8_n_0\,
      I4 => save_pc_next_reg_0,
      I5 => p_56_in,
      O => \remaining[2]_i_8_n_0\
    );
\remaining[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80857F757F7A808"
    )
        port map (
      I0 => remaining(0),
      I1 => wraddr(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => plusOp(0),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \remaining[2]_i_9_n_0\
    );
\remaining_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \remaining[0]_i_1_n_0\,
      Q => remaining(0),
      R => '0'
    );
\remaining_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \remaining[1]_i_1_n_0\,
      Q => remaining(1),
      R => '0'
    );
\remaining_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \remaining[2]_i_1_n_0\,
      Q => remaining(2),
      R => '0'
    );
save_pc_next_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030302FF03030200"
    )
        port map (
      I0 => save_pc_next0,
      I1 => \^embedded_trace.trace_wen_reg[8]_0\,
      I2 => \save_sel[7][0]_i_1_n_0\,
      I3 => save_pc_next_i_3_n_0,
      I4 => first_item_reg_0,
      I5 => save_pc_next_reg_n_0,
      O => save_pc_next_i_1_n_0
    );
save_pc_next_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^save_pc_next_next_reg_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      O => save_pc_next0
    );
save_pc_next_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFC8"
    )
        port map (
      I0 => \^save_pc_next_next_reg_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => save_pc_next_reg_n_0,
      I3 => sync_reset,
      I4 => \^embedded_trace.trace_wen_reg[8]_0\,
      I5 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => save_pc_next_i_3_n_0
    );
save_pc_next_next_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_Async_Reset.sync_reset_reg\,
      Q => \^save_pc_next_next_reg_0\,
      R => '0'
    );
save_pc_next_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => save_pc_next_i_1_n_0,
      Q => save_pc_next_reg_n_0,
      R => '0'
    );
\save_sel[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABAAABAAABAAAB"
    )
        port map (
      I0 => \^embedded_trace.trace_wen_reg[8]_0\,
      I1 => \save_sel[0][2]_i_3_n_0\,
      I2 => \save_sel[0][0]_i_2_n_0\,
      I3 => items158_out,
      I4 => \save_sel[0][0]_i_3_n_0\,
      I5 => \save_sel[0][0]_i_4_n_0\,
      O => \save_sel[0][0]_i_1_n_0\
    );
\save_sel[0][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
        port map (
      I0 => p_56_in,
      I1 => save_branch_double3_out,
      I2 => \saved_pc[0]_i_2_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => items1,
      O => \save_sel[0][0]_i_2_n_0\
    );
\save_sel[0][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \save_sel[0][0]_i_5_n_0\,
      I1 => \save_sel[0][0]_i_6_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[0][0]_i_7_n_0\,
      O => \save_sel[0][0]_i_3_n_0\
    );
\save_sel[0][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \save_sel[0][0]_i_8_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      O => \save_sel[0][0]_i_4_n_0\
    );
\save_sel[0][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFEFE80"
    )
        port map (
      I0 => \save_sel[0][0]_i_9_n_0\,
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => remaining(1),
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[0][0]_i_5_n_0\
    );
\save_sel[0][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9399933336333666"
    )
        port map (
      I0 => \save_sel[0][0]_i_9_n_0\,
      I1 => \save_sel[11][2]_i_8_n_0\,
      I2 => plusOp(1),
      I3 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I4 => wraddr(1),
      I5 => remaining(1),
      O => \save_sel[0][0]_i_6_n_0\
    );
\save_sel[0][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2001D001DFFE2"
    )
        port map (
      I0 => wraddr(0),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(0),
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[0][0]_i_7_n_0\
    );
\save_sel[0][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8888888E888"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => remaining(0),
      I3 => wraddr(0),
      I4 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I5 => plusOp(0),
      O => \save_sel[0][0]_i_8_n_0\
    );
\save_sel[0][0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      O => \save_sel[0][0]_i_9_n_0\
    );
\save_sel[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000B000B0008"
    )
        port map (
      I0 => \save_sel[0][1]_i_2_n_0\,
      I1 => items158_out,
      I2 => \^save_sel_reg[0][1]_0\,
      I3 => sync_reset,
      I4 => \save_sel[0][1]_i_3_n_0\,
      I5 => \save_sel[0][1]_i_4_n_0\,
      O => \save_sel[0]_37\(1)
    );
\save_sel[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6008000000000001"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[0][1]_i_2_n_0\
    );
\save_sel[0][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A28AAA8"
    )
        port map (
      I0 => \save_sel[0][1]_i_5_n_0\,
      I1 => \writems[0]_i_2_n_0\,
      I2 => \saved_pc[0]_i_2_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[0][1]_i_6_n_0\,
      O => \save_sel[0][1]_i_3_n_0\
    );
\save_sel[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => p_57_in,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => items1,
      I4 => \save_sel[10][0]_i_5_n_0\,
      I5 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[0][1]_i_4_n_0\
    );
\save_sel[0][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      O => \save_sel[0][1]_i_5_n_0\
    );
\save_sel[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_6_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[0][1]_i_6_n_0\
    );
\save_sel[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABAAAB"
    )
        port map (
      I0 => \save_sel[0][2]_i_2_n_0\,
      I1 => \save_sel[0][2]_i_3_n_0\,
      I2 => \save_sel[0][2]_i_4_n_0\,
      I3 => items158_out,
      I4 => \save_sel[0][2]_i_5_n_0\,
      O => \save_sel[0][2]_i_1_n_0\
    );
\save_sel[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[0][2]_i_2_n_0\
    );
\save_sel[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \^save_sel_reg[0][0]_0\,
      I1 => \writems[1]_i_8_n_0\,
      I2 => \^branch_count_reg[3]_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[0][2]_i_3_n_0\
    );
\save_sel[0][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0D"
    )
        port map (
      I0 => p_56_in,
      I1 => \saved_pc[0]_i_2_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => items1,
      O => \save_sel[0][2]_i_4_n_0\
    );
\save_sel[0][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080000000"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[0][2]_i_5_n_0\
    );
\save_sel[10][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB88888888"
    )
        port map (
      I0 => \save_sel[10][0]_i_2_n_0\,
      I1 => items158_out,
      I2 => \save_sel[10][0]_i_3_n_0\,
      I3 => \save_sel[10][0]_i_4_n_0\,
      I4 => \save_sel[10][0]_i_5_n_0\,
      I5 => \save_sel[10][0]_i_6_n_0\,
      O => \save_sel[10][0]_i_1_n_0\
    );
\save_sel[10][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000666866680000"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(0),
      I5 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      O => \save_sel[10][0]_i_2_n_0\
    );
\save_sel[10][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656AFFFF"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      I4 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[10][0]_i_3_n_0\
    );
\save_sel[10][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      O => \save_sel[10][0]_i_4_n_0\
    );
\save_sel[10][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFEFE80"
    )
        port map (
      I0 => remaining(1),
      I1 => \remaining[2]_i_6_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[10][0]_i_5_n_0\
    );
\save_sel[10][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[10][2]_i_9_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[10][0]_i_7_n_0\,
      I4 => \save_sel[10][1]_i_10_n_0\,
      I5 => \save_sel[10][2]_i_7_n_0\,
      O => \save_sel[10][0]_i_6_n_0\
    );
\save_sel[10][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \remaining[2]_i_3_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[10][0]_i_8_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[10][1]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[10][0]_i_7_n_0\
    );
\save_sel[10][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF99FFF9FFFFFFF"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[10][0]_i_8_n_0\
    );
\save_sel[10][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[10][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[10][1]_i_3_n_0\,
      I4 => \save_sel[10][1]_i_4_n_0\,
      I5 => \save_sel[10][1]_i_5_n_0\,
      O => \save_sel[10][1]_i_1_n_0\
    );
\save_sel[10][1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[10][2]_i_10_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      O => \save_sel[10][1]_i_10_n_0\
    );
\save_sel[10][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0114400040000000"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \remaining[2]_i_6_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[10][1]_i_11_n_0\
    );
\save_sel[10][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700E600860080EE0"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[10][1]_i_2_n_0\
    );
\save_sel[10][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \save_sel[10][1]_i_6_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => items1,
      I4 => \save_sel[10][1]_i_7_n_0\,
      I5 => \save_sel[10][2]_i_9_n_0\,
      O => \save_sel[10][1]_i_3_n_0\
    );
\save_sel[10][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \save_sel[10][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[10][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[10][1]_i_9_n_0\,
      I5 => \save_sel[10][1]_i_10_n_0\,
      O => \save_sel[10][1]_i_4_n_0\
    );
\save_sel[10][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6008600860080880"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[10][1]_i_5_n_0\
    );
\save_sel[10][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF566A"
    )
        port map (
      I0 => \save_sel[11][2]_i_8_n_0\,
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \remaining[2]_i_6_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[10][1]_i_6_n_0\
    );
\save_sel[10][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[10][1]_i_7_n_0\
    );
\save_sel[10][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \remaining[2]_i_3_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[10][2]_i_9_n_0\,
      O => \save_sel[10][1]_i_8_n_0\
    );
\save_sel[10][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel[10][1]_i_11_n_0\,
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[10][2]_i_9_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[10][1]_i_9_n_0\
    );
\save_sel[10][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF010101FF01"
    )
        port map (
      I0 => \save_sel[10][2]_i_2_n_0\,
      I1 => \save_sel[10][2]_i_3_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[10][2]_i_5_n_0\,
      I4 => items158_out,
      I5 => \save_sel[10][2]_i_6_n_0\,
      O => \save_sel[10][2]_i_1_n_0\
    );
\save_sel[10][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117777F777F1777"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[10][2]_i_10_n_0\
    );
\save_sel[10][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[10][2]_i_2_n_0\
    );
\save_sel[10][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8001017FFFFFFFFF"
    )
        port map (
      I0 => remaining(1),
      I1 => \remaining[2]_i_6_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => \save_sel[9][0]_i_5_n_0\,
      O => \save_sel[10][2]_i_3_n_0\
    );
\save_sel[10][2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      O => \save_sel[10][2]_i_4_n_0\
    );
\save_sel[10][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => \save_sel[10][2]_i_7_n_0\,
      I1 => \save_sel[10][2]_i_8_n_0\,
      I2 => save_branch_double3_out,
      I3 => items1,
      I4 => \save_sel[10][2]_i_9_n_0\,
      I5 => p_57_in,
      O => \save_sel[10][2]_i_5_n_0\
    );
\save_sel[10][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011FF81FF88000"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[10][2]_i_6_n_0\
    );
\save_sel[10][2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[10][2]_i_10_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[10][2]_i_7_n_0\
    );
\save_sel[10][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E4E0E0E0E0E0E0"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[10][2]_i_9_n_0\,
      I3 => \save_sel[10][1]_i_6_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[10][2]_i_8_n_0\
    );
\save_sel[10][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[10][2]_i_9_n_0\
    );
\save_sel[11][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \save_sel[11][0]_i_2_n_0\,
      I1 => items158_out,
      I2 => \save_sel[11][0]_i_3_n_0\,
      I3 => \save_sel[11][0]_i_4_n_0\,
      O => \save_sel[11][0]_i_1_n_0\
    );
\save_sel[11][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1007E008E0080000"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[11][0]_i_2_n_0\
    );
\save_sel[11][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      I4 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[11][0]_i_3_n_0\
    );
\save_sel[11][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[11][2]_i_11_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[11][0]_i_5_n_0\,
      I4 => \save_sel[11][1]_i_10_n_0\,
      I5 => \save_sel[11][2]_i_9_n_0\,
      O => \save_sel[11][0]_i_4_n_0\
    );
\save_sel[11][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => p_56_in,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \save_sel[11][2]_i_12_n_0\,
      I3 => \remaining[2]_i_7_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[11][0]_i_5_n_0\
    );
\save_sel[11][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[11][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[11][1]_i_3_n_0\,
      I4 => \save_sel[11][1]_i_4_n_0\,
      I5 => \save_sel[11][1]_i_5_n_0\,
      O => \save_sel[11][1]_i_1_n_0\
    );
\save_sel[11][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[11][1]_i_12_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[11][1]_i_10_n_0\
    );
\save_sel[11][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000008000808000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_6_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[11][1]_i_11_n_0\
    );
\save_sel[11][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE77FFF7FFFFFFF"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[11][1]_i_12_n_0\
    );
\save_sel[11][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1666866086600000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[11][1]_i_2_n_0\
    );
\save_sel[11][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \remaining[2]_i_3_n_0\,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \save_sel[11][1]_i_6_n_0\,
      I3 => items1,
      I4 => \save_sel[11][1]_i_7_n_0\,
      I5 => \save_sel[11][2]_i_11_n_0\,
      O => \save_sel[11][1]_i_3_n_0\
    );
\save_sel[11][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \save_sel[11][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[11][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[11][1]_i_9_n_0\,
      I5 => \save_sel[11][1]_i_10_n_0\,
      O => \save_sel[11][1]_i_4_n_0\
    );
\save_sel[11][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1666800080000000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[11][1]_i_5_n_0\
    );
\save_sel[11][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF999F9999FFF9F"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => wraddr(0),
      I3 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I4 => plusOp(0),
      I5 => remaining(0),
      O => \save_sel[11][1]_i_6_n_0\
    );
\save_sel[11][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[11][1]_i_7_n_0\
    );
\save_sel[11][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[11][2]_i_11_n_0\,
      O => \save_sel[11][1]_i_8_n_0\
    );
\save_sel[11][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel[11][1]_i_11_n_0\,
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[11][2]_i_11_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[11][1]_i_9_n_0\
    );
\save_sel[11][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \^serial_dbg_intf.stopped_i_reg_0\,
      I1 => compression_ctrl(0),
      I2 => compression_ctrl(1),
      I3 => sync_reset,
      O => \save_sel[11][2]_i_1_n_0\
    );
\save_sel[11][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0E4E0"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[11][2]_i_11_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \save_sel[11][1]_i_6_n_0\,
      O => \save_sel[11][2]_i_10_n_0\
    );
\save_sel[11][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000000800088000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[11][2]_i_11_n_0\
    );
\save_sel[11][2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF8F00FF00FF88F"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(0),
      I5 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      O => \save_sel[11][2]_i_12_n_0\
    );
\save_sel[11][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF010101FF01"
    )
        port map (
      I0 => \save_sel[11][2]_i_3_n_0\,
      I1 => \save_sel[11][2]_i_4_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_6_n_0\,
      I4 => items158_out,
      I5 => \save_sel[11][2]_i_7_n_0\,
      O => \save_sel[11][2]_i_2_n_0\
    );
\save_sel[11][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95FFFF"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      I4 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[11][2]_i_3_n_0\
    );
\save_sel[11][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      O => \save_sel[11][2]_i_4_n_0\
    );
\save_sel[11][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787871E1E1E871E"
    )
        port map (
      I0 => \remaining[2]_i_6_n_0\,
      I1 => remaining(1),
      I2 => \save_sel[11][2]_i_8_n_0\,
      I3 => wraddr(1),
      I4 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I5 => plusOp(1),
      O => \save_sel[11][2]_i_5_n_0\
    );
\save_sel[11][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => \save_sel[11][2]_i_9_n_0\,
      I1 => \save_sel[11][2]_i_10_n_0\,
      I2 => save_branch_double3_out,
      I3 => items1,
      I4 => \save_sel[11][2]_i_11_n_0\,
      I5 => p_57_in,
      O => \save_sel[11][2]_i_6_n_0\
    );
\save_sel[11][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666066600888"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[11][2]_i_7_n_0\
    );
\save_sel[11][2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => remaining(2),
      I1 => plusOp(2),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(2),
      O => \save_sel[11][2]_i_8_n_0\
    );
\save_sel[11][2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[11][2]_i_12_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      O => \save_sel[11][2]_i_9_n_0\
    );
\save_sel[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[1][0]_i_2_n_0\,
      I3 => \save_sel[1][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[1][0]_i_4_n_0\,
      O => \save_sel[1][0]_i_1_n_0\
    );
\save_sel[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[1][2]_i_7_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[1][0]_i_5_n_0\,
      I4 => \save_sel[1][1]_i_10_n_0\,
      I5 => \save_sel[1][2]_i_5_n_0\,
      O => \save_sel[1][0]_i_2_n_0\
    );
\save_sel[1][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      I4 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[1][0]_i_3_n_0\
    );
\save_sel[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[1][0]_i_4_n_0\
    );
\save_sel[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \save_sel[7][0]_i_7_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[1][1]_i_7_n_0\,
      I3 => \remaining[2]_i_7_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[1][0]_i_5_n_0\
    );
\save_sel[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[1][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[1][1]_i_3_n_0\,
      I4 => \save_sel[1][1]_i_4_n_0\,
      I5 => \save_sel[1][1]_i_5_n_0\,
      O => \save_sel[1][1]_i_1_n_0\
    );
\save_sel[1][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[1][1]_i_7_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[1][1]_i_10_n_0\
    );
\save_sel[1][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_6_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel_reg[1]__0\(1)
    );
\save_sel[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000000000111"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[1][1]_i_2_n_0\
    );
\save_sel[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel[3][1]_i_6_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[1][1]_i_6_n_0\,
      I5 => \save_sel[1][1]_i_7_n_0\,
      O => \save_sel[1][1]_i_3_n_0\
    );
\save_sel[1][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[1][1]_i_6_n_0\,
      I1 => items1,
      I2 => \save_sel[1][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[1][1]_i_9_n_0\,
      I5 => \save_sel[1][1]_i_10_n_0\,
      O => \save_sel[1][1]_i_4_n_0\
    );
\save_sel[1][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[1][1]_i_7_n_0\,
      O => \save_sel[1][1]_i_5_n_0\
    );
\save_sel[1][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][0]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[1][1]_i_6_n_0\
    );
\save_sel[1][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[1][1]_i_7_n_0\
    );
\save_sel[1][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[1][2]_i_7_n_0\,
      O => \save_sel[1][1]_i_8_n_0\
    );
\save_sel[1][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[1]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[1][2]_i_7_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[1][1]_i_9_n_0\
    );
\save_sel[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF101010FF10"
    )
        port map (
      I0 => \save_sel[1][2]_i_2_n_0\,
      I1 => \save_sel[10][0]_i_4_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[1][2]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[1][2]_i_4_n_0\,
      O => \save_sel[1][2]_i_1_n_0\
    );
\save_sel[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFEFE80"
    )
        port map (
      I0 => remaining(1),
      I1 => \remaining[2]_i_6_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[1][2]_i_2_n_0\
    );
\save_sel[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => \save_sel[1][2]_i_5_n_0\,
      I1 => \save_sel[1][2]_i_6_n_0\,
      I2 => save_branch_double3_out,
      I3 => items1,
      I4 => \save_sel[1][2]_i_7_n_0\,
      I5 => p_57_in,
      O => \save_sel[1][2]_i_3_n_0\
    );
\save_sel[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[1][2]_i_4_n_0\
    );
\save_sel[1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[1][1]_i_7_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[1][2]_i_5_n_0\
    );
\save_sel[1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E4E0E0"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[1][2]_i_7_n_0\,
      I3 => \save_sel[3][1]_i_6_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[1][2]_i_6_n_0\
    );
\save_sel[1][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[1][2]_i_7_n_0\
    );
\save_sel[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[2][0]_i_2_n_0\,
      I3 => \save_sel[2][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[2][0]_i_4_n_0\,
      O => \save_sel[2][0]_i_1_n_0\
    );
\save_sel[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[2][2]_i_8_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[2][0]_i_5_n_0\,
      I4 => \save_sel[2][1]_i_10_n_0\,
      I5 => \save_sel[2][2]_i_6_n_0\,
      O => \save_sel[2][0]_i_2_n_0\
    );
\save_sel[2][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[2][0]_i_3_n_0\
    );
\save_sel[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[2][0]_i_4_n_0\
    );
\save_sel[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_56_in,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[2][1]_i_7_n_0\,
      I4 => \save_sel[10][1]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[2][0]_i_5_n_0\
    );
\save_sel[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[2][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[2][1]_i_3_n_0\,
      I4 => \save_sel[2][1]_i_4_n_0\,
      I5 => \save_sel[2][1]_i_5_n_0\,
      O => \save_sel[2][1]_i_1_n_0\
    );
\save_sel[2][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[2][1]_i_7_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[2][1]_i_10_n_0\
    );
\save_sel[2][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010110"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \remaining[2]_i_6_n_0\,
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel_reg[2]__0\(1)
    );
\save_sel[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000010001000E"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => remaining(2),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[2][1]_i_2_n_0\
    );
\save_sel[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel[3][1]_i_6_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[2][1]_i_6_n_0\,
      I5 => \save_sel[2][1]_i_7_n_0\,
      O => \save_sel[2][1]_i_3_n_0\
    );
\save_sel[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[2][1]_i_6_n_0\,
      I1 => items1,
      I2 => \save_sel[2][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[2][1]_i_9_n_0\,
      I5 => \save_sel[2][1]_i_10_n_0\,
      O => \save_sel[2][1]_i_4_n_0\
    );
\save_sel[2][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      I4 => \save_sel[2][1]_i_7_n_0\,
      O => \save_sel[2][1]_i_5_n_0\
    );
\save_sel[2][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[2][1]_i_6_n_0\
    );
\save_sel[2][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => remaining(2),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[2][1]_i_7_n_0\
    );
\save_sel[2][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[2][2]_i_8_n_0\,
      O => \save_sel[2][1]_i_8_n_0\
    );
\save_sel[2][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[2]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[2][2]_i_8_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[2][1]_i_9_n_0\
    );
\save_sel[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF101010FF10"
    )
        port map (
      I0 => \save_sel[2][2]_i_2_n_0\,
      I1 => \save_sel[10][0]_i_4_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[2][2]_i_4_n_0\,
      I4 => items158_out,
      I5 => \save_sel[2][2]_i_5_n_0\,
      O => \save_sel[2][2]_i_1_n_0\
    );
\save_sel[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF656A"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      I4 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[2][2]_i_2_n_0\
    );
\save_sel[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7A808A80857F7"
    )
        port map (
      I0 => remaining(0),
      I1 => wraddr(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => plusOp(0),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[2][2]_i_3_n_0\
    );
\save_sel[2][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => \save_sel[2][2]_i_6_n_0\,
      I1 => \save_sel[2][2]_i_7_n_0\,
      I2 => save_branch_double3_out,
      I3 => items1,
      I4 => \save_sel[2][2]_i_8_n_0\,
      I5 => p_57_in,
      O => \save_sel[2][2]_i_4_n_0\
    );
\save_sel[2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[2][2]_i_5_n_0\
    );
\save_sel[2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[2][1]_i_7_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[2][2]_i_6_n_0\
    );
\save_sel[2][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E4E0E0"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[2][2]_i_8_n_0\,
      I3 => \save_sel[3][1]_i_6_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[2][2]_i_7_n_0\
    );
\save_sel[2][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[2][2]_i_8_n_0\
    );
\save_sel[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[3][0]_i_2_n_0\,
      I3 => \save_sel[3][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[3][0]_i_4_n_0\,
      O => \save_sel[3][0]_i_1_n_0\
    );
\save_sel[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \save_sel[3][2]_i_7_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[3][0]_i_5_n_0\,
      I4 => \save_sel[3][2]_i_5_n_0\,
      O => \save_sel[3][0]_i_2_n_0\
    );
\save_sel[3][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[3][0]_i_3_n_0\
    );
\save_sel[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100011001"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[3][0]_i_4_n_0\
    );
\save_sel[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000020000"
    )
        port map (
      I0 => p_56_in,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \save_sel[3][0]_i_6_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[3][0]_i_5_n_0\
    );
\save_sel[3][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699969996999799F"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[3][0]_i_6_n_0\
    );
\save_sel[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[3][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[3][1]_i_3_n_0\,
      I4 => \save_sel[3][1]_i_4_n_0\,
      I5 => \save_sel[3][1]_i_5_n_0\,
      O => \save_sel[3][1]_i_1_n_0\
    );
\save_sel[3][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[3]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[3][2]_i_7_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[3][1]_i_10_n_0\
    );
\save_sel[3][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[3][1]_i_8_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[3][1]_i_11_n_0\
    );
\save_sel[3][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000101000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_6_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel_reg[3]__0\(1)
    );
\save_sel[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101111000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[3][1]_i_2_n_0\
    );
\save_sel[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel[3][1]_i_6_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[3][1]_i_7_n_0\,
      I5 => \save_sel[3][1]_i_8_n_0\,
      O => \save_sel[3][1]_i_3_n_0\
    );
\save_sel[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[3][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[3][1]_i_9_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[3][1]_i_10_n_0\,
      I5 => \save_sel[3][1]_i_11_n_0\,
      O => \save_sel[3][1]_i_4_n_0\
    );
\save_sel[3][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[3][1]_i_8_n_0\,
      O => \save_sel[3][1]_i_5_n_0\
    );
\save_sel[3][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE8"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \remaining[2]_i_6_n_0\,
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[3][1]_i_6_n_0\
    );
\save_sel[3][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[10][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[3][1]_i_7_n_0\
    );
\save_sel[3][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEEFFF"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[3][1]_i_8_n_0\
    );
\save_sel[3][1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[3][2]_i_7_n_0\,
      O => \save_sel[3][1]_i_9_n_0\
    );
\save_sel[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF010101FF01"
    )
        port map (
      I0 => \save_sel[3][2]_i_2_n_0\,
      I1 => \save_sel[11][2]_i_4_n_0\,
      I2 => \save_sel[10][0]_i_5_n_0\,
      I3 => \save_sel[3][2]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[3][2]_i_4_n_0\,
      O => \save_sel[3][2]_i_1_n_0\
    );
\save_sel[3][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9A95"
    )
        port map (
      I0 => remaining(0),
      I1 => plusOp(0),
      I2 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I3 => wraddr(0),
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[3][2]_i_2_n_0\
    );
\save_sel[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => \save_sel[3][2]_i_5_n_0\,
      I1 => \save_sel[3][2]_i_6_n_0\,
      I2 => save_branch_double3_out,
      I3 => items1,
      I4 => \save_sel[3][2]_i_7_n_0\,
      I5 => p_57_in,
      O => \save_sel[3][2]_i_3_n_0\
    );
\save_sel[3][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[3][2]_i_4_n_0\
    );
\save_sel[3][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[3][1]_i_8_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[3][2]_i_5_n_0\
    );
\save_sel[3][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E4E0E0E0E0E0E0"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[3][2]_i_7_n_0\,
      I3 => \save_sel[3][1]_i_6_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[3][2]_i_6_n_0\
    );
\save_sel[3][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001006"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[3][2]_i_7_n_0\
    );
\save_sel[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[4][0]_i_2_n_0\,
      I3 => \save_sel[4][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[4][0]_i_4_n_0\,
      O => \save_sel[4][0]_i_1_n_0\
    );
\save_sel[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[4][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[4][0]_i_5_n_0\,
      I4 => \save_sel[4][1]_i_11_n_0\,
      I5 => \save_sel[4][2]_i_7_n_0\,
      O => \save_sel[4][0]_i_2_n_0\
    );
\save_sel[4][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[4][0]_i_3_n_0\
    );
\save_sel[4][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[4][0]_i_4_n_0\
    );
\save_sel[4][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_56_in,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[4][1]_i_8_n_0\,
      I4 => \save_sel[4][0]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[4][0]_i_5_n_0\
    );
\save_sel[4][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999FFF9FFFF666F6"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => wraddr(0),
      I3 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I4 => plusOp(0),
      I5 => remaining(0),
      O => \save_sel[4][0]_i_6_n_0\
    );
\save_sel[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[4][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[4][1]_i_3_n_0\,
      I4 => \save_sel[4][1]_i_4_n_0\,
      I5 => \save_sel[4][1]_i_5_n_0\,
      O => \save_sel[4][1]_i_1_n_0\
    );
\save_sel[4][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[4]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[4][2]_i_5_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[4][1]_i_10_n_0\
    );
\save_sel[4][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[4][1]_i_8_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[4][1]_i_11_n_0\
    );
\save_sel[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111011100007"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[4][1]_i_2_n_0\
    );
\save_sel[4][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel_reg[4]__0\(1),
      I2 => \save_sel[4][1]_i_7_n_0\,
      I3 => \save_sel[4][1]_i_8_n_0\,
      O => \save_sel[4][1]_i_3_n_0\
    );
\save_sel[4][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[4][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[4][1]_i_9_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[4][1]_i_10_n_0\,
      I5 => \save_sel[4][1]_i_11_n_0\,
      O => \save_sel[4][1]_i_4_n_0\
    );
\save_sel[4][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0000"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[10][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      I4 => \save_sel[4][1]_i_8_n_0\,
      O => \save_sel[4][1]_i_5_n_0\
    );
\save_sel[4][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100011440"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \remaining[2]_i_6_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel_reg[4]__0\(1)
    );
\save_sel[4][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[4][1]_i_7_n_0\
    );
\save_sel[4][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011001100000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[4][1]_i_8_n_0\
    );
\save_sel[4][1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[4][2]_i_5_n_0\,
      O => \save_sel[4][1]_i_9_n_0\
    );
\save_sel[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[4][2]_i_2_n_0\,
      I1 => \save_sel[4][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[4][2]_i_4_n_0\,
      O => \save_sel[4][2]_i_1_n_0\
    );
\save_sel[4][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \save_sel[11][2]_i_5_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      I4 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[4][2]_i_2_n_0\
    );
\save_sel[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5B0B1B0A0"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => \save_sel[4][2]_i_5_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[4][2]_i_6_n_0\,
      I5 => \save_sel[4][2]_i_7_n_0\,
      O => \save_sel[4][2]_i_3_n_0\
    );
\save_sel[4][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000011F"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[4][2]_i_4_n_0\
    );
\save_sel[4][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000660"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[4][2]_i_5_n_0\
    );
\save_sel[4][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[4][2]_i_5_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[4][2]_i_6_n_0\
    );
\save_sel[4][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[4][1]_i_8_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[4][2]_i_7_n_0\
    );
\save_sel[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[5][0]_i_2_n_0\,
      I3 => \save_sel[5][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[5][0]_i_4_n_0\,
      O => \save_sel[5][0]_i_1_n_0\
    );
\save_sel[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[5][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[5][0]_i_5_n_0\,
      I4 => \save_sel[5][1]_i_11_n_0\,
      I5 => \save_sel[5][2]_i_7_n_0\,
      O => \save_sel[5][0]_i_2_n_0\
    );
\save_sel[5][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[5][0]_i_3_n_0\
    );
\save_sel[5][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000001116"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[5][0]_i_4_n_0\
    );
\save_sel[5][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[5][1]_i_8_n_0\,
      I3 => p_56_in,
      I4 => \save_sel[5][0]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[5][0]_i_5_n_0\
    );
\save_sel[5][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEFF8"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \remaining[2]_i_6_n_0\,
      O => \save_sel[5][0]_i_6_n_0\
    );
\save_sel[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[5][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[5][1]_i_3_n_0\,
      I4 => \save_sel[5][1]_i_4_n_0\,
      I5 => \save_sel[5][1]_i_5_n_0\,
      O => \save_sel[5][1]_i_1_n_0\
    );
\save_sel[5][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[5]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[5][2]_i_5_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[5][1]_i_10_n_0\
    );
\save_sel[5][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[5][1]_i_8_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[5][1]_i_11_n_0\
    );
\save_sel[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700077886"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[5][1]_i_2_n_0\
    );
\save_sel[5][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel_reg[5]__0\(1),
      I2 => \save_sel[5][1]_i_7_n_0\,
      I3 => \save_sel[5][1]_i_8_n_0\,
      O => \save_sel[5][1]_i_3_n_0\
    );
\save_sel[5][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[5][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[5][1]_i_9_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[5][1]_i_10_n_0\,
      I5 => \save_sel[5][1]_i_11_n_0\,
      O => \save_sel[5][1]_i_4_n_0\
    );
\save_sel[5][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[5][1]_i_8_n_0\,
      O => \save_sel[5][1]_i_5_n_0\
    );
\save_sel[5][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200022880"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \remaining[2]_i_6_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel_reg[5]__0\(1)
    );
\save_sel[5][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[5][1]_i_7_n_0\
    );
\save_sel[5][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEE77F"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[5][1]_i_8_n_0\
    );
\save_sel[5][1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[5][2]_i_5_n_0\,
      O => \save_sel[5][1]_i_9_n_0\
    );
\save_sel[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[5][2]_i_2_n_0\,
      I1 => \save_sel[5][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[5][2]_i_4_n_0\,
      O => \save_sel[5][2]_i_1_n_0\
    );
\save_sel[5][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[5][2]_i_2_n_0\
    );
\save_sel[5][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5B0B1B0A0"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => \save_sel[5][2]_i_5_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[5][2]_i_6_n_0\,
      I5 => \save_sel[5][2]_i_7_n_0\,
      O => \save_sel[5][2]_i_3_n_0\
    );
\save_sel[5][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000077E"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[5][2]_i_4_n_0\
    );
\save_sel[5][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100011880"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[5][2]_i_5_n_0\
    );
\save_sel[5][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[5][2]_i_5_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[5][2]_i_6_n_0\
    );
\save_sel[5][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[5][1]_i_8_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[5][2]_i_7_n_0\
    );
\save_sel[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[6][0]_i_2_n_0\,
      I3 => \save_sel[6][0]_i_3_n_0\,
      I4 => items158_out,
      I5 => \save_sel[6][0]_i_4_n_0\,
      O => \save_sel[6][0]_i_1_n_0\
    );
\save_sel[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777747474744"
    )
        port map (
      I0 => \save_sel[6][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[6][0]_i_5_n_0\,
      I4 => \save_sel[6][1]_i_10_n_0\,
      I5 => \save_sel[6][2]_i_7_n_0\,
      O => \save_sel[6][0]_i_2_n_0\
    );
\save_sel[6][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[6][0]_i_3_n_0\
    );
\save_sel[6][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000600060660"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => remaining(2),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[6][0]_i_4_n_0\
    );
\save_sel[6][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[6][0]_i_6_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[6][0]_i_5_n_0\
    );
\save_sel[6][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DFF0000FF"
    )
        port map (
      I0 => wraddr(0),
      I1 => \Embedded_Trace.wraddr[11]_i_3_n_0\,
      I2 => plusOp(0),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(1),
      I5 => remaining(0),
      O => \save_sel[6][0]_i_6_n_0\
    );
\save_sel[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[6][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[6][1]_i_3_n_0\,
      I4 => \save_sel[6][1]_i_4_n_0\,
      I5 => \save_sel[6][1]_i_5_n_0\,
      O => \save_sel[6][1]_i_1_n_0\
    );
\save_sel[6][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[6][2]_i_5_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[6][1]_i_10_n_0\
    );
\save_sel[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E011101110EE8"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => remaining(2),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[6][1]_i_2_n_0\
    );
\save_sel[6][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \save_sel_reg[6]__0\(1),
      I2 => \save_sel[6][1]_i_7_n_0\,
      I3 => \save_sel[6][2]_i_5_n_0\,
      O => \save_sel[6][1]_i_3_n_0\
    );
\save_sel[6][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[6][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[6][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[6][1]_i_9_n_0\,
      I5 => \save_sel[6][1]_i_10_n_0\,
      O => \save_sel[6][1]_i_4_n_0\
    );
\save_sel[6][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      I4 => \save_sel[6][2]_i_5_n_0\,
      O => \save_sel[6][1]_i_5_n_0\
    );
\save_sel[6][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011401144000"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \remaining[2]_i_6_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel_reg[6]__0\(1)
    );
\save_sel[6][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[6][1]_i_7_n_0\
    );
\save_sel[6][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[6][2]_i_5_n_0\,
      O => \save_sel[6][1]_i_8_n_0\
    );
\save_sel[6][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008FF08"
    )
        port map (
      I0 => \save_sel_reg[6]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[6][2]_i_5_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[6][1]_i_9_n_0\
    );
\save_sel[6][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[6][2]_i_2_n_0\,
      I1 => \save_sel[6][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[6][2]_i_4_n_0\,
      O => \save_sel[6][2]_i_1_n_0\
    );
\save_sel[6][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[6][2]_i_2_n_0\
    );
\save_sel[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777745474544"
    )
        port map (
      I0 => \save_sel[6][2]_i_5_n_0\,
      I1 => items1,
      I2 => save_branch_double3_out,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[6][2]_i_6_n_0\,
      I5 => \save_sel[6][2]_i_7_n_0\,
      O => \save_sel[6][2]_i_3_n_0\
    );
\save_sel[6][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100011FF8"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[6][2]_i_4_n_0\
    );
\save_sel[6][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9FFFFFFFFF99F"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I3 => remaining(2),
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[6][2]_i_5_n_0\
    );
\save_sel[6][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222222222222"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[6][2]_i_5_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[6][2]_i_6_n_0\
    );
\save_sel[6][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[6][2]_i_5_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[6][2]_i_7_n_0\
    );
\save_sel[7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \save_sel[7][0]_i_1_n_0\
    );
\save_sel[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1111111F111"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \save_sel[7][0]_i_3_n_0\,
      I3 => \save_sel[7][0]_i_4_n_0\,
      I4 => items158_out,
      I5 => \save_sel[7][0]_i_5_n_0\,
      O => \save_sel[7][0]_i_2_n_0\
    );
\save_sel[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \save_sel[7][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[7][0]_i_6_n_0\,
      I4 => \save_sel[7][1]_i_10_n_0\,
      I5 => \save_sel[7][2]_i_7_n_0\,
      O => \save_sel[7][0]_i_3_n_0\
    );
\save_sel[7][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[7][0]_i_4_n_0\
    );
\save_sel[7][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010071007E008"
    )
        port map (
      I0 => remaining(1),
      I1 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[7][0]_i_5_n_0\
    );
\save_sel[7][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => p_56_in,
      I2 => \save_sel[7][1]_i_7_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[7][0]_i_7_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[7][0]_i_6_n_0\
    );
\save_sel[7][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE8E800FFFFFFFF"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \remaining[2]_i_6_n_0\,
      I3 => remaining(2),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[7][0]_i_7_n_0\
    );
\save_sel[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[7][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[7][1]_i_3_n_0\,
      I4 => \save_sel[7][1]_i_4_n_0\,
      I5 => \save_sel[7][1]_i_5_n_0\,
      O => \save_sel[7][1]_i_1_n_0\
    );
\save_sel[7][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[7][1]_i_7_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[7][1]_i_10_n_0\
    );
\save_sel[7][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000006000606000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_6_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel_reg[7]__0\(1)
    );
\save_sel[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077807788660"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[7][1]_i_2_n_0\
    );
\save_sel[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \save_sel[9][0]_i_5_n_0\,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \save_sel[11][1]_i_6_n_0\,
      I4 => \save_sel[7][1]_i_6_n_0\,
      I5 => \save_sel[7][1]_i_7_n_0\,
      O => \save_sel[7][1]_i_3_n_0\
    );
\save_sel[7][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => \save_sel[7][1]_i_6_n_0\,
      I1 => items1,
      I2 => \save_sel[7][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[7][1]_i_9_n_0\,
      I5 => \save_sel[7][1]_i_10_n_0\,
      O => \save_sel[7][1]_i_4_n_0\
    );
\save_sel[7][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[11][2]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[7][1]_i_7_n_0\,
      O => \save_sel[7][1]_i_5_n_0\
    );
\save_sel[7][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[2][2]_i_3_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[7][1]_i_6_n_0\
    );
\save_sel[7][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE7FEE77FFF"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[7][1]_i_7_n_0\
    );
\save_sel[7][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_3_n_0\,
      I3 => \remaining[2]_i_7_n_0\,
      I4 => \save_sel[7][2]_i_5_n_0\,
      O => \save_sel[7][1]_i_8_n_0\
    );
\save_sel[7][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel_reg[7]__0\(1),
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[7][2]_i_5_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[7][1]_i_9_n_0\
    );
\save_sel[7][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[7][2]_i_2_n_0\,
      I1 => \save_sel[7][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[7][2]_i_4_n_0\,
      O => \save_sel[7][2]_i_1_n_0\
    );
\save_sel[7][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[7][2]_i_2_n_0\
    );
\save_sel[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5B0B1B0A0"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => \save_sel[7][2]_i_5_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[7][2]_i_6_n_0\,
      I5 => \save_sel[7][2]_i_7_n_0\,
      O => \save_sel[7][2]_i_3_n_0\
    );
\save_sel[7][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111011100666"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[7][2]_i_4_n_0\
    );
\save_sel[7][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000600066000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[7][2]_i_5_n_0\
    );
\save_sel[7][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[7][2]_i_5_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_3_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[7][2]_i_6_n_0\
    );
\save_sel[7][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_7_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[7][1]_i_7_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[7][2]_i_7_n_0\
    );
\save_sel[8][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \save_sel[8][0]_i_2_n_0\,
      I1 => items158_out,
      I2 => \save_sel[8][0]_i_3_n_0\,
      I3 => \save_sel[8][0]_i_4_n_0\,
      O => \save_sel[8][0]_i_1_n_0\
    );
\save_sel[8][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077007700880"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I3 => remaining(0),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[8][0]_i_2_n_0\
    );
\save_sel[8][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[11][2]_i_5_n_0\,
      O => \save_sel[8][0]_i_3_n_0\
    );
\save_sel[8][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \save_sel[8][2]_i_5_n_0\,
      I1 => \save_sel[9][0]_i_5_n_0\,
      I2 => save_branch_double3_out,
      I3 => \save_sel[8][0]_i_5_n_0\,
      I4 => \save_sel[8][2]_i_7_n_0\,
      O => \save_sel[8][0]_i_4_n_0\
    );
\save_sel[8][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C00000008"
    )
        port map (
      I0 => p_56_in,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[8][2]_i_8_n_0\,
      I4 => \save_sel[10][1]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[8][0]_i_5_n_0\
    );
\save_sel[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[8][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[8][1]_i_3_n_0\,
      I4 => \save_sel[8][1]_i_4_n_0\,
      I5 => \save_sel[8][1]_i_5_n_0\,
      O => \save_sel[8][1]_i_1_n_0\
    );
\save_sel[8][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014140014000040"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(2),
      I3 => \remaining[2]_i_6_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[8][1]_i_10_n_0\
    );
\save_sel[8][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070606707060600E"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(0),
      I5 => remaining(1),
      O => \save_sel[8][1]_i_2_n_0\
    );
\save_sel[8][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \save_sel[10][1]_i_6_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => items1,
      I4 => \save_sel[8][1]_i_6_n_0\,
      I5 => \save_sel[8][2]_i_5_n_0\,
      O => \save_sel[8][1]_i_3_n_0\
    );
\save_sel[8][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \save_sel[8][1]_i_6_n_0\,
      I1 => items1,
      I2 => \save_sel[8][1]_i_7_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[8][1]_i_8_n_0\,
      I5 => \save_sel[8][1]_i_9_n_0\,
      O => \save_sel[8][1]_i_4_n_0\
    );
\save_sel[8][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606008"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(0),
      I5 => remaining(1),
      O => \save_sel[8][1]_i_5_n_0\
    );
\save_sel[8][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][0]_i_5_n_0\,
      I3 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[8][1]_i_6_n_0\
    );
\save_sel[8][1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \remaining[2]_i_9_n_0\,
      I1 => \remaining[2]_i_3_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[8][2]_i_5_n_0\,
      O => \save_sel[8][1]_i_7_n_0\
    );
\save_sel[8][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel[8][1]_i_10_n_0\,
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[8][2]_i_5_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[8][1]_i_8_n_0\
    );
\save_sel[8][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[8][2]_i_8_n_0\,
      I4 => \remaining[2]_i_9_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[8][1]_i_9_n_0\
    );
\save_sel[8][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[8][2]_i_2_n_0\,
      I1 => \save_sel[8][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[8][2]_i_4_n_0\,
      O => \save_sel[8][2]_i_1_n_0\
    );
\save_sel[8][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[10][2]_i_4_n_0\,
      I4 => \save_sel[2][2]_i_3_n_0\,
      O => \save_sel[8][2]_i_2_n_0\
    );
\save_sel[8][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5B0B1B0A0"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => \save_sel[8][2]_i_5_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[8][2]_i_6_n_0\,
      I5 => \save_sel[8][2]_i_7_n_0\,
      O => \save_sel[8][2]_i_3_n_0\
    );
\save_sel[8][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011171117E888"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I1 => remaining(1),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[8][2]_i_4_n_0\
    );
\save_sel[8][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[8][2]_i_5_n_0\
    );
\save_sel[8][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[8][2]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \remaining[2]_i_7_n_0\,
      I4 => \remaining[2]_i_3_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[8][2]_i_6_n_0\
    );
\save_sel[8][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[8][2]_i_8_n_0\,
      I4 => \remaining[2]_i_7_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[8][2]_i_7_n_0\
    );
\save_sel[8][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => remaining(0),
      I3 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I4 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I5 => remaining(1),
      O => \save_sel[8][2]_i_8_n_0\
    );
\save_sel[9][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \save_sel[9][0]_i_2_n_0\,
      I1 => items158_out,
      I2 => \save_sel[9][0]_i_3_n_0\,
      I3 => \save_sel[9][0]_i_4_n_0\,
      I4 => \save_sel[9][0]_i_5_n_0\,
      I5 => \save_sel[9][0]_i_6_n_0\,
      O => \save_sel[9][0]_i_1_n_0\
    );
\save_sel[9][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001199819988000"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[9][0]_i_2_n_0\
    );
\save_sel[9][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \save_sel[10][0]_i_5_n_0\,
      I1 => \save_sel[2][2]_i_3_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[9][0]_i_3_n_0\
    );
\save_sel[9][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5510"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \saved_pc[0]_i_2_n_0\,
      I2 => \save_sel[9][0]_i_7_n_0\,
      I3 => \save_sel[9][1]_i_10_n_0\,
      I4 => \save_sel[9][2]_i_6_n_0\,
      O => \save_sel[9][0]_i_4_n_0\
    );
\save_sel[9][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE000000AA00"
    )
        port map (
      I0 => \^branch_count_reg[3]_0\,
      I1 => \branch_count_reg[3]_1\,
      I2 => stat0,
      I3 => \^save_sel_reg[0][0]_1\,
      I4 => \^save_sel_reg[0][0]_0\,
      I5 => p_56_in,
      O => \save_sel[9][0]_i_5_n_0\
    );
\save_sel[9][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000006008"
    )
        port map (
      I0 => remaining(2),
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(1),
      I3 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I4 => remaining(0),
      I5 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      O => \save_sel[9][0]_i_6_n_0\
    );
\save_sel[9][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \remaining[2]_i_7_n_0\,
      I1 => \remaining[2]_i_9_n_0\,
      I2 => p_56_in,
      I3 => \save_sel[9][2]_i_7_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[9][0]_i_7_n_0\
    );
\save_sel[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BF8FBF80"
    )
        port map (
      I0 => \save_sel[9][1]_i_2_n_0\,
      I1 => p_56_in,
      I2 => p_57_in,
      I3 => \save_sel[9][1]_i_3_n_0\,
      I4 => \save_sel[9][1]_i_4_n_0\,
      I5 => \save_sel[9][1]_i_5_n_0\,
      O => \save_sel[9][1]_i_1_n_0\
    );
\save_sel[9][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \saved_pc[0]_i_2_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \save_sel[9][2]_i_7_n_0\,
      I4 => \remaining[2]_i_3_n_0\,
      I5 => \remaining[2]_i_7_n_0\,
      O => \save_sel[9][1]_i_10_n_0\
    );
\save_sel[9][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660700E700E6008"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[9][1]_i_2_n_0\
    );
\save_sel[9][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \save_sel[9][1]_i_6_n_0\,
      I1 => items1,
      I2 => \save_sel[9][1]_i_7_n_0\,
      I3 => \save_sel[9][0]_i_6_n_0\,
      O => \save_sel[9][1]_i_3_n_0\
    );
\save_sel[9][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \save_sel[9][1]_i_7_n_0\,
      I1 => items1,
      I2 => \save_sel[9][1]_i_8_n_0\,
      I3 => save_branch_double3_out,
      I4 => \save_sel[9][1]_i_9_n_0\,
      I5 => \save_sel[9][1]_i_10_n_0\,
      O => \save_sel[9][1]_i_4_n_0\
    );
\save_sel[9][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600860086008"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I1 => remaining(2),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I5 => remaining(0),
      O => \save_sel[9][1]_i_5_n_0\
    );
\save_sel[9][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028280028000080"
    )
        port map (
      I0 => \save_sel[10][2]_i_4_n_0\,
      I1 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I2 => remaining(2),
      I3 => \remaining[2]_i_6_n_0\,
      I4 => remaining(1),
      I5 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      O => \save_sel[9][1]_i_6_n_0\
    );
\save_sel[9][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[11][2]_i_5_n_0\,
      I2 => \save_sel[10][2]_i_4_n_0\,
      I3 => \save_sel[10][0]_i_5_n_0\,
      O => \save_sel[9][1]_i_7_n_0\
    );
\save_sel[9][1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \remaining[2]_i_3_n_0\,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_9_n_0\,
      I3 => \remaining[2]_i_7_n_0\,
      I4 => \save_sel[9][0]_i_6_n_0\,
      O => \save_sel[9][1]_i_8_n_0\
    );
\save_sel[9][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => \save_sel[9][1]_i_6_n_0\,
      I1 => save_branch,
      I2 => \^save_sel_reg[0][0]_0\,
      I3 => p_56_in,
      I4 => \save_sel[9][0]_i_6_n_0\,
      I5 => \saved_pc[0]_i_2_n_0\,
      O => \save_sel[9][1]_i_9_n_0\
    );
\save_sel[9][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \save_sel[9][2]_i_2_n_0\,
      I1 => \save_sel[9][2]_i_3_n_0\,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \save_sel[9][2]_i_4_n_0\,
      O => \save_sel[9][2]_i_1_n_0\
    );
\save_sel[9][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \save_sel[2][2]_i_3_n_0\,
      I1 => \save_sel[10][0]_i_5_n_0\,
      I2 => \save_sel[9][0]_i_5_n_0\,
      I3 => \save_sel[11][2]_i_5_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      O => \save_sel[9][2]_i_2_n_0\
    );
\save_sel[9][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5B0B1B0A0"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => \save_sel[9][0]_i_6_n_0\,
      I3 => \saved_pc[0]_i_2_n_0\,
      I4 => \save_sel[9][2]_i_5_n_0\,
      I5 => \save_sel[9][2]_i_6_n_0\,
      O => \save_sel[9][2]_i_3_n_0\
    );
\save_sel[9][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077E077EE000"
    )
        port map (
      I0 => remaining(0),
      I1 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => remaining(2),
      I5 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      O => \save_sel[9][2]_i_4_n_0\
    );
\save_sel[9][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => p_56_in,
      I1 => \save_sel[9][0]_i_6_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \remaining[2]_i_9_n_0\,
      I4 => \save_sel[10][2]_i_4_n_0\,
      I5 => \remaining[2]_i_3_n_0\,
      O => \save_sel[9][2]_i_5_n_0\
    );
\save_sel[9][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => save_branch_double3_out,
      I1 => \save_sel[10][2]_i_4_n_0\,
      I2 => \remaining[2]_i_7_n_0\,
      I3 => \save_sel[9][2]_i_7_n_0\,
      I4 => \remaining[2]_i_3_n_0\,
      I5 => \remaining[2]_i_9_n_0\,
      O => \save_sel[9][2]_i_6_n_0\
    );
\save_sel[9][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEE77FE77FFFFF"
    )
        port map (
      I0 => \Embedded_Trace.wraddr[0]_i_1_n_0\,
      I1 => remaining(0),
      I2 => \Embedded_Trace.wraddr[1]_i_1_n_0\,
      I3 => remaining(1),
      I4 => \Embedded_Trace.wraddr[2]_i_1_n_0\,
      I5 => remaining(2),
      O => \save_sel[9][2]_i_7_n_0\
    );
\save_sel_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[0][0]_i_1_n_0\,
      Q => \save_sel_reg[0]_35\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[0]_37\(1),
      Q => \save_sel_reg[0]_35\(1),
      R => '0'
    );
\save_sel_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[0][2]_i_1_n_0\,
      Q => \save_sel_reg[0]_35\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[10][0]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[10][0]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[10][1]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[10][1]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[10][2]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[10][2]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[11][0]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[11][0]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[11][1]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[11][1]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[11][2]_i_2_n_0\,
      Q => \save_sel_reg_n_0_[11][2]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[1][0]_i_1_n_0\,
      Q => \save_sel_reg[1]_34\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[1][1]_i_1_n_0\,
      Q => \save_sel_reg[1]_34\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[1][2]_i_1_n_0\,
      Q => \save_sel_reg[1]_34\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[2][0]_i_1_n_0\,
      Q => \save_sel_reg[2]_33\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[2][1]_i_1_n_0\,
      Q => \save_sel_reg[2]_33\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[2][2]_i_1_n_0\,
      Q => \save_sel_reg[2]_33\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[3][0]_i_1_n_0\,
      Q => \save_sel_reg[3]_32\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[3][1]_i_1_n_0\,
      Q => \save_sel_reg[3]_32\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[3][2]_i_1_n_0\,
      Q => \save_sel_reg[3]_32\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[4][0]_i_1_n_0\,
      Q => \save_sel_reg[4]_31\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[4][1]_i_1_n_0\,
      Q => \save_sel_reg[4]_31\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[4][2]_i_1_n_0\,
      Q => \save_sel_reg[4]_31\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[5][0]_i_1_n_0\,
      Q => \save_sel_reg[5]_30\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[5][1]_i_1_n_0\,
      Q => \save_sel_reg[5]_30\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[5][2]_i_1_n_0\,
      Q => \save_sel_reg[5]_30\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[6][0]_i_1_n_0\,
      Q => \save_sel_reg[6]_29\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[6][1]_i_1_n_0\,
      Q => \save_sel_reg[6]_29\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[6][2]_i_1_n_0\,
      Q => \save_sel_reg[6]_29\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[7][0]_i_2_n_0\,
      Q => \save_sel_reg[7]_28\(0),
      R => \save_sel[7][0]_i_1_n_0\
    );
\save_sel_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[7][1]_i_1_n_0\,
      Q => \save_sel_reg[7]_28\(1),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[7][2]_i_1_n_0\,
      Q => \save_sel_reg[7]_28\(2),
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[8][0]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[8][0]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[8][1]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[8][1]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[8][2]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[8][2]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[9][0]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[9][0]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[9][1]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[9][1]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\save_sel_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \save_sel[9][2]_i_1_n_0\,
      Q => \save_sel_reg_n_0_[9][2]\,
      R => \save_sel[11][2]_i_1_n_0\
    );
\saved_load_get[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^performace_debug_control.ex_dbg_hit_reg[0]\(2),
      I1 => \wb_instr_reg[2]\,
      O => \saved_load_get_reg[31]_0\
    );
\saved_load_get_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(107),
      Q => \saved_load_get_reg_n_0_[0]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(97),
      Q => \saved_load_get_reg_n_0_[10]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(96),
      Q => \saved_load_get_reg_n_0_[11]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(95),
      Q => \saved_load_get_reg_n_0_[12]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(94),
      Q => \saved_load_get_reg_n_0_[13]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(93),
      Q => \saved_load_get_reg_n_0_[14]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(92),
      Q => data5,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(91),
      Q => \saved_load_get_reg_n_0_[16]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(90),
      Q => \saved_load_get_reg_n_0_[17]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(89),
      Q => \saved_load_get_reg_n_0_[18]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(88),
      Q => \saved_load_get_reg_n_0_[19]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(106),
      Q => \saved_load_get_reg_n_0_[1]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(87),
      Q => \saved_load_get_reg_n_0_[20]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(86),
      Q => \saved_load_get_reg_n_0_[21]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(85),
      Q => \saved_load_get_reg_n_0_[22]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(84),
      Q => \saved_load_get_reg_n_0_[23]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(83),
      Q => \saved_load_get_reg_n_0_[24]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(82),
      Q => \saved_load_get_reg_n_0_[25]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(81),
      Q => \saved_load_get_reg_n_0_[26]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(80),
      Q => \saved_load_get_reg_n_0_[27]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(79),
      Q => \saved_load_get_reg_n_0_[28]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(78),
      Q => \saved_load_get_reg_n_0_[29]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(105),
      Q => \saved_load_get_reg_n_0_[2]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(77),
      Q => data6,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(76),
      Q => \saved_load_get_reg_n_0_[31]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(104),
      Q => \saved_load_get_reg_n_0_[3]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(103),
      Q => \saved_load_get_reg_n_0_[4]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(102),
      Q => \saved_load_get_reg_n_0_[5]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(101),
      Q => \saved_load_get_reg_n_0_[6]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(100),
      Q => \saved_load_get_reg_n_0_[7]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(99),
      Q => \saved_load_get_reg_n_0_[8]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_load_get_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => E(0),
      D => \wb_instr_reg[0]\(98),
      Q => \saved_load_get_reg_n_0_[9]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => \^serial_dbg_intf.stopped_i_reg_0\,
      I1 => sync_reset,
      I2 => compression_ctrl(0),
      I3 => compression_ctrl(1),
      O => \saved_pc[0]_i_1_n_0\
    );
\saved_pc[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^saved_pc_reg[31]_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => save_pc_next_reg_n_0,
      O => \saved_pc[0]_i_2_n_0\
    );
\saved_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(148),
      Q => \saved_pc_reg_n_0_[0]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(138),
      Q => \saved_pc_reg_n_0_[10]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(137),
      Q => \saved_pc_reg_n_0_[11]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(136),
      Q => \saved_pc_reg_n_0_[12]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(135),
      Q => \saved_pc_reg_n_0_[13]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(134),
      Q => \saved_pc_reg_n_0_[14]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(133),
      Q => data3,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(132),
      Q => \saved_pc_reg_n_0_[16]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(131),
      Q => \saved_pc_reg_n_0_[17]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(130),
      Q => \saved_pc_reg_n_0_[18]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(129),
      Q => \saved_pc_reg_n_0_[19]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(147),
      Q => \saved_pc_reg_n_0_[1]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(128),
      Q => \saved_pc_reg_n_0_[20]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(127),
      Q => \saved_pc_reg_n_0_[21]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(126),
      Q => \saved_pc_reg_n_0_[22]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(125),
      Q => \saved_pc_reg_n_0_[23]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(124),
      Q => \saved_pc_reg_n_0_[24]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(123),
      Q => \saved_pc_reg_n_0_[25]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(122),
      Q => \saved_pc_reg_n_0_[26]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(121),
      Q => \saved_pc_reg_n_0_[27]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(120),
      Q => \saved_pc_reg_n_0_[28]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(119),
      Q => \saved_pc_reg_n_0_[29]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(146),
      Q => \saved_pc_reg_n_0_[2]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(118),
      Q => data4,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(117),
      Q => \saved_pc_reg_n_0_[31]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(145),
      Q => \saved_pc_reg_n_0_[3]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(144),
      Q => \saved_pc_reg_n_0_[4]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(143),
      Q => \saved_pc_reg_n_0_[5]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(142),
      Q => \saved_pc_reg_n_0_[6]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(141),
      Q => \saved_pc_reg_n_0_[7]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(140),
      Q => \saved_pc_reg_n_0_[8]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\saved_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \saved_pc[0]_i_2_n_0\,
      D => \wb_instr_reg[0]\(139),
      Q => \saved_pc_reg_n_0_[9]\,
      R => \saved_pc[0]_i_1_n_0\
    );
\status_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(0),
      Q => status_count(0),
      R => sync_reset
    );
\status_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(10),
      Q => status_count(10),
      R => sync_reset
    );
\status_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(11),
      Q => status_count(11),
      R => sync_reset
    );
\status_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(1),
      Q => status_count(1),
      R => sync_reset
    );
\status_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(2),
      Q => status_count(2),
      R => sync_reset
    );
\status_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg\(3),
      Q => status_count(3),
      R => sync_reset
    );
\status_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg\(4),
      Q => status_count(4),
      R => sync_reset
    );
\status_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg\(5),
      Q => status_count(5),
      R => sync_reset
    );
\status_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(6),
      Q => status_count(6),
      R => sync_reset
    );
\status_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(7),
      Q => status_count(7),
      R => sync_reset
    );
\status_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(8),
      Q => status_count(8),
      R => sync_reset
    );
\status_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \Embedded_Trace.trace_count_reg__0\(9),
      Q => status_count(9),
      R => sync_reset
    );
\trace_din_all[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C3C0B08"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[1]\,
      I1 => \save_sel_reg[0]_35\(0),
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \trace_din_all_reg_n_0_[144]\,
      I4 => \save_sel_reg[0]_35\(2),
      O => p_1_out(215)
    );
\trace_din_all[100]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[8]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[100]_i_4_n_0\,
      O => \trace_din_all[100]_i_2_n_0\
    );
\trace_din_all[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[100]_i_3_n_0\
    );
\trace_din_all[100]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(160),
      I3 => \wb_instr_reg[0]\(50),
      O => \trace_din_all[100]_i_4_n_0\
    );
\trace_din_all[101]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[9]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[101]_i_4_n_0\,
      O => \trace_din_all[101]_i_2_n_0\
    );
\trace_din_all[101]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[101]_i_3_n_0\
    );
\trace_din_all[101]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(159),
      I3 => \wb_instr_reg[0]\(49),
      O => \trace_din_all[101]_i_4_n_0\
    );
\trace_din_all[102]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[10]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[102]_i_4_n_0\,
      O => \trace_din_all[102]_i_2_n_0\
    );
\trace_din_all[102]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[102]_i_3_n_0\
    );
\trace_din_all[102]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(158),
      I3 => \wb_instr_reg[0]\(48),
      O => \trace_din_all[102]_i_4_n_0\
    );
\trace_din_all[103]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[11]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[103]_i_4_n_0\,
      O => \trace_din_all[103]_i_2_n_0\
    );
\trace_din_all[103]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[103]_i_3_n_0\
    );
\trace_din_all[103]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(157),
      I3 => \wb_instr_reg[0]\(47),
      O => \trace_din_all[103]_i_4_n_0\
    );
\trace_din_all[104]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[12]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[104]_i_4_n_0\,
      O => \trace_din_all[104]_i_2_n_0\
    );
\trace_din_all[104]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[104]_i_3_n_0\
    );
\trace_din_all[104]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(156),
      I3 => \wb_instr_reg[0]\(46),
      O => \trace_din_all[104]_i_4_n_0\
    );
\trace_din_all[105]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[13]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[105]_i_4_n_0\,
      O => \trace_din_all[105]_i_2_n_0\
    );
\trace_din_all[105]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[105]_i_3_n_0\
    );
\trace_din_all[105]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(155),
      I3 => \wb_instr_reg[0]\(45),
      O => \trace_din_all[105]_i_4_n_0\
    );
\trace_din_all[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => data2,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[106]_i_4_n_0\,
      O => \trace_din_all[106]_i_2_n_0\
    );
\trace_din_all[106]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => data4,
      O => \trace_din_all[106]_i_3_n_0\
    );
\trace_din_all[106]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(154),
      I3 => \wb_instr_reg[0]\(44),
      O => \trace_din_all[106]_i_4_n_0\
    );
\trace_din_all[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data3,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[15]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[107]_i_4_n_0\,
      O => \trace_din_all[107]_i_2_n_0\
    );
\trace_din_all[107]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[5]_30\(1),
      I2 => data5,
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[107]_i_3_n_0\
    );
\trace_din_all[107]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(153),
      I3 => \wb_instr_reg[0]\(43),
      O => \trace_din_all[107]_i_4_n_0\
    );
\trace_din_all[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00ACFF000000"
    )
        port map (
      I0 => \wb_instr_reg[0]\(42),
      I1 => \wb_instr_reg[0]\(152),
      I2 => \wb_instr_reg[0]\(2),
      I3 => \save_sel_reg[6]_29\(1),
      I4 => \save_sel_reg[6]_29\(2),
      I5 => \save_sel_reg[6]_29\(0),
      O => p_1_out(107)
    );
\trace_din_all[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000FFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(41),
      I1 => \wb_instr_reg[0]\(151),
      I2 => \wb_instr_reg[0]\(2),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \save_sel_reg[6]_29\(2),
      I5 => \save_sel_reg[6]_29\(1),
      O => p_1_out(106)
    );
\trace_din_all[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \branch_data_reg_n_0_[8]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(12),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[154]\,
      O => \trace_din_all[10]_i_2_n_0\
    );
\trace_din_all[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[10]_i_3_n_0\
    );
\trace_din_all[110]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \save_sel_reg[6]_29\(0),
      I2 => \branch_data_reg_n_0_[0]\,
      I3 => \save_sel_reg[6]_29\(1),
      I4 => \trace_din_all[110]_i_4_n_0\,
      O => \trace_din_all[110]_i_2_n_0\
    );
\trace_din_all[110]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[110]_i_3_n_0\
    );
\trace_din_all[110]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[6]_29\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(150),
      I3 => \wb_instr_reg[0]\(40),
      O => \trace_din_all[110]_i_4_n_0\
    );
\trace_din_all[111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \save_sel_reg[6]_29\(0),
      I2 => \branch_data_reg_n_0_[1]\,
      I3 => \save_sel_reg[6]_29\(1),
      I4 => \trace_din_all[111]_i_4_n_0\,
      O => \trace_din_all[111]_i_2_n_0\
    );
\trace_din_all[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[111]_i_3_n_0\
    );
\trace_din_all[111]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[6]_29\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(149),
      I3 => \wb_instr_reg[0]\(39),
      O => \trace_din_all[111]_i_4_n_0\
    );
\trace_din_all[112]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \branch_data_reg_n_0_[2]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(148),
      O => \trace_din_all[112]_i_2_n_0\
    );
\trace_din_all[112]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[112]_i_3_n_0\
    );
\trace_din_all[113]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \branch_data_reg_n_0_[3]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(147),
      O => \trace_din_all[113]_i_2_n_0\
    );
\trace_din_all[113]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[113]_i_3_n_0\
    );
\trace_din_all[114]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \branch_data_reg_n_0_[4]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(146),
      O => \trace_din_all[114]_i_2_n_0\
    );
\trace_din_all[114]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[114]_i_3_n_0\
    );
\trace_din_all[115]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \branch_data_reg_n_0_[5]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(145),
      O => \trace_din_all[115]_i_2_n_0\
    );
\trace_din_all[115]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[115]_i_3_n_0\
    );
\trace_din_all[116]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \branch_data_reg_n_0_[6]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(144),
      O => \trace_din_all[116]_i_2_n_0\
    );
\trace_din_all[116]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[116]_i_3_n_0\
    );
\trace_din_all[117]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \branch_data_reg_n_0_[7]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(143),
      O => \trace_din_all[117]_i_2_n_0\
    );
\trace_din_all[117]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[117]_i_3_n_0\
    );
\trace_din_all[118]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \branch_data_reg_n_0_[8]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(142),
      O => \trace_din_all[118]_i_2_n_0\
    );
\trace_din_all[118]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[6]_29\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[118]_i_3_n_0\
    );
\trace_din_all[119]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \branch_data_reg_n_0_[9]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(141),
      O => \trace_din_all[119]_i_2_n_0\
    );
\trace_din_all[119]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[119]_i_3_n_0\
    );
\trace_din_all[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \branch_data_reg_n_0_[9]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(11),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[155]\,
      O => \trace_din_all[11]_i_2_n_0\
    );
\trace_din_all[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[11]_i_3_n_0\
    );
\trace_din_all[120]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \branch_data_reg_n_0_[10]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(140),
      O => \trace_din_all[120]_i_2_n_0\
    );
\trace_din_all[120]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[120]_i_3_n_0\
    );
\trace_din_all[121]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \branch_data_reg_n_0_[11]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(139),
      O => \trace_din_all[121]_i_2_n_0\
    );
\trace_din_all[121]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[121]_i_3_n_0\
    );
\trace_din_all[122]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \branch_data_reg_n_0_[12]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(138),
      O => \trace_din_all[122]_i_2_n_0\
    );
\trace_din_all[122]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[122]_i_3_n_0\
    );
\trace_din_all[123]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \branch_data_reg_n_0_[13]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(137),
      O => \trace_din_all[123]_i_2_n_0\
    );
\trace_din_all[123]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[123]_i_3_n_0\
    );
\trace_din_all[124]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => data2,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(136),
      O => \trace_din_all[124]_i_2_n_0\
    );
\trace_din_all[124]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => data4,
      O => \trace_din_all[124]_i_3_n_0\
    );
\trace_din_all[125]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data3,
      I1 => \branch_data_reg_n_0_[15]\,
      I2 => \save_sel_reg[6]_29\(1),
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \wb_instr_reg[0]\(135),
      O => \trace_din_all[125]_i_2_n_0\
    );
\trace_din_all[125]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[6]_29\(1),
      I2 => data5,
      I3 => \save_sel_reg[6]_29\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[125]_i_3_n_0\
    );
\trace_din_all[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32C0"
    )
        port map (
      I0 => \wb_instr_reg[0]\(134),
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \save_sel_reg[7]_28\(2),
      I3 => \save_sel_reg[7]_28\(0),
      O => p_1_out(89)
    );
\trace_din_all[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C38"
    )
        port map (
      I0 => \wb_instr_reg[0]\(133),
      I1 => \save_sel_reg[7]_28\(0),
      I2 => \save_sel_reg[7]_28\(2),
      I3 => \save_sel_reg[7]_28\(1),
      O => p_1_out(88)
    );
\trace_din_all[128]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \branch_data_reg_n_0_[0]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(132),
      O => \trace_din_all[128]_i_2_n_0\
    );
\trace_din_all[128]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[128]_i_3_n_0\
    );
\trace_din_all[129]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \branch_data_reg_n_0_[1]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(131),
      O => \trace_din_all[129]_i_2_n_0\
    );
\trace_din_all[129]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[129]_i_3_n_0\
    );
\trace_din_all[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \branch_data_reg_n_0_[10]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(10),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[156]\,
      O => \trace_din_all[12]_i_2_n_0\
    );
\trace_din_all[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[12]_i_3_n_0\
    );
\trace_din_all[130]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \branch_data_reg_n_0_[2]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(130),
      O => \trace_din_all[130]_i_2_n_0\
    );
\trace_din_all[130]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[130]_i_3_n_0\
    );
\trace_din_all[131]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \branch_data_reg_n_0_[3]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(129),
      O => \trace_din_all[131]_i_2_n_0\
    );
\trace_din_all[131]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[131]_i_3_n_0\
    );
\trace_din_all[132]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \branch_data_reg_n_0_[4]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(128),
      O => \trace_din_all[132]_i_2_n_0\
    );
\trace_din_all[132]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[132]_i_3_n_0\
    );
\trace_din_all[133]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \branch_data_reg_n_0_[5]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(127),
      O => \trace_din_all[133]_i_2_n_0\
    );
\trace_din_all[133]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[133]_i_3_n_0\
    );
\trace_din_all[134]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \branch_data_reg_n_0_[6]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(126),
      O => \trace_din_all[134]_i_2_n_0\
    );
\trace_din_all[134]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[134]_i_3_n_0\
    );
\trace_din_all[135]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \branch_data_reg_n_0_[7]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(125),
      O => \trace_din_all[135]_i_2_n_0\
    );
\trace_din_all[135]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[135]_i_3_n_0\
    );
\trace_din_all[136]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \branch_data_reg_n_0_[8]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(124),
      O => \trace_din_all[136]_i_2_n_0\
    );
\trace_din_all[136]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[7]_28\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[136]_i_3_n_0\
    );
\trace_din_all[137]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \branch_data_reg_n_0_[9]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(123),
      O => \trace_din_all[137]_i_2_n_0\
    );
\trace_din_all[137]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[137]_i_3_n_0\
    );
\trace_din_all[138]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \branch_data_reg_n_0_[10]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(122),
      O => \trace_din_all[138]_i_2_n_0\
    );
\trace_din_all[138]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[138]_i_3_n_0\
    );
\trace_din_all[139]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \branch_data_reg_n_0_[11]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(121),
      O => \trace_din_all[139]_i_2_n_0\
    );
\trace_din_all[139]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[139]_i_3_n_0\
    );
\trace_din_all[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \branch_data_reg_n_0_[11]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(9),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[157]\,
      O => \trace_din_all[13]_i_2_n_0\
    );
\trace_din_all[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[13]_i_3_n_0\
    );
\trace_din_all[140]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \branch_data_reg_n_0_[12]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(120),
      O => \trace_din_all[140]_i_2_n_0\
    );
\trace_din_all[140]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[140]_i_3_n_0\
    );
\trace_din_all[141]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \branch_data_reg_n_0_[13]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(119),
      O => \trace_din_all[141]_i_2_n_0\
    );
\trace_din_all[141]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[141]_i_3_n_0\
    );
\trace_din_all[142]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => data2,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(118),
      O => \trace_din_all[142]_i_2_n_0\
    );
\trace_din_all[142]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => data4,
      O => \trace_din_all[142]_i_3_n_0\
    );
\trace_din_all[143]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data3,
      I1 => \branch_data_reg_n_0_[15]\,
      I2 => \save_sel_reg[7]_28\(1),
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \wb_instr_reg[0]\(117),
      O => \trace_din_all[143]_i_2_n_0\
    );
\trace_din_all[143]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[7]_28\(1),
      I2 => data5,
      I3 => \save_sel_reg[7]_28\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[143]_i_3_n_0\
    );
\trace_din_all[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][1]\,
      I1 => \save_sel_reg_n_0_[8][0]\,
      I2 => \save_sel_reg_n_0_[8][2]\,
      O => \trace_din_all[144]_i_1_n_0\
    );
\trace_din_all[144]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][1]\,
      I1 => \save_sel_reg_n_0_[8][0]\,
      I2 => \save_sel_reg_n_0_[8][2]\,
      O => \trace_din_all[144]_i_2_n_0\
    );
\trace_din_all[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"43"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \save_sel_reg_n_0_[8][0]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      O => p_1_out(70)
    );
\trace_din_all[146]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[146]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[0]\,
      O => p_1_out(69)
    );
\trace_din_all[146]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[146]_i_2_n_0\
    );
\trace_din_all[147]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[147]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[1]\,
      O => p_1_out(68)
    );
\trace_din_all[147]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[147]_i_2_n_0\
    );
\trace_din_all[148]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[148]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[2]\,
      O => p_1_out(67)
    );
\trace_din_all[148]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[148]_i_2_n_0\
    );
\trace_din_all[149]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[149]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[3]\,
      O => p_1_out(66)
    );
\trace_din_all[149]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[149]_i_2_n_0\
    );
\trace_din_all[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \branch_data_reg_n_0_[12]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(8),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[158]\,
      O => \trace_din_all[14]_i_2_n_0\
    );
\trace_din_all[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[14]_i_3_n_0\
    );
\trace_din_all[150]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[150]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[4]\,
      O => p_1_out(65)
    );
\trace_din_all[150]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[150]_i_2_n_0\
    );
\trace_din_all[151]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[151]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[5]\,
      O => p_1_out(64)
    );
\trace_din_all[151]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[151]_i_2_n_0\
    );
\trace_din_all[152]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[152]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[6]\,
      O => p_1_out(63)
    );
\trace_din_all[152]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[152]_i_2_n_0\
    );
\trace_din_all[153]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[153]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[7]\,
      O => p_1_out(62)
    );
\trace_din_all[153]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[153]_i_2_n_0\
    );
\trace_din_all[154]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[154]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[8]\,
      O => p_1_out(61)
    );
\trace_din_all[154]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[154]_i_2_n_0\
    );
\trace_din_all[155]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[155]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[9]\,
      O => p_1_out(60)
    );
\trace_din_all[155]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[25]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[25]\,
      O => \trace_din_all[155]_i_2_n_0\
    );
\trace_din_all[156]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[156]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[10]\,
      O => p_1_out(59)
    );
\trace_din_all[156]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[26]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[26]\,
      O => \trace_din_all[156]_i_2_n_0\
    );
\trace_din_all[157]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[157]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[11]\,
      O => p_1_out(58)
    );
\trace_din_all[157]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[27]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[27]\,
      O => \trace_din_all[157]_i_2_n_0\
    );
\trace_din_all[158]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[158]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[12]\,
      O => p_1_out(57)
    );
\trace_din_all[158]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[28]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[28]\,
      O => \trace_din_all[158]_i_2_n_0\
    );
\trace_din_all[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[159]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[13]\,
      O => p_1_out(56)
    );
\trace_din_all[159]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[29]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[29]\,
      O => \trace_din_all[159]_i_2_n_0\
    );
\trace_din_all[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \branch_data_reg_n_0_[13]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \trace_din_all_reg_n_0_[159]\,
      I4 => \save_sel_reg[0]_35\(0),
      O => \trace_din_all[15]_i_2_n_0\
    );
\trace_din_all[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[15]_i_3_n_0\
    );
\trace_din_all[160]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[160]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => \saved_pc_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => data2,
      O => p_1_out(55)
    );
\trace_din_all[160]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => data4,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => \saved_load_get_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => data6,
      O => \trace_din_all[160]_i_2_n_0\
    );
\trace_din_all[161]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[161]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[8][2]\,
      I2 => \save_sel_reg_n_0_[8][1]\,
      I3 => data3,
      I4 => \save_sel_reg_n_0_[8][0]\,
      I5 => \branch_data_reg_n_0_[15]\,
      O => p_1_out(54)
    );
\trace_din_all[161]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[8][2]\,
      I1 => \saved_pc_reg_n_0_[31]\,
      I2 => \save_sel_reg_n_0_[8][0]\,
      I3 => data5,
      I4 => \save_sel_reg_n_0_[8][1]\,
      I5 => \saved_load_get_reg_n_0_[31]\,
      O => \trace_din_all[161]_i_2_n_0\
    );
\trace_din_all[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][1]\,
      I1 => \save_sel_reg_n_0_[9][0]\,
      I2 => \save_sel_reg_n_0_[9][2]\,
      O => \trace_din_all[162]_i_1_n_0\
    );
\trace_din_all[162]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][1]\,
      I1 => \save_sel_reg_n_0_[9][0]\,
      I2 => \save_sel_reg_n_0_[9][2]\,
      O => \trace_din_all[162]_i_2_n_0\
    );
\trace_din_all[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"43"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \save_sel_reg_n_0_[9][0]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      O => p_1_out(52)
    );
\trace_din_all[164]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[164]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[0]\,
      O => p_1_out(51)
    );
\trace_din_all[164]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[164]_i_2_n_0\
    );
\trace_din_all[165]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[165]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[1]\,
      O => p_1_out(50)
    );
\trace_din_all[165]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[165]_i_2_n_0\
    );
\trace_din_all[166]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[166]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[2]\,
      O => p_1_out(49)
    );
\trace_din_all[166]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[166]_i_2_n_0\
    );
\trace_din_all[167]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[167]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[3]\,
      O => p_1_out(48)
    );
\trace_din_all[167]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[167]_i_2_n_0\
    );
\trace_din_all[168]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[168]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[4]\,
      O => p_1_out(47)
    );
\trace_din_all[168]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[168]_i_2_n_0\
    );
\trace_din_all[169]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[169]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[5]\,
      O => p_1_out(46)
    );
\trace_din_all[169]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[169]_i_2_n_0\
    );
\trace_din_all[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => data2,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \trace_din_all_reg_n_0_[160]\,
      I4 => \save_sel_reg[0]_35\(0),
      O => \trace_din_all[16]_i_2_n_0\
    );
\trace_din_all[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => data4,
      O => \trace_din_all[16]_i_3_n_0\
    );
\trace_din_all[170]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[170]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[6]\,
      O => p_1_out(45)
    );
\trace_din_all[170]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[170]_i_2_n_0\
    );
\trace_din_all[171]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[171]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[7]\,
      O => p_1_out(44)
    );
\trace_din_all[171]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[171]_i_2_n_0\
    );
\trace_din_all[172]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[172]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[8]\,
      O => p_1_out(43)
    );
\trace_din_all[172]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[172]_i_2_n_0\
    );
\trace_din_all[173]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[173]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[9]\,
      O => p_1_out(42)
    );
\trace_din_all[173]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[25]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[25]\,
      O => \trace_din_all[173]_i_2_n_0\
    );
\trace_din_all[174]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[174]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[10]\,
      O => p_1_out(41)
    );
\trace_din_all[174]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[26]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[26]\,
      O => \trace_din_all[174]_i_2_n_0\
    );
\trace_din_all[175]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[175]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[11]\,
      O => p_1_out(40)
    );
\trace_din_all[175]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[27]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[27]\,
      O => \trace_din_all[175]_i_2_n_0\
    );
\trace_din_all[176]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[176]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[12]\,
      O => p_1_out(39)
    );
\trace_din_all[176]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[28]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[28]\,
      O => \trace_din_all[176]_i_2_n_0\
    );
\trace_din_all[177]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[177]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[13]\,
      O => p_1_out(38)
    );
\trace_din_all[177]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[29]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[29]\,
      O => \trace_din_all[177]_i_2_n_0\
    );
\trace_din_all[178]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[178]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => \saved_pc_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => data2,
      O => p_1_out(37)
    );
\trace_din_all[178]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => data4,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => \saved_load_get_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => data6,
      O => \trace_din_all[178]_i_2_n_0\
    );
\trace_din_all[179]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[179]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[9][2]\,
      I2 => \save_sel_reg_n_0_[9][1]\,
      I3 => data3,
      I4 => \save_sel_reg_n_0_[9][0]\,
      I5 => \branch_data_reg_n_0_[15]\,
      O => p_1_out(36)
    );
\trace_din_all[179]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[9][2]\,
      I1 => \saved_pc_reg_n_0_[31]\,
      I2 => \save_sel_reg_n_0_[9][0]\,
      I3 => data5,
      I4 => \save_sel_reg_n_0_[9][1]\,
      I5 => \saved_load_get_reg_n_0_[31]\,
      O => \trace_din_all[179]_i_2_n_0\
    );
\trace_din_all[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => data3,
      I1 => \branch_data_reg_n_0_[15]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \trace_din_all_reg_n_0_[161]\,
      I4 => \save_sel_reg[0]_35\(0),
      O => \trace_din_all[17]_i_2_n_0\
    );
\trace_din_all[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[0]_35\(1),
      I2 => data5,
      I3 => \save_sel_reg[0]_35\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[17]_i_3_n_0\
    );
\trace_din_all[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][1]\,
      I1 => \save_sel_reg_n_0_[10][0]\,
      I2 => \save_sel_reg_n_0_[10][2]\,
      O => \trace_din_all[180]_i_1_n_0\
    );
\trace_din_all[180]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][1]\,
      I1 => \save_sel_reg_n_0_[10][0]\,
      I2 => \save_sel_reg_n_0_[10][2]\,
      O => \trace_din_all[180]_i_2_n_0\
    );
\trace_din_all[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"43"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \save_sel_reg_n_0_[10][0]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      O => p_1_out(34)
    );
\trace_din_all[182]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[182]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[0]\,
      O => p_1_out(33)
    );
\trace_din_all[182]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[182]_i_2_n_0\
    );
\trace_din_all[183]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[183]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[1]\,
      O => p_1_out(32)
    );
\trace_din_all[183]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[183]_i_2_n_0\
    );
\trace_din_all[184]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[184]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[2]\,
      O => p_1_out(31)
    );
\trace_din_all[184]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[184]_i_2_n_0\
    );
\trace_din_all[185]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[185]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[3]\,
      O => p_1_out(30)
    );
\trace_din_all[185]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[185]_i_2_n_0\
    );
\trace_din_all[186]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[186]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[4]\,
      O => p_1_out(29)
    );
\trace_din_all[186]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[186]_i_2_n_0\
    );
\trace_din_all[187]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[187]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[5]\,
      O => p_1_out(28)
    );
\trace_din_all[187]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[187]_i_2_n_0\
    );
\trace_din_all[188]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[188]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[6]\,
      O => p_1_out(27)
    );
\trace_din_all[188]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[188]_i_2_n_0\
    );
\trace_din_all[189]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[189]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[7]\,
      O => p_1_out(26)
    );
\trace_din_all[189]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[189]_i_2_n_0\
    );
\trace_din_all[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6610"
    )
        port map (
      I0 => \save_sel_reg[1]_34\(0),
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \trace_din_all_reg_n_0_[162]\,
      I3 => \save_sel_reg[1]_34\(2),
      O => p_1_out(197)
    );
\trace_din_all[190]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[190]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[8]\,
      O => p_1_out(25)
    );
\trace_din_all[190]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[190]_i_2_n_0\
    );
\trace_din_all[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[191]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[9]\,
      O => p_1_out(24)
    );
\trace_din_all[191]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[25]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[25]\,
      O => \trace_din_all[191]_i_2_n_0\
    );
\trace_din_all[192]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[192]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[10]\,
      O => p_1_out(23)
    );
\trace_din_all[192]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[26]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[26]\,
      O => \trace_din_all[192]_i_2_n_0\
    );
\trace_din_all[193]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[193]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[11]\,
      O => p_1_out(22)
    );
\trace_din_all[193]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[27]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[27]\,
      O => \trace_din_all[193]_i_2_n_0\
    );
\trace_din_all[194]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[194]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[12]\,
      O => p_1_out(21)
    );
\trace_din_all[194]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[28]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[28]\,
      O => \trace_din_all[194]_i_2_n_0\
    );
\trace_din_all[195]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[195]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[13]\,
      O => p_1_out(20)
    );
\trace_din_all[195]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[29]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[29]\,
      O => \trace_din_all[195]_i_2_n_0\
    );
\trace_din_all[196]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[196]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => \saved_pc_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => data2,
      O => p_1_out(19)
    );
\trace_din_all[196]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => data4,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => \saved_load_get_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => data6,
      O => \trace_din_all[196]_i_2_n_0\
    );
\trace_din_all[197]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[197]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[10][2]\,
      I2 => \save_sel_reg_n_0_[10][1]\,
      I3 => data3,
      I4 => \save_sel_reg_n_0_[10][0]\,
      I5 => \branch_data_reg_n_0_[15]\,
      O => p_1_out(18)
    );
\trace_din_all[197]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[10][2]\,
      I1 => \saved_pc_reg_n_0_[31]\,
      I2 => \save_sel_reg_n_0_[10][0]\,
      I3 => data5,
      I4 => \save_sel_reg_n_0_[10][1]\,
      I5 => \saved_load_get_reg_n_0_[31]\,
      O => \trace_din_all[197]_i_2_n_0\
    );
\trace_din_all[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][1]\,
      I1 => \save_sel_reg_n_0_[11][0]\,
      I2 => \save_sel_reg_n_0_[11][2]\,
      O => \trace_din_all[198]_i_1_n_0\
    );
\trace_din_all[198]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][1]\,
      I1 => \save_sel_reg_n_0_[11][0]\,
      I2 => \save_sel_reg_n_0_[11][2]\,
      O => \trace_din_all[198]_i_2_n_0\
    );
\trace_din_all[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"43"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \save_sel_reg_n_0_[11][0]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      O => p_1_out(16)
    );
\trace_din_all[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2254"
    )
        port map (
      I0 => \save_sel_reg[1]_34\(0),
      I1 => \save_sel_reg[1]_34\(2),
      I2 => \trace_din_all_reg_n_0_[163]\,
      I3 => \save_sel_reg[1]_34\(1),
      O => p_1_out(196)
    );
\trace_din_all[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C3B38"
    )
        port map (
      I0 => \cycle_count_reg_n_0_[2]\,
      I1 => \save_sel_reg[0]_35\(0),
      I2 => \save_sel_reg[0]_35\(2),
      I3 => \trace_din_all_reg_n_0_[145]\,
      I4 => \save_sel_reg[0]_35\(1),
      O => p_1_out(214)
    );
\trace_din_all[200]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[200]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[0]\,
      O => p_1_out(15)
    );
\trace_din_all[200]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[200]_i_2_n_0\
    );
\trace_din_all[201]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[201]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[1]\,
      O => p_1_out(14)
    );
\trace_din_all[201]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[201]_i_2_n_0\
    );
\trace_din_all[202]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[202]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[2]\,
      O => p_1_out(13)
    );
\trace_din_all[202]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[202]_i_2_n_0\
    );
\trace_din_all[203]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[203]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[3]\,
      O => p_1_out(12)
    );
\trace_din_all[203]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[203]_i_2_n_0\
    );
\trace_din_all[204]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[204]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[4]\,
      O => p_1_out(11)
    );
\trace_din_all[204]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[204]_i_2_n_0\
    );
\trace_din_all[205]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[205]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[5]\,
      O => p_1_out(10)
    );
\trace_din_all[205]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[205]_i_2_n_0\
    );
\trace_din_all[206]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[206]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[6]\,
      O => p_1_out(9)
    );
\trace_din_all[206]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[206]_i_2_n_0\
    );
\trace_din_all[207]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[207]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[7]\,
      O => p_1_out(8)
    );
\trace_din_all[207]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[207]_i_2_n_0\
    );
\trace_din_all[208]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \trace_din_all[208]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[8]\,
      O => p_1_out(7)
    );
\trace_din_all[208]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[208]_i_2_n_0\
    );
\trace_din_all[209]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[209]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[9]\,
      O => p_1_out(6)
    );
\trace_din_all[209]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[25]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[9]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[25]\,
      O => \trace_din_all[209]_i_2_n_0\
    );
\trace_din_all[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \branch_data_reg_n_0_[0]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[164]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[20]_i_2_n_0\
    );
\trace_din_all[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[20]_i_3_n_0\
    );
\trace_din_all[210]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[210]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[10]\,
      O => p_1_out(5)
    );
\trace_din_all[210]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[26]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[10]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[26]\,
      O => \trace_din_all[210]_i_2_n_0\
    );
\trace_din_all[211]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[211]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[11]\,
      O => p_1_out(4)
    );
\trace_din_all[211]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[27]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[11]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[27]\,
      O => \trace_din_all[211]_i_2_n_0\
    );
\trace_din_all[212]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[212]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[12]\,
      O => p_1_out(3)
    );
\trace_din_all[212]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[28]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[12]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[28]\,
      O => \trace_din_all[212]_i_2_n_0\
    );
\trace_din_all[213]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[213]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[13]\,
      O => p_1_out(2)
    );
\trace_din_all[213]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[29]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[13]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[29]\,
      O => \trace_din_all[213]_i_2_n_0\
    );
\trace_din_all[214]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[214]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => \saved_pc_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => data2,
      O => p_1_out(1)
    );
\trace_din_all[214]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => data4,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => \saved_load_get_reg_n_0_[14]\,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => data6,
      O => \trace_din_all[214]_i_2_n_0\
    );
\trace_din_all[215]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \trace_din_all[215]_i_2_n_0\,
      I1 => \save_sel_reg_n_0_[11][2]\,
      I2 => \save_sel_reg_n_0_[11][1]\,
      I3 => data3,
      I4 => \save_sel_reg_n_0_[11][0]\,
      I5 => \branch_data_reg_n_0_[15]\,
      O => trace_din_all
    );
\trace_din_all[215]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \save_sel_reg_n_0_[11][2]\,
      I1 => \saved_pc_reg_n_0_[31]\,
      I2 => \save_sel_reg_n_0_[11][0]\,
      I3 => data5,
      I4 => \save_sel_reg_n_0_[11][1]\,
      I5 => \saved_load_get_reg_n_0_[31]\,
      O => \trace_din_all[215]_i_2_n_0\
    );
\trace_din_all[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \branch_data_reg_n_0_[1]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[165]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[21]_i_2_n_0\
    );
\trace_din_all[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[21]_i_3_n_0\
    );
\trace_din_all[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \branch_data_reg_n_0_[2]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[166]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[22]_i_2_n_0\
    );
\trace_din_all[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[22]_i_3_n_0\
    );
\trace_din_all[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \branch_data_reg_n_0_[3]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[167]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[23]_i_2_n_0\
    );
\trace_din_all[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[23]_i_3_n_0\
    );
\trace_din_all[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \branch_data_reg_n_0_[4]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[168]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[24]_i_2_n_0\
    );
\trace_din_all[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[24]_i_3_n_0\
    );
\trace_din_all[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \branch_data_reg_n_0_[5]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[169]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[25]_i_2_n_0\
    );
\trace_din_all[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[25]_i_3_n_0\
    );
\trace_din_all[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \branch_data_reg_n_0_[6]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(110),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[170]\,
      O => \trace_din_all[26]_i_2_n_0\
    );
\trace_din_all[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[26]_i_3_n_0\
    );
\trace_din_all[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \branch_data_reg_n_0_[7]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(109),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[171]\,
      O => \trace_din_all[27]_i_2_n_0\
    );
\trace_din_all[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[27]_i_3_n_0\
    );
\trace_din_all[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \branch_data_reg_n_0_[8]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(108),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[172]\,
      O => \trace_din_all[28]_i_2_n_0\
    );
\trace_din_all[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[28]_i_3_n_0\
    );
\trace_din_all[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \branch_data_reg_n_0_[9]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \trace_din_all_reg_n_0_[173]\,
      I4 => \save_sel_reg[1]_34\(0),
      O => \trace_din_all[29]_i_2_n_0\
    );
\trace_din_all[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[29]_i_3_n_0\
    );
\trace_din_all[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \branch_data_reg_n_0_[0]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[3]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[146]\,
      O => \trace_din_all[2]_i_2_n_0\
    );
\trace_din_all[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[2]_i_3_n_0\
    );
\trace_din_all[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \branch_data_reg_n_0_[10]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(115),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[174]\,
      O => \trace_din_all[30]_i_2_n_0\
    );
\trace_din_all[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[30]_i_3_n_0\
    );
\trace_din_all[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \branch_data_reg_n_0_[11]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(114),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[175]\,
      O => \trace_din_all[31]_i_2_n_0\
    );
\trace_din_all[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[31]_i_3_n_0\
    );
\trace_din_all[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \branch_data_reg_n_0_[12]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(113),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[176]\,
      O => \trace_din_all[32]_i_2_n_0\
    );
\trace_din_all[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[32]_i_3_n_0\
    );
\trace_din_all[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \branch_data_reg_n_0_[13]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(112),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[177]\,
      O => \trace_din_all[33]_i_2_n_0\
    );
\trace_din_all[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[33]_i_3_n_0\
    );
\trace_din_all[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => data2,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(111),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[178]\,
      O => \trace_din_all[34]_i_2_n_0\
    );
\trace_din_all[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => data4,
      O => \trace_din_all[34]_i_3_n_0\
    );
\trace_din_all[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3,
      I1 => \branch_data_reg_n_0_[15]\,
      I2 => \save_sel_reg[1]_34\(1),
      I3 => \wb_instr_reg[0]\(116),
      I4 => \save_sel_reg[1]_34\(0),
      I5 => \trace_din_all_reg_n_0_[179]\,
      O => \trace_din_all[35]_i_2_n_0\
    );
\trace_din_all[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[1]_34\(1),
      I2 => data5,
      I3 => \save_sel_reg[1]_34\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[35]_i_3_n_0\
    );
\trace_din_all[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6610"
    )
        port map (
      I0 => \save_sel_reg[2]_33\(0),
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \trace_din_all_reg_n_0_[180]\,
      I3 => \save_sel_reg[2]_33\(2),
      O => p_1_out(179)
    );
\trace_din_all[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C3B38"
    )
        port map (
      I0 => \wb_instr_reg[0]\(74),
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \save_sel_reg[2]_33\(2),
      I3 => \trace_din_all_reg_n_0_[181]\,
      I4 => \save_sel_reg[2]_33\(1),
      O => p_1_out(178)
    );
\trace_din_all[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \branch_data_reg_n_0_[0]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \trace_din_all_reg_n_0_[182]\,
      I4 => \save_sel_reg[2]_33\(0),
      O => \trace_din_all[38]_i_2_n_0\
    );
\trace_din_all[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[38]_i_3_n_0\
    );
\trace_din_all[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \branch_data_reg_n_0_[1]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(73),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[183]\,
      O => \trace_din_all[39]_i_2_n_0\
    );
\trace_din_all[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[39]_i_3_n_0\
    );
\trace_din_all[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \branch_data_reg_n_0_[1]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[4]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[147]\,
      O => \trace_din_all[3]_i_2_n_0\
    );
\trace_din_all[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[3]_i_3_n_0\
    );
\trace_din_all[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \branch_data_reg_n_0_[2]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(72),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[184]\,
      O => \trace_din_all[40]_i_2_n_0\
    );
\trace_din_all[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[40]_i_3_n_0\
    );
\trace_din_all[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \branch_data_reg_n_0_[3]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(75),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[185]\,
      O => \trace_din_all[41]_i_2_n_0\
    );
\trace_din_all[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[41]_i_3_n_0\
    );
\trace_din_all[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \branch_data_reg_n_0_[4]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(1),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[186]\,
      O => \trace_din_all[42]_i_2_n_0\
    );
\trace_din_all[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[42]_i_3_n_0\
    );
\trace_din_all[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \branch_data_reg_n_0_[5]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[187]\,
      O => \trace_din_all[43]_i_2_n_0\
    );
\trace_din_all[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[43]_i_3_n_0\
    );
\trace_din_all[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \branch_data_reg_n_0_[6]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(6),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[188]\,
      O => \trace_din_all[44]_i_2_n_0\
    );
\trace_din_all[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[44]_i_3_n_0\
    );
\trace_din_all[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \branch_data_reg_n_0_[7]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(5),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[189]\,
      O => \trace_din_all[45]_i_2_n_0\
    );
\trace_din_all[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[45]_i_3_n_0\
    );
\trace_din_all[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \branch_data_reg_n_0_[8]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(4),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[190]\,
      O => \trace_din_all[46]_i_2_n_0\
    );
\trace_din_all[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[46]_i_3_n_0\
    );
\trace_din_all[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \branch_data_reg_n_0_[9]\,
      I2 => \save_sel_reg[2]_33\(1),
      I3 => \wb_instr_reg[0]\(3),
      I4 => \save_sel_reg[2]_33\(0),
      I5 => \trace_din_all_reg_n_0_[191]\,
      O => \trace_din_all[47]_i_2_n_0\
    );
\trace_din_all[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[47]_i_3_n_0\
    );
\trace_din_all[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \branch_data_reg_n_0_[10]\,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[48]_i_4_n_0\,
      O => \trace_din_all[48]_i_2_n_0\
    );
\trace_din_all[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[48]_i_3_n_0\
    );
\trace_din_all[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(38),
      I1 => \wb_instr_reg[0]\(107),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[192]\,
      O => \trace_din_all[48]_i_4_n_0\
    );
\trace_din_all[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \branch_data_reg_n_0_[11]\,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[49]_i_4_n_0\,
      O => \trace_din_all[49]_i_2_n_0\
    );
\trace_din_all[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[49]_i_3_n_0\
    );
\trace_din_all[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(37),
      I1 => \wb_instr_reg[0]\(106),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[193]\,
      O => \trace_din_all[49]_i_4_n_0\
    );
\trace_din_all[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \branch_data_reg_n_0_[2]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[5]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[148]\,
      O => \trace_din_all[4]_i_2_n_0\
    );
\trace_din_all[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[4]_i_3_n_0\
    );
\trace_din_all[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \branch_data_reg_n_0_[12]\,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[50]_i_4_n_0\,
      O => \trace_din_all[50]_i_2_n_0\
    );
\trace_din_all[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[50]_i_3_n_0\
    );
\trace_din_all[50]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(36),
      I1 => \wb_instr_reg[0]\(105),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[194]\,
      O => \trace_din_all[50]_i_4_n_0\
    );
\trace_din_all[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \branch_data_reg_n_0_[13]\,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[51]_i_4_n_0\,
      O => \trace_din_all[51]_i_2_n_0\
    );
\trace_din_all[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[51]_i_3_n_0\
    );
\trace_din_all[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(35),
      I1 => \wb_instr_reg[0]\(104),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[195]\,
      O => \trace_din_all[51]_i_4_n_0\
    );
\trace_din_all[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => data2,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[52]_i_4_n_0\,
      O => \trace_din_all[52]_i_2_n_0\
    );
\trace_din_all[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => data4,
      O => \trace_din_all[52]_i_3_n_0\
    );
\trace_din_all[52]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(34),
      I1 => \wb_instr_reg[0]\(103),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[196]\,
      O => \trace_din_all[52]_i_4_n_0\
    );
\trace_din_all[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data3,
      I1 => \save_sel_reg[2]_33\(0),
      I2 => \branch_data_reg_n_0_[15]\,
      I3 => \save_sel_reg[2]_33\(1),
      I4 => \trace_din_all[53]_i_4_n_0\,
      O => \trace_din_all[53]_i_2_n_0\
    );
\trace_din_all[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[2]_33\(1),
      I2 => data5,
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[53]_i_3_n_0\
    );
\trace_din_all[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(33),
      I1 => \wb_instr_reg[0]\(102),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[2]_33\(0),
      I4 => \trace_din_all_reg_n_0_[197]\,
      O => \trace_din_all[53]_i_4_n_0\
    );
\trace_din_all[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88B88"
    )
        port map (
      I0 => \trace_din_all[54]_i_2_n_0\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \trace_din_all_reg_n_0_[198]\,
      I4 => \save_sel_reg[3]_32\(2),
      O => p_1_out(161)
    );
\trace_din_all[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFA"
    )
        port map (
      I0 => \save_sel_reg[3]_32\(2),
      I1 => \wb_instr_reg[0]\(32),
      I2 => \wb_instr_reg[0]\(101),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \save_sel_reg[3]_32\(1),
      O => \trace_din_all[54]_i_2_n_0\
    );
\trace_din_all[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \trace_din_all[55]_i_2_n_0\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \save_sel_reg[3]_32\(2),
      I3 => \trace_din_all_reg_n_0_[199]\,
      I4 => \save_sel_reg[3]_32\(1),
      O => p_1_out(160)
    );
\trace_din_all[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFA"
    )
        port map (
      I0 => \save_sel_reg[3]_32\(1),
      I1 => \wb_instr_reg[0]\(31),
      I2 => \wb_instr_reg[0]\(100),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \save_sel_reg[3]_32\(2),
      O => \trace_din_all[55]_i_2_n_0\
    );
\trace_din_all[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[0]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[56]_i_4_n_0\,
      O => \trace_din_all[56]_i_2_n_0\
    );
\trace_din_all[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[56]_i_3_n_0\
    );
\trace_din_all[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(30),
      I1 => \wb_instr_reg[0]\(99),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[200]\,
      O => \trace_din_all[56]_i_4_n_0\
    );
\trace_din_all[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[1]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[57]_i_4_n_0\,
      O => \trace_din_all[57]_i_2_n_0\
    );
\trace_din_all[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[57]_i_3_n_0\
    );
\trace_din_all[57]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(29),
      I1 => \wb_instr_reg[0]\(98),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[201]\,
      O => \trace_din_all[57]_i_4_n_0\
    );
\trace_din_all[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[2]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[58]_i_4_n_0\,
      O => \trace_din_all[58]_i_2_n_0\
    );
\trace_din_all[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[58]_i_3_n_0\
    );
\trace_din_all[58]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(28),
      I1 => \wb_instr_reg[0]\(97),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[202]\,
      O => \trace_din_all[58]_i_4_n_0\
    );
\trace_din_all[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[3]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[59]_i_4_n_0\,
      O => \trace_din_all[59]_i_2_n_0\
    );
\trace_din_all[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[59]_i_3_n_0\
    );
\trace_din_all[59]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(27),
      I1 => \wb_instr_reg[0]\(96),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[203]\,
      O => \trace_din_all[59]_i_4_n_0\
    );
\trace_din_all[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \branch_data_reg_n_0_[3]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[6]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[149]\,
      O => \trace_din_all[5]_i_2_n_0\
    );
\trace_din_all[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[5]_i_3_n_0\
    );
\trace_din_all[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[4]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[60]_i_4_n_0\,
      O => \trace_din_all[60]_i_2_n_0\
    );
\trace_din_all[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[60]_i_3_n_0\
    );
\trace_din_all[60]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(26),
      I1 => \wb_instr_reg[0]\(95),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[204]\,
      O => \trace_din_all[60]_i_4_n_0\
    );
\trace_din_all[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[5]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[61]_i_4_n_0\,
      O => \trace_din_all[61]_i_2_n_0\
    );
\trace_din_all[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[61]_i_3_n_0\
    );
\trace_din_all[61]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(25),
      I1 => \wb_instr_reg[0]\(94),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[205]\,
      O => \trace_din_all[61]_i_4_n_0\
    );
\trace_din_all[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[6]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[62]_i_4_n_0\,
      O => \trace_din_all[62]_i_2_n_0\
    );
\trace_din_all[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[62]_i_3_n_0\
    );
\trace_din_all[62]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(24),
      I1 => \wb_instr_reg[0]\(93),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[206]\,
      O => \trace_din_all[62]_i_4_n_0\
    );
\trace_din_all[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[7]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[63]_i_4_n_0\,
      O => \trace_din_all[63]_i_2_n_0\
    );
\trace_din_all[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[63]_i_3_n_0\
    );
\trace_din_all[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(23),
      I1 => \wb_instr_reg[0]\(92),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[207]\,
      O => \trace_din_all[63]_i_4_n_0\
    );
\trace_din_all[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[8]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[64]_i_4_n_0\,
      O => \trace_din_all[64]_i_2_n_0\
    );
\trace_din_all[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[3]_32\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[3]_32\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[64]_i_3_n_0\
    );
\trace_din_all[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(22),
      I1 => \wb_instr_reg[0]\(91),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[208]\,
      O => \trace_din_all[64]_i_4_n_0\
    );
\trace_din_all[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[9]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[65]_i_4_n_0\,
      O => \trace_din_all[65]_i_2_n_0\
    );
\trace_din_all[65]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[65]_i_3_n_0\
    );
\trace_din_all[65]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(21),
      I1 => \wb_instr_reg[0]\(90),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[209]\,
      O => \trace_din_all[65]_i_4_n_0\
    );
\trace_din_all[66]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[10]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[66]_i_4_n_0\,
      O => \trace_din_all[66]_i_2_n_0\
    );
\trace_din_all[66]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[66]_i_3_n_0\
    );
\trace_din_all[66]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(20),
      I1 => \wb_instr_reg[0]\(89),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[210]\,
      O => \trace_din_all[66]_i_4_n_0\
    );
\trace_din_all[67]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[11]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[67]_i_4_n_0\,
      O => \trace_din_all[67]_i_2_n_0\
    );
\trace_din_all[67]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[67]_i_3_n_0\
    );
\trace_din_all[67]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(19),
      I1 => \wb_instr_reg[0]\(88),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[211]\,
      O => \trace_din_all[67]_i_4_n_0\
    );
\trace_din_all[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[12]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[68]_i_4_n_0\,
      O => \trace_din_all[68]_i_2_n_0\
    );
\trace_din_all[68]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[68]_i_3_n_0\
    );
\trace_din_all[68]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(18),
      I1 => \wb_instr_reg[0]\(87),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[212]\,
      O => \trace_din_all[68]_i_4_n_0\
    );
\trace_din_all[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[13]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[69]_i_4_n_0\,
      O => \trace_din_all[69]_i_2_n_0\
    );
\trace_din_all[69]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[69]_i_3_n_0\
    );
\trace_din_all[69]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(17),
      I1 => \wb_instr_reg[0]\(86),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[213]\,
      O => \trace_din_all[69]_i_4_n_0\
    );
\trace_din_all[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \branch_data_reg_n_0_[4]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[7]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[150]\,
      O => \trace_din_all[6]_i_2_n_0\
    );
\trace_din_all[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[6]_i_3_n_0\
    );
\trace_din_all[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => data2,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[70]_i_4_n_0\,
      O => \trace_din_all[70]_i_2_n_0\
    );
\trace_din_all[70]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => data4,
      O => \trace_din_all[70]_i_3_n_0\
    );
\trace_din_all[70]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(16),
      I1 => \wb_instr_reg[0]\(85),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => data0,
      O => \trace_din_all[70]_i_4_n_0\
    );
\trace_din_all[71]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data3,
      I1 => \save_sel_reg[3]_32\(0),
      I2 => \branch_data_reg_n_0_[15]\,
      I3 => \save_sel_reg[3]_32\(1),
      I4 => \trace_din_all[71]_i_4_n_0\,
      O => \trace_din_all[71]_i_2_n_0\
    );
\trace_din_all[71]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[3]_32\(1),
      I2 => data5,
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[71]_i_3_n_0\
    );
\trace_din_all[71]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(15),
      I1 => \wb_instr_reg[0]\(84),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[3]_32\(0),
      I4 => \trace_din_all_reg_n_0_[215]\,
      O => \trace_din_all[71]_i_4_n_0\
    );
\trace_din_all[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00ACFF000000"
    )
        port map (
      I0 => \wb_instr_reg[0]\(14),
      I1 => \wb_instr_reg[0]\(83),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \save_sel_reg[4]_31\(2),
      I5 => \save_sel_reg[4]_31\(0),
      O => p_1_out(143)
    );
\trace_din_all[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000FFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(13),
      I1 => \wb_instr_reg[0]\(82),
      I2 => \wb_instr_reg[0]\(0),
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \save_sel_reg[4]_31\(2),
      I5 => \save_sel_reg[4]_31\(1),
      O => p_1_out(142)
    );
\trace_din_all[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[74]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(81),
      I5 => \wb_instr_reg[0]\(12),
      O => \trace_din_all[74]_i_2_n_0\
    );
\trace_din_all[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[74]_i_3_n_0\
    );
\trace_din_all[74]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[0]\,
      O => \trace_din_all[74]_i_4_n_0\
    );
\trace_din_all[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[75]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(80),
      I5 => \wb_instr_reg[0]\(11),
      O => \trace_din_all[75]_i_2_n_0\
    );
\trace_din_all[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[75]_i_3_n_0\
    );
\trace_din_all[75]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[1]\,
      O => \trace_din_all[75]_i_4_n_0\
    );
\trace_din_all[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[76]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(79),
      I5 => \wb_instr_reg[0]\(10),
      O => \trace_din_all[76]_i_2_n_0\
    );
\trace_din_all[76]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[76]_i_3_n_0\
    );
\trace_din_all[76]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[2]\,
      O => \trace_din_all[76]_i_4_n_0\
    );
\trace_din_all[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[77]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(78),
      I5 => \wb_instr_reg[0]\(9),
      O => \trace_din_all[77]_i_2_n_0\
    );
\trace_din_all[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[77]_i_3_n_0\
    );
\trace_din_all[77]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[3]\,
      O => \trace_din_all[77]_i_4_n_0\
    );
\trace_din_all[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[78]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(77),
      I5 => \wb_instr_reg[0]\(8),
      O => \trace_din_all[78]_i_2_n_0\
    );
\trace_din_all[78]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[78]_i_3_n_0\
    );
\trace_din_all[78]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[4]\,
      O => \trace_din_all[78]_i_4_n_0\
    );
\trace_din_all[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88888B88888"
    )
        port map (
      I0 => \trace_din_all[79]_i_4_n_0\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \save_sel_reg[4]_31\(0),
      I3 => \wb_instr_reg[0]\(0),
      I4 => \wb_instr_reg[0]\(76),
      I5 => \wb_instr_reg[0]\(7),
      O => \trace_din_all[79]_i_2_n_0\
    );
\trace_din_all[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[79]_i_3_n_0\
    );
\trace_din_all[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[5]\,
      O => \trace_din_all[79]_i_4_n_0\
    );
\trace_din_all[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \branch_data_reg_n_0_[5]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[8]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[151]\,
      O => \trace_din_all[7]_i_2_n_0\
    );
\trace_din_all[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[7]_i_3_n_0\
    );
\trace_din_all[80]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[6]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[80]_i_4_n_0\,
      O => \trace_din_all[80]_i_2_n_0\
    );
\trace_din_all[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[80]_i_3_n_0\
    );
\trace_din_all[80]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(180),
      I3 => \wb_instr_reg[0]\(70),
      O => \trace_din_all[80]_i_4_n_0\
    );
\trace_din_all[81]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[7]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[81]_i_4_n_0\,
      O => \trace_din_all[81]_i_2_n_0\
    );
\trace_din_all[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[81]_i_3_n_0\
    );
\trace_din_all[81]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(179),
      I3 => \wb_instr_reg[0]\(69),
      O => \trace_din_all[81]_i_4_n_0\
    );
\trace_din_all[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[8]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[8]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[82]_i_4_n_0\,
      O => \trace_din_all[82]_i_2_n_0\
    );
\trace_din_all[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[8]\,
      I1 => \saved_load_get_reg_n_0_[24]\,
      I2 => \save_sel_reg[4]_31\(1),
      I3 => \saved_load_get_reg_n_0_[8]\,
      I4 => \save_sel_reg[4]_31\(0),
      I5 => \saved_pc_reg_n_0_[24]\,
      O => \trace_din_all[82]_i_3_n_0\
    );
\trace_din_all[82]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(178),
      I3 => \wb_instr_reg[0]\(68),
      O => \trace_din_all[82]_i_4_n_0\
    );
\trace_din_all[83]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[9]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[9]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[83]_i_4_n_0\,
      O => \trace_din_all[83]_i_2_n_0\
    );
\trace_din_all[83]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[25]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[9]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[25]\,
      O => \trace_din_all[83]_i_3_n_0\
    );
\trace_din_all[83]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(177),
      I3 => \wb_instr_reg[0]\(67),
      O => \trace_din_all[83]_i_4_n_0\
    );
\trace_din_all[84]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[10]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[10]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[84]_i_4_n_0\,
      O => \trace_din_all[84]_i_2_n_0\
    );
\trace_din_all[84]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[26]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[10]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[26]\,
      O => \trace_din_all[84]_i_3_n_0\
    );
\trace_din_all[84]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(176),
      I3 => \wb_instr_reg[0]\(66),
      O => \trace_din_all[84]_i_4_n_0\
    );
\trace_din_all[85]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[11]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[11]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[85]_i_4_n_0\,
      O => \trace_din_all[85]_i_2_n_0\
    );
\trace_din_all[85]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[27]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[11]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[27]\,
      O => \trace_din_all[85]_i_3_n_0\
    );
\trace_din_all[85]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(175),
      I3 => \wb_instr_reg[0]\(65),
      O => \trace_din_all[85]_i_4_n_0\
    );
\trace_din_all[86]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[12]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[12]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[86]_i_4_n_0\,
      O => \trace_din_all[86]_i_2_n_0\
    );
\trace_din_all[86]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[28]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[12]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[28]\,
      O => \trace_din_all[86]_i_3_n_0\
    );
\trace_din_all[86]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(174),
      I3 => \wb_instr_reg[0]\(64),
      O => \trace_din_all[86]_i_4_n_0\
    );
\trace_din_all[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[13]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[13]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[87]_i_4_n_0\,
      O => \trace_din_all[87]_i_2_n_0\
    );
\trace_din_all[87]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[29]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[13]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[29]\,
      O => \trace_din_all[87]_i_3_n_0\
    );
\trace_din_all[87]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(173),
      I3 => \wb_instr_reg[0]\(63),
      O => \trace_din_all[87]_i_4_n_0\
    );
\trace_din_all[88]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[14]\,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => data2,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[88]_i_4_n_0\,
      O => \trace_din_all[88]_i_2_n_0\
    );
\trace_din_all[88]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => \saved_load_get_reg_n_0_[14]\,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => data4,
      O => \trace_din_all[88]_i_3_n_0\
    );
\trace_din_all[88]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(172),
      I3 => \wb_instr_reg[0]\(62),
      O => \trace_din_all[88]_i_4_n_0\
    );
\trace_din_all[89]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data3,
      I1 => \save_sel_reg[4]_31\(0),
      I2 => \branch_data_reg_n_0_[15]\,
      I3 => \save_sel_reg[4]_31\(1),
      I4 => \trace_din_all[89]_i_4_n_0\,
      O => \trace_din_all[89]_i_2_n_0\
    );
\trace_din_all[89]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \saved_load_get_reg_n_0_[31]\,
      I1 => \save_sel_reg[4]_31\(1),
      I2 => data5,
      I3 => \save_sel_reg[4]_31\(0),
      I4 => \saved_pc_reg_n_0_[31]\,
      O => \trace_din_all[89]_i_3_n_0\
    );
\trace_din_all[89]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[4]_31\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(171),
      I3 => \wb_instr_reg[0]\(61),
      O => \trace_din_all[89]_i_4_n_0\
    );
\trace_din_all[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \branch_data_reg_n_0_[6]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \cycle_count_reg_n_0_[9]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[152]\,
      O => \trace_din_all[8]_i_2_n_0\
    );
\trace_din_all[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[8]_i_3_n_0\
    );
\trace_din_all[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00ACFF000000"
    )
        port map (
      I0 => \wb_instr_reg[0]\(60),
      I1 => \wb_instr_reg[0]\(170),
      I2 => \wb_instr_reg[0]\(2),
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \save_sel_reg[5]_30\(2),
      I5 => \save_sel_reg[5]_30\(0),
      O => p_1_out(125)
    );
\trace_din_all[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0000FFAC00"
    )
        port map (
      I0 => \wb_instr_reg[0]\(59),
      I1 => \wb_instr_reg[0]\(169),
      I2 => \wb_instr_reg[0]\(2),
      I3 => \save_sel_reg[5]_30\(0),
      I4 => \save_sel_reg[5]_30\(2),
      I5 => \save_sel_reg[5]_30\(1),
      O => p_1_out(124)
    );
\trace_din_all[92]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[0]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[0]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[92]_i_4_n_0\,
      O => \trace_din_all[92]_i_2_n_0\
    );
\trace_din_all[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[0]\,
      I1 => \saved_load_get_reg_n_0_[16]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[0]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[16]\,
      O => \trace_din_all[92]_i_3_n_0\
    );
\trace_din_all[92]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(168),
      I3 => \wb_instr_reg[0]\(58),
      O => \trace_din_all[92]_i_4_n_0\
    );
\trace_din_all[93]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[1]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[1]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[93]_i_4_n_0\,
      O => \trace_din_all[93]_i_2_n_0\
    );
\trace_din_all[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[1]\,
      I1 => \saved_load_get_reg_n_0_[17]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[1]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[17]\,
      O => \trace_din_all[93]_i_3_n_0\
    );
\trace_din_all[93]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(167),
      I3 => \wb_instr_reg[0]\(57),
      O => \trace_din_all[93]_i_4_n_0\
    );
\trace_din_all[94]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[2]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[2]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[94]_i_4_n_0\,
      O => \trace_din_all[94]_i_2_n_0\
    );
\trace_din_all[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[2]\,
      I1 => \saved_load_get_reg_n_0_[18]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[2]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[18]\,
      O => \trace_din_all[94]_i_3_n_0\
    );
\trace_din_all[94]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(166),
      I3 => \wb_instr_reg[0]\(56),
      O => \trace_din_all[94]_i_4_n_0\
    );
\trace_din_all[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[3]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[3]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[95]_i_4_n_0\,
      O => \trace_din_all[95]_i_2_n_0\
    );
\trace_din_all[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[3]\,
      I1 => \saved_load_get_reg_n_0_[19]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[3]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[19]\,
      O => \trace_din_all[95]_i_3_n_0\
    );
\trace_din_all[95]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(165),
      I3 => \wb_instr_reg[0]\(55),
      O => \trace_din_all[95]_i_4_n_0\
    );
\trace_din_all[96]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[4]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[4]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[96]_i_4_n_0\,
      O => \trace_din_all[96]_i_2_n_0\
    );
\trace_din_all[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[4]\,
      I1 => \saved_load_get_reg_n_0_[20]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[4]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[20]\,
      O => \trace_din_all[96]_i_3_n_0\
    );
\trace_din_all[96]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(164),
      I3 => \wb_instr_reg[0]\(54),
      O => \trace_din_all[96]_i_4_n_0\
    );
\trace_din_all[97]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[5]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[5]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[97]_i_4_n_0\,
      O => \trace_din_all[97]_i_2_n_0\
    );
\trace_din_all[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[5]\,
      I1 => \saved_load_get_reg_n_0_[21]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[5]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[21]\,
      O => \trace_din_all[97]_i_3_n_0\
    );
\trace_din_all[97]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(163),
      I3 => \wb_instr_reg[0]\(53),
      O => \trace_din_all[97]_i_4_n_0\
    );
\trace_din_all[98]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[6]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[6]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[98]_i_4_n_0\,
      O => \trace_din_all[98]_i_2_n_0\
    );
\trace_din_all[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \branch_data_first_reg_n_0_[6]\,
      I1 => \saved_load_get_reg_n_0_[22]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[6]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[22]\,
      O => \trace_din_all[98]_i_3_n_0\
    );
\trace_din_all[98]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(162),
      I3 => \wb_instr_reg[0]\(52),
      O => \trace_din_all[98]_i_4_n_0\
    );
\trace_din_all[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \save_sel_reg[5]_30\(0),
      I2 => \branch_data_reg_n_0_[7]\,
      I3 => \save_sel_reg[5]_30\(1),
      I4 => \trace_din_all[99]_i_4_n_0\,
      O => \trace_din_all[99]_i_2_n_0\
    );
\trace_din_all[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[5]_30\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[5]_30\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[99]_i_3_n_0\
    );
\trace_din_all[99]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \save_sel_reg[5]_30\(0),
      I1 => \wb_instr_reg[0]\(2),
      I2 => \wb_instr_reg[0]\(161),
      I3 => \wb_instr_reg[0]\(51),
      O => \trace_din_all[99]_i_4_n_0\
    );
\trace_din_all[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \saved_pc_reg_n_0_[7]\,
      I1 => \branch_data_reg_n_0_[7]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => p_2_in(13),
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \trace_din_all_reg_n_0_[153]\,
      O => \trace_din_all[9]_i_2_n_0\
    );
\trace_din_all[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => \saved_load_get_reg_n_0_[23]\,
      I2 => \save_sel_reg[0]_35\(1),
      I3 => \saved_load_get_reg_n_0_[7]\,
      I4 => \save_sel_reg[0]_35\(0),
      I5 => \saved_pc_reg_n_0_[23]\,
      O => \trace_din_all[9]_i_3_n_0\
    );
\trace_din_all_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(215),
      Q => DATA_INA(0),
      R => sync_reset
    );
\trace_din_all_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(115),
      Q => \trace_din_all_reg_n_0_[100]\,
      R => sync_reset
    );
\trace_din_all_reg[100]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[100]_i_2_n_0\,
      I1 => \trace_din_all[100]_i_3_n_0\,
      O => p_1_out(115),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(114),
      Q => \trace_din_all_reg_n_0_[101]\,
      R => sync_reset
    );
\trace_din_all_reg[101]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[101]_i_2_n_0\,
      I1 => \trace_din_all[101]_i_3_n_0\,
      O => p_1_out(114),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(113),
      Q => \trace_din_all_reg_n_0_[102]\,
      R => sync_reset
    );
\trace_din_all_reg[102]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[102]_i_2_n_0\,
      I1 => \trace_din_all[102]_i_3_n_0\,
      O => p_1_out(113),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(112),
      Q => \trace_din_all_reg_n_0_[103]\,
      R => sync_reset
    );
\trace_din_all_reg[103]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[103]_i_2_n_0\,
      I1 => \trace_din_all[103]_i_3_n_0\,
      O => p_1_out(112),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(111),
      Q => \trace_din_all_reg_n_0_[104]\,
      R => sync_reset
    );
\trace_din_all_reg[104]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[104]_i_2_n_0\,
      I1 => \trace_din_all[104]_i_3_n_0\,
      O => p_1_out(111),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(110),
      Q => \trace_din_all_reg_n_0_[105]\,
      R => sync_reset
    );
\trace_din_all_reg[105]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[105]_i_2_n_0\,
      I1 => \trace_din_all[105]_i_3_n_0\,
      O => p_1_out(110),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(109),
      Q => \trace_din_all_reg_n_0_[106]\,
      R => sync_reset
    );
\trace_din_all_reg[106]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[106]_i_2_n_0\,
      I1 => \trace_din_all[106]_i_3_n_0\,
      O => p_1_out(109),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(108),
      Q => \trace_din_all_reg_n_0_[107]\,
      R => sync_reset
    );
\trace_din_all_reg[107]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[107]_i_2_n_0\,
      I1 => \trace_din_all[107]_i_3_n_0\,
      O => p_1_out(108),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(107),
      Q => \trace_din_all_reg_n_0_[108]\,
      R => sync_reset
    );
\trace_din_all_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(106),
      Q => \trace_din_all_reg_n_0_[109]\,
      R => sync_reset
    );
\trace_din_all_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(205),
      Q => DATA_INA(9),
      R => sync_reset
    );
\trace_din_all_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[10]_i_2_n_0\,
      I1 => \trace_din_all[10]_i_3_n_0\,
      O => p_1_out(205),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(105),
      Q => \trace_din_all_reg_n_0_[110]\,
      R => sync_reset
    );
\trace_din_all_reg[110]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[110]_i_2_n_0\,
      I1 => \trace_din_all[110]_i_3_n_0\,
      O => p_1_out(105),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(104),
      Q => \trace_din_all_reg_n_0_[111]\,
      R => sync_reset
    );
\trace_din_all_reg[111]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[111]_i_2_n_0\,
      I1 => \trace_din_all[111]_i_3_n_0\,
      O => p_1_out(104),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(103),
      Q => \trace_din_all_reg_n_0_[112]\,
      R => sync_reset
    );
\trace_din_all_reg[112]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[112]_i_2_n_0\,
      I1 => \trace_din_all[112]_i_3_n_0\,
      O => p_1_out(103),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(102),
      Q => \trace_din_all_reg_n_0_[113]\,
      R => sync_reset
    );
\trace_din_all_reg[113]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[113]_i_2_n_0\,
      I1 => \trace_din_all[113]_i_3_n_0\,
      O => p_1_out(102),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(101),
      Q => \trace_din_all_reg_n_0_[114]\,
      R => sync_reset
    );
\trace_din_all_reg[114]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[114]_i_2_n_0\,
      I1 => \trace_din_all[114]_i_3_n_0\,
      O => p_1_out(101),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(100),
      Q => \trace_din_all_reg_n_0_[115]\,
      R => sync_reset
    );
\trace_din_all_reg[115]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[115]_i_2_n_0\,
      I1 => \trace_din_all[115]_i_3_n_0\,
      O => p_1_out(100),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(99),
      Q => \trace_din_all_reg_n_0_[116]\,
      R => sync_reset
    );
\trace_din_all_reg[116]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[116]_i_2_n_0\,
      I1 => \trace_din_all[116]_i_3_n_0\,
      O => p_1_out(99),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(98),
      Q => \trace_din_all_reg_n_0_[117]\,
      R => sync_reset
    );
\trace_din_all_reg[117]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[117]_i_2_n_0\,
      I1 => \trace_din_all[117]_i_3_n_0\,
      O => p_1_out(98),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(97),
      Q => \trace_din_all_reg_n_0_[118]\,
      R => sync_reset
    );
\trace_din_all_reg[118]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[118]_i_2_n_0\,
      I1 => \trace_din_all[118]_i_3_n_0\,
      O => p_1_out(97),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(96),
      Q => \trace_din_all_reg_n_0_[119]\,
      R => sync_reset
    );
\trace_din_all_reg[119]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[119]_i_2_n_0\,
      I1 => \trace_din_all[119]_i_3_n_0\,
      O => p_1_out(96),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(204),
      Q => DATA_INA(10),
      R => sync_reset
    );
\trace_din_all_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[11]_i_2_n_0\,
      I1 => \trace_din_all[11]_i_3_n_0\,
      O => p_1_out(204),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(95),
      Q => \trace_din_all_reg_n_0_[120]\,
      R => sync_reset
    );
\trace_din_all_reg[120]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[120]_i_2_n_0\,
      I1 => \trace_din_all[120]_i_3_n_0\,
      O => p_1_out(95),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(94),
      Q => \trace_din_all_reg_n_0_[121]\,
      R => sync_reset
    );
\trace_din_all_reg[121]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[121]_i_2_n_0\,
      I1 => \trace_din_all[121]_i_3_n_0\,
      O => p_1_out(94),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(93),
      Q => \trace_din_all_reg_n_0_[122]\,
      R => sync_reset
    );
\trace_din_all_reg[122]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[122]_i_2_n_0\,
      I1 => \trace_din_all[122]_i_3_n_0\,
      O => p_1_out(93),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(92),
      Q => \trace_din_all_reg_n_0_[123]\,
      R => sync_reset
    );
\trace_din_all_reg[123]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[123]_i_2_n_0\,
      I1 => \trace_din_all[123]_i_3_n_0\,
      O => p_1_out(92),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(91),
      Q => \trace_din_all_reg_n_0_[124]\,
      R => sync_reset
    );
\trace_din_all_reg[124]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[124]_i_2_n_0\,
      I1 => \trace_din_all[124]_i_3_n_0\,
      O => p_1_out(91),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(90),
      Q => \trace_din_all_reg_n_0_[125]\,
      R => sync_reset
    );
\trace_din_all_reg[125]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[125]_i_2_n_0\,
      I1 => \trace_din_all[125]_i_3_n_0\,
      O => p_1_out(90),
      S => \save_sel_reg[6]_29\(2)
    );
\trace_din_all_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(89),
      Q => \trace_din_all_reg_n_0_[126]\,
      R => sync_reset
    );
\trace_din_all_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(88),
      Q => \trace_din_all_reg_n_0_[127]\,
      R => sync_reset
    );
\trace_din_all_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(87),
      Q => \trace_din_all_reg_n_0_[128]\,
      R => sync_reset
    );
\trace_din_all_reg[128]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[128]_i_2_n_0\,
      I1 => \trace_din_all[128]_i_3_n_0\,
      O => p_1_out(87),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(86),
      Q => \trace_din_all_reg_n_0_[129]\,
      R => sync_reset
    );
\trace_din_all_reg[129]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[129]_i_2_n_0\,
      I1 => \trace_din_all[129]_i_3_n_0\,
      O => p_1_out(86),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(203),
      Q => DATA_INA(11),
      R => sync_reset
    );
\trace_din_all_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[12]_i_2_n_0\,
      I1 => \trace_din_all[12]_i_3_n_0\,
      O => p_1_out(203),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(85),
      Q => \trace_din_all_reg_n_0_[130]\,
      R => sync_reset
    );
\trace_din_all_reg[130]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[130]_i_2_n_0\,
      I1 => \trace_din_all[130]_i_3_n_0\,
      O => p_1_out(85),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(84),
      Q => \trace_din_all_reg_n_0_[131]\,
      R => sync_reset
    );
\trace_din_all_reg[131]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[131]_i_2_n_0\,
      I1 => \trace_din_all[131]_i_3_n_0\,
      O => p_1_out(84),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(83),
      Q => \trace_din_all_reg_n_0_[132]\,
      R => sync_reset
    );
\trace_din_all_reg[132]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[132]_i_2_n_0\,
      I1 => \trace_din_all[132]_i_3_n_0\,
      O => p_1_out(83),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(82),
      Q => \trace_din_all_reg_n_0_[133]\,
      R => sync_reset
    );
\trace_din_all_reg[133]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[133]_i_2_n_0\,
      I1 => \trace_din_all[133]_i_3_n_0\,
      O => p_1_out(82),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(81),
      Q => \trace_din_all_reg_n_0_[134]\,
      R => sync_reset
    );
\trace_din_all_reg[134]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[134]_i_2_n_0\,
      I1 => \trace_din_all[134]_i_3_n_0\,
      O => p_1_out(81),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(80),
      Q => \trace_din_all_reg_n_0_[135]\,
      R => sync_reset
    );
\trace_din_all_reg[135]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[135]_i_2_n_0\,
      I1 => \trace_din_all[135]_i_3_n_0\,
      O => p_1_out(80),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(79),
      Q => \trace_din_all_reg_n_0_[136]\,
      R => sync_reset
    );
\trace_din_all_reg[136]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[136]_i_2_n_0\,
      I1 => \trace_din_all[136]_i_3_n_0\,
      O => p_1_out(79),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(78),
      Q => \trace_din_all_reg_n_0_[137]\,
      R => sync_reset
    );
\trace_din_all_reg[137]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[137]_i_2_n_0\,
      I1 => \trace_din_all[137]_i_3_n_0\,
      O => p_1_out(78),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(77),
      Q => \trace_din_all_reg_n_0_[138]\,
      R => sync_reset
    );
\trace_din_all_reg[138]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[138]_i_2_n_0\,
      I1 => \trace_din_all[138]_i_3_n_0\,
      O => p_1_out(77),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(76),
      Q => \trace_din_all_reg_n_0_[139]\,
      R => sync_reset
    );
\trace_din_all_reg[139]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[139]_i_2_n_0\,
      I1 => \trace_din_all[139]_i_3_n_0\,
      O => p_1_out(76),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(202),
      Q => DATA_INA(12),
      R => sync_reset
    );
\trace_din_all_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[13]_i_2_n_0\,
      I1 => \trace_din_all[13]_i_3_n_0\,
      O => p_1_out(202),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(75),
      Q => \trace_din_all_reg_n_0_[140]\,
      R => sync_reset
    );
\trace_din_all_reg[140]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[140]_i_2_n_0\,
      I1 => \trace_din_all[140]_i_3_n_0\,
      O => p_1_out(75),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(74),
      Q => \trace_din_all_reg_n_0_[141]\,
      R => sync_reset
    );
\trace_din_all_reg[141]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[141]_i_2_n_0\,
      I1 => \trace_din_all[141]_i_3_n_0\,
      O => p_1_out(74),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(73),
      Q => \trace_din_all_reg_n_0_[142]\,
      R => sync_reset
    );
\trace_din_all_reg[142]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[142]_i_2_n_0\,
      I1 => \trace_din_all[142]_i_3_n_0\,
      O => p_1_out(73),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(72),
      Q => \trace_din_all_reg_n_0_[143]\,
      R => sync_reset
    );
\trace_din_all_reg[143]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[143]_i_2_n_0\,
      I1 => \trace_din_all[143]_i_3_n_0\,
      O => p_1_out(72),
      S => \save_sel_reg[7]_28\(2)
    );
\trace_din_all_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => \trace_din_all[144]_i_2_n_0\,
      Q => \trace_din_all_reg_n_0_[144]\,
      R => sync_reset
    );
\trace_din_all_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(70),
      Q => \trace_din_all_reg_n_0_[145]\,
      R => sync_reset
    );
\trace_din_all_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(69),
      Q => \trace_din_all_reg_n_0_[146]\,
      R => sync_reset
    );
\trace_din_all_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(68),
      Q => \trace_din_all_reg_n_0_[147]\,
      R => sync_reset
    );
\trace_din_all_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(67),
      Q => \trace_din_all_reg_n_0_[148]\,
      R => sync_reset
    );
\trace_din_all_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(66),
      Q => \trace_din_all_reg_n_0_[149]\,
      R => sync_reset
    );
\trace_din_all_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(201),
      Q => DATA_INA(13),
      R => sync_reset
    );
\trace_din_all_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[14]_i_2_n_0\,
      I1 => \trace_din_all[14]_i_3_n_0\,
      O => p_1_out(201),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(65),
      Q => \trace_din_all_reg_n_0_[150]\,
      R => sync_reset
    );
\trace_din_all_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(64),
      Q => \trace_din_all_reg_n_0_[151]\,
      R => sync_reset
    );
\trace_din_all_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(63),
      Q => \trace_din_all_reg_n_0_[152]\,
      R => sync_reset
    );
\trace_din_all_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(62),
      Q => \trace_din_all_reg_n_0_[153]\,
      R => sync_reset
    );
\trace_din_all_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(61),
      Q => \trace_din_all_reg_n_0_[154]\,
      R => sync_reset
    );
\trace_din_all_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(60),
      Q => \trace_din_all_reg_n_0_[155]\,
      R => sync_reset
    );
\trace_din_all_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(59),
      Q => \trace_din_all_reg_n_0_[156]\,
      R => sync_reset
    );
\trace_din_all_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(58),
      Q => \trace_din_all_reg_n_0_[157]\,
      R => sync_reset
    );
\trace_din_all_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(57),
      Q => \trace_din_all_reg_n_0_[158]\,
      R => sync_reset
    );
\trace_din_all_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(56),
      Q => \trace_din_all_reg_n_0_[159]\,
      R => sync_reset
    );
\trace_din_all_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(200),
      Q => DATA_INA(14),
      R => sync_reset
    );
\trace_din_all_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[15]_i_2_n_0\,
      I1 => \trace_din_all[15]_i_3_n_0\,
      O => p_1_out(200),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(55),
      Q => \trace_din_all_reg_n_0_[160]\,
      R => sync_reset
    );
\trace_din_all_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[144]_i_1_n_0\,
      D => p_1_out(54),
      Q => \trace_din_all_reg_n_0_[161]\,
      R => sync_reset
    );
\trace_din_all_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => \trace_din_all[162]_i_2_n_0\,
      Q => \trace_din_all_reg_n_0_[162]\,
      R => sync_reset
    );
\trace_din_all_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(52),
      Q => \trace_din_all_reg_n_0_[163]\,
      R => sync_reset
    );
\trace_din_all_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(51),
      Q => \trace_din_all_reg_n_0_[164]\,
      R => sync_reset
    );
\trace_din_all_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(50),
      Q => \trace_din_all_reg_n_0_[165]\,
      R => sync_reset
    );
\trace_din_all_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(49),
      Q => \trace_din_all_reg_n_0_[166]\,
      R => sync_reset
    );
\trace_din_all_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(48),
      Q => \trace_din_all_reg_n_0_[167]\,
      R => sync_reset
    );
\trace_din_all_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(47),
      Q => \trace_din_all_reg_n_0_[168]\,
      R => sync_reset
    );
\trace_din_all_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(46),
      Q => \trace_din_all_reg_n_0_[169]\,
      R => sync_reset
    );
\trace_din_all_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(199),
      Q => DATA_INA(15),
      R => sync_reset
    );
\trace_din_all_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[16]_i_2_n_0\,
      I1 => \trace_din_all[16]_i_3_n_0\,
      O => p_1_out(199),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(45),
      Q => \trace_din_all_reg_n_0_[170]\,
      R => sync_reset
    );
\trace_din_all_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(44),
      Q => \trace_din_all_reg_n_0_[171]\,
      R => sync_reset
    );
\trace_din_all_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(43),
      Q => \trace_din_all_reg_n_0_[172]\,
      R => sync_reset
    );
\trace_din_all_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(42),
      Q => \trace_din_all_reg_n_0_[173]\,
      R => sync_reset
    );
\trace_din_all_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(41),
      Q => \trace_din_all_reg_n_0_[174]\,
      R => sync_reset
    );
\trace_din_all_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(40),
      Q => \trace_din_all_reg_n_0_[175]\,
      R => sync_reset
    );
\trace_din_all_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(39),
      Q => \trace_din_all_reg_n_0_[176]\,
      R => sync_reset
    );
\trace_din_all_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(38),
      Q => \trace_din_all_reg_n_0_[177]\,
      R => sync_reset
    );
\trace_din_all_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(37),
      Q => \trace_din_all_reg_n_0_[178]\,
      R => sync_reset
    );
\trace_din_all_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[162]_i_1_n_0\,
      D => p_1_out(36),
      Q => \trace_din_all_reg_n_0_[179]\,
      R => sync_reset
    );
\trace_din_all_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(198),
      Q => DATA_INA(65),
      R => sync_reset
    );
\trace_din_all_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[17]_i_2_n_0\,
      I1 => \trace_din_all[17]_i_3_n_0\,
      O => p_1_out(198),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => \trace_din_all[180]_i_2_n_0\,
      Q => \trace_din_all_reg_n_0_[180]\,
      R => sync_reset
    );
\trace_din_all_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(34),
      Q => \trace_din_all_reg_n_0_[181]\,
      R => sync_reset
    );
\trace_din_all_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(33),
      Q => \trace_din_all_reg_n_0_[182]\,
      R => sync_reset
    );
\trace_din_all_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(32),
      Q => \trace_din_all_reg_n_0_[183]\,
      R => sync_reset
    );
\trace_din_all_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(31),
      Q => \trace_din_all_reg_n_0_[184]\,
      R => sync_reset
    );
\trace_din_all_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(30),
      Q => \trace_din_all_reg_n_0_[185]\,
      R => sync_reset
    );
\trace_din_all_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(29),
      Q => \trace_din_all_reg_n_0_[186]\,
      R => sync_reset
    );
\trace_din_all_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(28),
      Q => \trace_din_all_reg_n_0_[187]\,
      R => sync_reset
    );
\trace_din_all_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(27),
      Q => \trace_din_all_reg_n_0_[188]\,
      R => sync_reset
    );
\trace_din_all_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(26),
      Q => \trace_din_all_reg_n_0_[189]\,
      R => sync_reset
    );
\trace_din_all_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(197),
      Q => DATA_INA(16),
      R => sync_reset
    );
\trace_din_all_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(25),
      Q => \trace_din_all_reg_n_0_[190]\,
      R => sync_reset
    );
\trace_din_all_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(24),
      Q => \trace_din_all_reg_n_0_[191]\,
      R => sync_reset
    );
\trace_din_all_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(23),
      Q => \trace_din_all_reg_n_0_[192]\,
      R => sync_reset
    );
\trace_din_all_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(22),
      Q => \trace_din_all_reg_n_0_[193]\,
      R => sync_reset
    );
\trace_din_all_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(21),
      Q => \trace_din_all_reg_n_0_[194]\,
      R => sync_reset
    );
\trace_din_all_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(20),
      Q => \trace_din_all_reg_n_0_[195]\,
      R => sync_reset
    );
\trace_din_all_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(19),
      Q => \trace_din_all_reg_n_0_[196]\,
      R => sync_reset
    );
\trace_din_all_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[180]_i_1_n_0\,
      D => p_1_out(18),
      Q => \trace_din_all_reg_n_0_[197]\,
      R => sync_reset
    );
\trace_din_all_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => \trace_din_all[198]_i_2_n_0\,
      Q => \trace_din_all_reg_n_0_[198]\,
      R => sync_reset
    );
\trace_din_all_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(16),
      Q => \trace_din_all_reg_n_0_[199]\,
      R => sync_reset
    );
\trace_din_all_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(196),
      Q => DATA_INA(17),
      R => sync_reset
    );
\trace_din_all_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(214),
      Q => DATA_INA(1),
      R => sync_reset
    );
\trace_din_all_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(15),
      Q => \trace_din_all_reg_n_0_[200]\,
      R => sync_reset
    );
\trace_din_all_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(14),
      Q => \trace_din_all_reg_n_0_[201]\,
      R => sync_reset
    );
\trace_din_all_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(13),
      Q => \trace_din_all_reg_n_0_[202]\,
      R => sync_reset
    );
\trace_din_all_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(12),
      Q => \trace_din_all_reg_n_0_[203]\,
      R => sync_reset
    );
\trace_din_all_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(11),
      Q => \trace_din_all_reg_n_0_[204]\,
      R => sync_reset
    );
\trace_din_all_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(10),
      Q => \trace_din_all_reg_n_0_[205]\,
      R => sync_reset
    );
\trace_din_all_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(9),
      Q => \trace_din_all_reg_n_0_[206]\,
      R => sync_reset
    );
\trace_din_all_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(8),
      Q => \trace_din_all_reg_n_0_[207]\,
      R => sync_reset
    );
\trace_din_all_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(7),
      Q => \trace_din_all_reg_n_0_[208]\,
      R => sync_reset
    );
\trace_din_all_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(6),
      Q => \trace_din_all_reg_n_0_[209]\,
      R => sync_reset
    );
\trace_din_all_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(195),
      Q => DATA_INA(18),
      R => sync_reset
    );
\trace_din_all_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[20]_i_2_n_0\,
      I1 => \trace_din_all[20]_i_3_n_0\,
      O => p_1_out(195),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(5),
      Q => \trace_din_all_reg_n_0_[210]\,
      R => sync_reset
    );
\trace_din_all_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(4),
      Q => \trace_din_all_reg_n_0_[211]\,
      R => sync_reset
    );
\trace_din_all_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(3),
      Q => \trace_din_all_reg_n_0_[212]\,
      R => sync_reset
    );
\trace_din_all_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(2),
      Q => \trace_din_all_reg_n_0_[213]\,
      R => sync_reset
    );
\trace_din_all_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => p_1_out(1),
      Q => data0,
      R => sync_reset
    );
\trace_din_all_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \trace_din_all[198]_i_1_n_0\,
      D => trace_din_all,
      Q => \trace_din_all_reg_n_0_[215]\,
      R => sync_reset
    );
\trace_din_all_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(194),
      Q => DATA_INA(19),
      R => sync_reset
    );
\trace_din_all_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[21]_i_2_n_0\,
      I1 => \trace_din_all[21]_i_3_n_0\,
      O => p_1_out(194),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(193),
      Q => DATA_INA(20),
      R => sync_reset
    );
\trace_din_all_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[22]_i_2_n_0\,
      I1 => \trace_din_all[22]_i_3_n_0\,
      O => p_1_out(193),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(192),
      Q => DATA_INA(21),
      R => sync_reset
    );
\trace_din_all_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[23]_i_2_n_0\,
      I1 => \trace_din_all[23]_i_3_n_0\,
      O => p_1_out(192),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(191),
      Q => DATA_INA(22),
      R => sync_reset
    );
\trace_din_all_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[24]_i_2_n_0\,
      I1 => \trace_din_all[24]_i_3_n_0\,
      O => p_1_out(191),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(190),
      Q => DATA_INA(23),
      R => sync_reset
    );
\trace_din_all_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[25]_i_2_n_0\,
      I1 => \trace_din_all[25]_i_3_n_0\,
      O => p_1_out(190),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(189),
      Q => DATA_INA(66),
      R => sync_reset
    );
\trace_din_all_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[26]_i_2_n_0\,
      I1 => \trace_din_all[26]_i_3_n_0\,
      O => p_1_out(189),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(188),
      Q => DATA_INA(24),
      R => sync_reset
    );
\trace_din_all_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[27]_i_2_n_0\,
      I1 => \trace_din_all[27]_i_3_n_0\,
      O => p_1_out(188),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(187),
      Q => DATA_INA(25),
      R => sync_reset
    );
\trace_din_all_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[28]_i_2_n_0\,
      I1 => \trace_din_all[28]_i_3_n_0\,
      O => p_1_out(187),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(186),
      Q => DATA_INA(26),
      R => sync_reset
    );
\trace_din_all_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[29]_i_2_n_0\,
      I1 => \trace_din_all[29]_i_3_n_0\,
      O => p_1_out(186),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(213),
      Q => DATA_INA(2),
      R => sync_reset
    );
\trace_din_all_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[2]_i_2_n_0\,
      I1 => \trace_din_all[2]_i_3_n_0\,
      O => p_1_out(213),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(185),
      Q => DATA_INA(27),
      R => sync_reset
    );
\trace_din_all_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[30]_i_2_n_0\,
      I1 => \trace_din_all[30]_i_3_n_0\,
      O => p_1_out(185),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(184),
      Q => DATA_INA(28),
      R => sync_reset
    );
\trace_din_all_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[31]_i_2_n_0\,
      I1 => \trace_din_all[31]_i_3_n_0\,
      O => p_1_out(184),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(183),
      Q => DATA_INA(29),
      R => sync_reset
    );
\trace_din_all_reg[32]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[32]_i_2_n_0\,
      I1 => \trace_din_all[32]_i_3_n_0\,
      O => p_1_out(183),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(182),
      Q => DATA_INA(30),
      R => sync_reset
    );
\trace_din_all_reg[33]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[33]_i_2_n_0\,
      I1 => \trace_din_all[33]_i_3_n_0\,
      O => p_1_out(182),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(181),
      Q => DATA_INA(31),
      R => sync_reset
    );
\trace_din_all_reg[34]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[34]_i_2_n_0\,
      I1 => \trace_din_all[34]_i_3_n_0\,
      O => p_1_out(181),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(180),
      Q => DATA_INA(67),
      R => sync_reset
    );
\trace_din_all_reg[35]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[35]_i_2_n_0\,
      I1 => \trace_din_all[35]_i_3_n_0\,
      O => p_1_out(180),
      S => \save_sel_reg[1]_34\(2)
    );
\trace_din_all_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(179),
      Q => DATA_INA(32),
      R => sync_reset
    );
\trace_din_all_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(178),
      Q => DATA_INA(33),
      R => sync_reset
    );
\trace_din_all_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(177),
      Q => DATA_INA(34),
      R => sync_reset
    );
\trace_din_all_reg[38]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[38]_i_2_n_0\,
      I1 => \trace_din_all[38]_i_3_n_0\,
      O => p_1_out(177),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(176),
      Q => DATA_INA(35),
      R => sync_reset
    );
\trace_din_all_reg[39]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[39]_i_2_n_0\,
      I1 => \trace_din_all[39]_i_3_n_0\,
      O => p_1_out(176),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(212),
      Q => DATA_INA(3),
      R => sync_reset
    );
\trace_din_all_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[3]_i_2_n_0\,
      I1 => \trace_din_all[3]_i_3_n_0\,
      O => p_1_out(212),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(175),
      Q => DATA_INA(36),
      R => sync_reset
    );
\trace_din_all_reg[40]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[40]_i_2_n_0\,
      I1 => \trace_din_all[40]_i_3_n_0\,
      O => p_1_out(175),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(174),
      Q => DATA_INA(37),
      R => sync_reset
    );
\trace_din_all_reg[41]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[41]_i_2_n_0\,
      I1 => \trace_din_all[41]_i_3_n_0\,
      O => p_1_out(174),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(173),
      Q => DATA_INA(38),
      R => sync_reset
    );
\trace_din_all_reg[42]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[42]_i_2_n_0\,
      I1 => \trace_din_all[42]_i_3_n_0\,
      O => p_1_out(173),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(172),
      Q => DATA_INA(39),
      R => sync_reset
    );
\trace_din_all_reg[43]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[43]_i_2_n_0\,
      I1 => \trace_din_all[43]_i_3_n_0\,
      O => p_1_out(172),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(171),
      Q => DATA_INA(68),
      R => sync_reset
    );
\trace_din_all_reg[44]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[44]_i_2_n_0\,
      I1 => \trace_din_all[44]_i_3_n_0\,
      O => p_1_out(171),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(170),
      Q => DATA_INA(40),
      R => sync_reset
    );
\trace_din_all_reg[45]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[45]_i_2_n_0\,
      I1 => \trace_din_all[45]_i_3_n_0\,
      O => p_1_out(170),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(169),
      Q => DATA_INA(41),
      R => sync_reset
    );
\trace_din_all_reg[46]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[46]_i_2_n_0\,
      I1 => \trace_din_all[46]_i_3_n_0\,
      O => p_1_out(169),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(168),
      Q => DATA_INA(42),
      R => sync_reset
    );
\trace_din_all_reg[47]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[47]_i_2_n_0\,
      I1 => \trace_din_all[47]_i_3_n_0\,
      O => p_1_out(168),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(167),
      Q => DATA_INA(43),
      R => sync_reset
    );
\trace_din_all_reg[48]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[48]_i_2_n_0\,
      I1 => \trace_din_all[48]_i_3_n_0\,
      O => p_1_out(167),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(166),
      Q => DATA_INA(44),
      R => sync_reset
    );
\trace_din_all_reg[49]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[49]_i_2_n_0\,
      I1 => \trace_din_all[49]_i_3_n_0\,
      O => p_1_out(166),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(211),
      Q => DATA_INA(4),
      R => sync_reset
    );
\trace_din_all_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[4]_i_2_n_0\,
      I1 => \trace_din_all[4]_i_3_n_0\,
      O => p_1_out(211),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(165),
      Q => DATA_INA(45),
      R => sync_reset
    );
\trace_din_all_reg[50]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[50]_i_2_n_0\,
      I1 => \trace_din_all[50]_i_3_n_0\,
      O => p_1_out(165),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(164),
      Q => DATA_INA(46),
      R => sync_reset
    );
\trace_din_all_reg[51]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[51]_i_2_n_0\,
      I1 => \trace_din_all[51]_i_3_n_0\,
      O => p_1_out(164),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(163),
      Q => DATA_INA(47),
      R => sync_reset
    );
\trace_din_all_reg[52]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[52]_i_2_n_0\,
      I1 => \trace_din_all[52]_i_3_n_0\,
      O => p_1_out(163),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(162),
      Q => DATA_INA(69),
      R => sync_reset
    );
\trace_din_all_reg[53]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[53]_i_2_n_0\,
      I1 => \trace_din_all[53]_i_3_n_0\,
      O => p_1_out(162),
      S => \save_sel_reg[2]_33\(2)
    );
\trace_din_all_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(161),
      Q => DATA_INA(48),
      R => sync_reset
    );
\trace_din_all_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(160),
      Q => DATA_INA(49),
      R => sync_reset
    );
\trace_din_all_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(159),
      Q => DATA_INA(50),
      R => sync_reset
    );
\trace_din_all_reg[56]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[56]_i_2_n_0\,
      I1 => \trace_din_all[56]_i_3_n_0\,
      O => p_1_out(159),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(158),
      Q => DATA_INA(51),
      R => sync_reset
    );
\trace_din_all_reg[57]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[57]_i_2_n_0\,
      I1 => \trace_din_all[57]_i_3_n_0\,
      O => p_1_out(158),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(157),
      Q => DATA_INA(52),
      R => sync_reset
    );
\trace_din_all_reg[58]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[58]_i_2_n_0\,
      I1 => \trace_din_all[58]_i_3_n_0\,
      O => p_1_out(157),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(156),
      Q => DATA_INA(53),
      R => sync_reset
    );
\trace_din_all_reg[59]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[59]_i_2_n_0\,
      I1 => \trace_din_all[59]_i_3_n_0\,
      O => p_1_out(156),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(210),
      Q => DATA_INA(5),
      R => sync_reset
    );
\trace_din_all_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[5]_i_2_n_0\,
      I1 => \trace_din_all[5]_i_3_n_0\,
      O => p_1_out(210),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(155),
      Q => DATA_INA(54),
      R => sync_reset
    );
\trace_din_all_reg[60]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[60]_i_2_n_0\,
      I1 => \trace_din_all[60]_i_3_n_0\,
      O => p_1_out(155),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(154),
      Q => DATA_INA(55),
      R => sync_reset
    );
\trace_din_all_reg[61]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[61]_i_2_n_0\,
      I1 => \trace_din_all[61]_i_3_n_0\,
      O => p_1_out(154),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(153),
      Q => DATA_INA(70),
      R => sync_reset
    );
\trace_din_all_reg[62]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[62]_i_2_n_0\,
      I1 => \trace_din_all[62]_i_3_n_0\,
      O => p_1_out(153),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(152),
      Q => DATA_INA(56),
      R => sync_reset
    );
\trace_din_all_reg[63]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[63]_i_2_n_0\,
      I1 => \trace_din_all[63]_i_3_n_0\,
      O => p_1_out(152),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(151),
      Q => DATA_INA(57),
      R => sync_reset
    );
\trace_din_all_reg[64]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[64]_i_2_n_0\,
      I1 => \trace_din_all[64]_i_3_n_0\,
      O => p_1_out(151),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(150),
      Q => DATA_INA(58),
      R => sync_reset
    );
\trace_din_all_reg[65]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[65]_i_2_n_0\,
      I1 => \trace_din_all[65]_i_3_n_0\,
      O => p_1_out(150),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(149),
      Q => DATA_INA(59),
      R => sync_reset
    );
\trace_din_all_reg[66]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[66]_i_2_n_0\,
      I1 => \trace_din_all[66]_i_3_n_0\,
      O => p_1_out(149),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(148),
      Q => DATA_INA(60),
      R => sync_reset
    );
\trace_din_all_reg[67]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[67]_i_2_n_0\,
      I1 => \trace_din_all[67]_i_3_n_0\,
      O => p_1_out(148),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(147),
      Q => DATA_INA(61),
      R => sync_reset
    );
\trace_din_all_reg[68]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[68]_i_2_n_0\,
      I1 => \trace_din_all[68]_i_3_n_0\,
      O => p_1_out(147),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(146),
      Q => DATA_INA(62),
      R => sync_reset
    );
\trace_din_all_reg[69]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[69]_i_2_n_0\,
      I1 => \trace_din_all[69]_i_3_n_0\,
      O => p_1_out(146),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(209),
      Q => DATA_INA(6),
      R => sync_reset
    );
\trace_din_all_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[6]_i_2_n_0\,
      I1 => \trace_din_all[6]_i_3_n_0\,
      O => p_1_out(209),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(145),
      Q => DATA_INA(63),
      R => sync_reset
    );
\trace_din_all_reg[70]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[70]_i_2_n_0\,
      I1 => \trace_din_all[70]_i_3_n_0\,
      O => p_1_out(145),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(144),
      Q => DATA_INA(71),
      R => sync_reset
    );
\trace_din_all_reg[71]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[71]_i_2_n_0\,
      I1 => \trace_din_all[71]_i_3_n_0\,
      O => p_1_out(144),
      S => \save_sel_reg[3]_32\(2)
    );
\trace_din_all_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(143),
      Q => \trace_din_all_reg_n_0_[72]\,
      R => sync_reset
    );
\trace_din_all_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(142),
      Q => \trace_din_all_reg_n_0_[73]\,
      R => sync_reset
    );
\trace_din_all_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(141),
      Q => \trace_din_all_reg_n_0_[74]\,
      R => sync_reset
    );
\trace_din_all_reg[74]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[74]_i_2_n_0\,
      I1 => \trace_din_all[74]_i_3_n_0\,
      O => p_1_out(141),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(140),
      Q => \trace_din_all_reg_n_0_[75]\,
      R => sync_reset
    );
\trace_din_all_reg[75]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[75]_i_2_n_0\,
      I1 => \trace_din_all[75]_i_3_n_0\,
      O => p_1_out(140),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(139),
      Q => \trace_din_all_reg_n_0_[76]\,
      R => sync_reset
    );
\trace_din_all_reg[76]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[76]_i_2_n_0\,
      I1 => \trace_din_all[76]_i_3_n_0\,
      O => p_1_out(139),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(138),
      Q => \trace_din_all_reg_n_0_[77]\,
      R => sync_reset
    );
\trace_din_all_reg[77]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[77]_i_2_n_0\,
      I1 => \trace_din_all[77]_i_3_n_0\,
      O => p_1_out(138),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(137),
      Q => \trace_din_all_reg_n_0_[78]\,
      R => sync_reset
    );
\trace_din_all_reg[78]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[78]_i_2_n_0\,
      I1 => \trace_din_all[78]_i_3_n_0\,
      O => p_1_out(137),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(136),
      Q => \trace_din_all_reg_n_0_[79]\,
      R => sync_reset
    );
\trace_din_all_reg[79]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[79]_i_2_n_0\,
      I1 => \trace_din_all[79]_i_3_n_0\,
      O => p_1_out(136),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(208),
      Q => DATA_INA(7),
      R => sync_reset
    );
\trace_din_all_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[7]_i_2_n_0\,
      I1 => \trace_din_all[7]_i_3_n_0\,
      O => p_1_out(208),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(135),
      Q => \trace_din_all_reg_n_0_[80]\,
      R => sync_reset
    );
\trace_din_all_reg[80]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[80]_i_2_n_0\,
      I1 => \trace_din_all[80]_i_3_n_0\,
      O => p_1_out(135),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(134),
      Q => \trace_din_all_reg_n_0_[81]\,
      R => sync_reset
    );
\trace_din_all_reg[81]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[81]_i_2_n_0\,
      I1 => \trace_din_all[81]_i_3_n_0\,
      O => p_1_out(134),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(133),
      Q => \trace_din_all_reg_n_0_[82]\,
      R => sync_reset
    );
\trace_din_all_reg[82]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[82]_i_2_n_0\,
      I1 => \trace_din_all[82]_i_3_n_0\,
      O => p_1_out(133),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(132),
      Q => \trace_din_all_reg_n_0_[83]\,
      R => sync_reset
    );
\trace_din_all_reg[83]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[83]_i_2_n_0\,
      I1 => \trace_din_all[83]_i_3_n_0\,
      O => p_1_out(132),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(131),
      Q => \trace_din_all_reg_n_0_[84]\,
      R => sync_reset
    );
\trace_din_all_reg[84]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[84]_i_2_n_0\,
      I1 => \trace_din_all[84]_i_3_n_0\,
      O => p_1_out(131),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(130),
      Q => \trace_din_all_reg_n_0_[85]\,
      R => sync_reset
    );
\trace_din_all_reg[85]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[85]_i_2_n_0\,
      I1 => \trace_din_all[85]_i_3_n_0\,
      O => p_1_out(130),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(129),
      Q => \trace_din_all_reg_n_0_[86]\,
      R => sync_reset
    );
\trace_din_all_reg[86]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[86]_i_2_n_0\,
      I1 => \trace_din_all[86]_i_3_n_0\,
      O => p_1_out(129),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(128),
      Q => \trace_din_all_reg_n_0_[87]\,
      R => sync_reset
    );
\trace_din_all_reg[87]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[87]_i_2_n_0\,
      I1 => \trace_din_all[87]_i_3_n_0\,
      O => p_1_out(128),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(127),
      Q => \trace_din_all_reg_n_0_[88]\,
      R => sync_reset
    );
\trace_din_all_reg[88]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[88]_i_2_n_0\,
      I1 => \trace_din_all[88]_i_3_n_0\,
      O => p_1_out(127),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(126),
      Q => \trace_din_all_reg_n_0_[89]\,
      R => sync_reset
    );
\trace_din_all_reg[89]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[89]_i_2_n_0\,
      I1 => \trace_din_all[89]_i_3_n_0\,
      O => p_1_out(126),
      S => \save_sel_reg[4]_31\(2)
    );
\trace_din_all_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(207),
      Q => DATA_INA(64),
      R => sync_reset
    );
\trace_din_all_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[8]_i_2_n_0\,
      I1 => \trace_din_all[8]_i_3_n_0\,
      O => p_1_out(207),
      S => \save_sel_reg[0]_35\(2)
    );
\trace_din_all_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(125),
      Q => \trace_din_all_reg_n_0_[90]\,
      R => sync_reset
    );
\trace_din_all_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(124),
      Q => \trace_din_all_reg_n_0_[91]\,
      R => sync_reset
    );
\trace_din_all_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(123),
      Q => \trace_din_all_reg_n_0_[92]\,
      R => sync_reset
    );
\trace_din_all_reg[92]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[92]_i_2_n_0\,
      I1 => \trace_din_all[92]_i_3_n_0\,
      O => p_1_out(123),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(122),
      Q => \trace_din_all_reg_n_0_[93]\,
      R => sync_reset
    );
\trace_din_all_reg[93]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[93]_i_2_n_0\,
      I1 => \trace_din_all[93]_i_3_n_0\,
      O => p_1_out(122),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(121),
      Q => \trace_din_all_reg_n_0_[94]\,
      R => sync_reset
    );
\trace_din_all_reg[94]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[94]_i_2_n_0\,
      I1 => \trace_din_all[94]_i_3_n_0\,
      O => p_1_out(121),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(120),
      Q => \trace_din_all_reg_n_0_[95]\,
      R => sync_reset
    );
\trace_din_all_reg[95]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[95]_i_2_n_0\,
      I1 => \trace_din_all[95]_i_3_n_0\,
      O => p_1_out(120),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(119),
      Q => \trace_din_all_reg_n_0_[96]\,
      R => sync_reset
    );
\trace_din_all_reg[96]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[96]_i_2_n_0\,
      I1 => \trace_din_all[96]_i_3_n_0\,
      O => p_1_out(119),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(118),
      Q => \trace_din_all_reg_n_0_[97]\,
      R => sync_reset
    );
\trace_din_all_reg[97]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[97]_i_2_n_0\,
      I1 => \trace_din_all[97]_i_3_n_0\,
      O => p_1_out(118),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(117),
      Q => \trace_din_all_reg_n_0_[98]\,
      R => sync_reset
    );
\trace_din_all_reg[98]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[98]_i_2_n_0\,
      I1 => \trace_din_all[98]_i_3_n_0\,
      O => p_1_out(117),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(116),
      Q => \trace_din_all_reg_n_0_[99]\,
      R => sync_reset
    );
\trace_din_all_reg[99]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[99]_i_2_n_0\,
      I1 => \trace_din_all[99]_i_3_n_0\,
      O => p_1_out(116),
      S => \save_sel_reg[5]_30\(2)
    );
\trace_din_all_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_out(206),
      Q => DATA_INA(8),
      R => sync_reset
    );
\trace_din_all_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \trace_din_all[9]_i_2_n_0\,
      I1 => \trace_din_all[9]_i_3_n_0\,
      O => p_1_out(206),
      S => \save_sel_reg[0]_35\(2)
    );
\writems[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C8CC"
    )
        port map (
      I0 => p_56_in,
      I1 => \writems[0]_i_2_n_0\,
      I2 => \saved_pc[0]_i_2_n_0\,
      I3 => save_branch_double3_out,
      I4 => \saved_pc[0]_i_1_n_0\,
      O => \writems[0]_i_1_n_0\
    );
\writems[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE0000"
    )
        port map (
      I0 => \^branch_count_reg[3]_0\,
      I1 => \Serial_Dbg_Intf.control_reg_reg[20]_0\,
      I2 => handle_as_branch,
      I3 => \^writems_reg[0]_0\,
      I4 => \writems[1]_i_8_n_0\,
      I5 => \^save_sel_reg[0][0]_0\,
      O => \writems[0]_i_2_n_0\
    );
\writems[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4484748444844484"
    )
        port map (
      I0 => \branch_count[0]_i_6_n_0\,
      I1 => \branch_count[0]_i_5_n_0\,
      I2 => \branch_count_reg_n_0_[3]\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[1]\,
      I5 => \branch_count_reg_n_0_[0]\,
      O => \^writems_reg[0]_0\
    );
\writems[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FFE"
    )
        port map (
      I0 => items1,
      I1 => save_branch_double3_out,
      I2 => p_57_in,
      I3 => p_56_in,
      I4 => \saved_pc[0]_i_2_n_0\,
      I5 => \saved_pc[0]_i_1_n_0\,
      O => \writems[1]_i_1_n_0\
    );
\writems[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => handle_as_branch,
      I1 => \wb_exception_kind_i_reg[31]\,
      I2 => \branch_count[0]_i_5_n_0\,
      I3 => \branch_count_reg_n_0_[2]\,
      I4 => \branch_count_reg_n_0_[3]\,
      I5 => \branch_count[0]_i_6_n_0\,
      O => save_branch_double3_out
    );
\writems[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^save_sel_reg[0][0]_0\,
      I1 => \writems[1]_i_8_n_0\,
      I2 => \^branch_count_reg[3]_0\,
      O => p_57_in
    );
\writems[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD0D"
    )
        port map (
      I0 => stat0,
      I1 => \^branch_count_reg[3]_0\,
      I2 => \writems[1]_i_9_n_0\,
      I3 => \branch_count_reg_n_0_[1]\,
      I4 => \branch_count_reg_n_0_[0]\,
      I5 => handle_as_branch,
      O => \writems[1]_i_8_n_0\
    );
\writems[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \branch_count_reg_n_0_[3]\,
      I1 => \branch_count_reg_n_0_[2]\,
      O => \writems[1]_i_9_n_0\
    );
\writems[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => items158_out,
      I1 => compression_ctrl(1),
      I2 => compression_ctrl(0),
      I3 => sync_reset,
      I4 => \^serial_dbg_intf.stopped_i_reg_0\,
      O => \writems[2]_i_1_n_0\
    );
\writems[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => p_56_in,
      I1 => \^branch_count_reg[3]_0\,
      I2 => \^save_sel_reg[0][0]_1\,
      I3 => \^save_sel_reg[0][0]_0\,
      O => items158_out
    );
\writems[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => handle_as_branch,
      I1 => \branch_count_reg_n_0_[0]\,
      I2 => \branch_count_reg_n_0_[1]\,
      I3 => \branch_count_reg_n_0_[3]\,
      I4 => \branch_count_reg_n_0_[2]\,
      O => \^save_sel_reg[0][0]_1\
    );
\writems[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^saved_pc_reg[31]_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      O => \^save_sel_reg[0][0]_0\
    );
\writems[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => compression_ctrl(1),
      I1 => compression_ctrl(0),
      I2 => \^serial_dbg_intf.stopped_i_reg_0\,
      I3 => sync_reset,
      O => \writems[3]_i_1_n_0\
    );
\writems_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \writems[0]_i_1_n_0\,
      Q => writems(0),
      R => '0'
    );
\writems_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \writems[1]_i_1_n_0\,
      Q => writems(1),
      R => '0'
    );
\writems_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \writems[2]_i_1_n_0\,
      Q => writems(2),
      R => '0'
    );
\writems_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \writems[3]_i_1_n_0\,
      Q => writems(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    of_pc : out STD_LOGIC_VECTOR ( 0 to 31 );
    O56_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    of_valid : out STD_LOGIC;
    of_instr : out STD_LOGIC_VECTOR ( 5 downto 0 );
    of_gpr_op3_rd_addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    of_gpr_op1_rd_addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : out STD_LOGIC_VECTOR ( 0 to 15 );
    of_predecode : out STD_LOGIC_VECTOR ( 0 to 10 );
    ex_jump_wanted : out STD_LOGIC;
    ex_jump : out STD_LOGIC;
    Trace_WB_Jump_Taken_reg_0 : out STD_LOGIC;
    O_0 : out STD_LOGIC;
    \mem_gpr_write_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : out STD_LOGIC;
    of_read_ex_write_op1_conflict_part2 : out STD_LOGIC;
    I0 : out STD_LOGIC;
    \mem_gpr_write_addr_reg[4]_0\ : out STD_LOGIC;
    mem_gpr_write_reg_0 : out STD_LOGIC;
    ex_valid : out STD_LOGIC;
    of_read_mem_write_op1_conflict_part1 : out STD_LOGIC;
    \wb_gpr_write_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    of_read_mem_write_op1_conflict_part2 : out STD_LOGIC;
    mem_gpr_write : out STD_LOGIC;
    mem_valid_instr : out STD_LOGIC;
    of_read_ex_write_op2_conflict_part1 : out STD_LOGIC;
    of_read_ex_write_op2_conflict_part2 : out STD_LOGIC;
    of_read_mem_write_op2_conflict_part1 : out STD_LOGIC;
    of_read_mem_write_op2_conflict_part2 : out STD_LOGIC;
    of_read_ex_write_op3_conflict_part1 : out STD_LOGIC;
    of_read_ex_write_op3_conflict_part2 : out STD_LOGIC;
    of_read_mem_write_op3_conflict_part1 : out STD_LOGIC;
    of_read_mem_write_op3_conflict_part2 : out STD_LOGIC;
    of_clear_MSR_BIP_hold_s : out STD_LOGIC;
    ex_clear_MSR_BIP_instr_s : out STD_LOGIC;
    ex_load_store_instr_s : out STD_LOGIC;
    ex_is_load_instr_s : out STD_LOGIC;
    ex_byte_access : out STD_LOGIC;
    ex_doublet_access : out STD_LOGIC;
    ex_is_lwx_instr_s : out STD_LOGIC;
    ex_is_swx_instr_s : out STD_LOGIC;
    ex_reverse_mem_access : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC;
    Q2_out : out STD_LOGIC;
    Q0_out : out STD_LOGIC;
    \wb_exception_kind_i_reg[31]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ex_valid_jump_reg_0 : out STD_LOGIC;
    ex_op1_cmp_equal : out STD_LOGIC;
    ex_op1_cmp_equal_n : out STD_LOGIC;
    force_Val2_N : out STD_LOGIC;
    force2 : out STD_LOGIC;
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    wb_exception : out STD_LOGIC;
    ex_atomic_Instruction_Pair : out STD_LOGIC;
    ex_move_to_MSR_instr : out STD_LOGIC;
    ex_Interrupt_i : out STD_LOGIC;
    ex_mbar_decode : out STD_LOGIC;
    ex_mbar_is_sleep : out STD_LOGIC;
    ex_mbar_stall_no_sleep_1 : out STD_LOGIC;
    active_wakeup : out STD_LOGIC;
    mem_exception_from_ex : out STD_LOGIC;
    wb_rtid_instr : out STD_LOGIC;
    wb_piperun : out STD_LOGIC;
    wb_ie_rising : out STD_LOGIC;
    of_pause : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    mem_databus_read : out STD_LOGIC;
    mem_databus_write : out STD_LOGIC;
    wb_byte_access : out STD_LOGIC;
    mem_byte_access : out STD_LOGIC;
    wb_doublet_access : out STD_LOGIC;
    mem_doublet_access : out STD_LOGIC;
    wb_gpr_write_i : out STD_LOGIC;
    wb_reset : out STD_LOGIC;
    ex_cmp_op : out STD_LOGIC;
    ex_unsigned_op : out STD_LOGIC;
    ex_use_carry : out STD_LOGIC;
    EX_Enable_ALU : out STD_LOGIC;
    EX_ALU_Sel_Logic : out STD_LOGIC;
    ex_swap_instr : out STD_LOGIC;
    ex_swap_byte_instr : out STD_LOGIC;
    ex_Enable_Sext_Shift : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    ex_load_shift_carry : out STD_LOGIC;
    ex_set_MSR_IE_instr : out STD_LOGIC;
    ex_Sel_SPR_FSR : out STD_LOGIC;
    ex_sel_alu : out STD_LOGIC;
    mem_sel_msr : out STD_LOGIC;
    ex_Sel_SPR_SLR : out STD_LOGIC;
    ex_Sel_SPR_ESR : out STD_LOGIC;
    ex_Sel_SPR_SHR : out STD_LOGIC;
    ex_Sel_SPR_EAR : out STD_LOGIC;
    ex_Sel_SPR_EDR : out STD_LOGIC;
    ex_Sel_SPR_PVR : out STD_LOGIC;
    ex_Sel_SPR_BTR : out STD_LOGIC;
    MEM_Sel_MEM_Res : out STD_LOGIC;
    ex_write_dcache_instr : out STD_LOGIC;
    ex_Write_ICache_i : out STD_LOGIC;
    wb_gpr_wr_dbg : out STD_LOGIC;
    ex_branch_with_delayslot : out STD_LOGIC;
    MB_Halted : out STD_LOGIC_VECTOR ( 72 downto 0 );
    wb_read_imm_reg : out STD_LOGIC;
    wb_read_imm_reg_1 : out STD_LOGIC;
    wb_pc_valid : out STD_LOGIC;
    dbg_clean_stop : out STD_LOGIC;
    ex_is_multi_instr2 : out STD_LOGIC;
    mem_is_multi_or_load_instr : out STD_LOGIC;
    ex_is_multi_or_load_instr : out STD_LOGIC;
    mem_load_store_access : out STD_LOGIC;
    mem_Write_DCache : out STD_LOGIC;
    ex_branch_with_delayslot_i : out STD_LOGIC;
    ex_jump_q : out STD_LOGIC;
    of_Take_Interrupt_hold : out STD_LOGIC;
    ex_Take_Intr_or_Exc : out STD_LOGIC;
    if_fetch_in_progress : out STD_LOGIC;
    ex_valid_keep : out STD_LOGIC;
    ex_first_cycle : out STD_LOGIC;
    ex_jump_hold : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Sleep_Decode : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    if_missed_fetch : out STD_LOGIC;
    wb_valid_reg_0 : out STD_LOGIC;
    ex_reservation : out STD_LOGIC;
    mem_databus_access : out STD_LOGIC;
    of_read_imm_reg_ii : out STD_LOGIC;
    EX_Is_Div_Instr : out STD_LOGIC;
    mem_gpr_write_dbg : out STD_LOGIC;
    keep_jump_taken_with_ds : out STD_LOGIC;
    ex_mbar_sleep : out STD_LOGIC;
    in_delay_slot_reg : out STD_LOGIC;
    stat116_out : out STD_LOGIC;
    if_fetch_in_progress_reg_0 : out STD_LOGIC;
    in_delay_slot_reg_0 : out STD_LOGIC;
    save_pc_next_next_reg : out STD_LOGIC;
    save_pc_next_next_reg_0 : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    \Performace_Debug_Control.ex_brki_hit_reg\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_hit_reg[0]\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg\ : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_rd_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ex_jump_nodelay_reg_0 : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg\ : out STD_LOGIC;
    \branch_count_reg[0]\ : out STD_LOGIC;
    handle_as_branch : out STD_LOGIC;
    \branch_data_first_reg[0]\ : out STD_LOGIC;
    \branch_count_reg[3]\ : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg_0\ : out STD_LOGIC;
    M_AXI_DP_AWVALID_i_reg : out STD_LOGIC;
    M_AXI_DP_WVALID_i_reg : out STD_LOGIC;
    M_AXI_DP_ARVALID_i_reg : out STD_LOGIC;
    dbg_stop_i : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]\ : out STD_LOGIC;
    \EX_Branch_CMP_Op1_reg[31]_0\ : out STD_LOGIC;
    \EX_ALU_Op_reg[0]_0\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op3_reg[31]\ : out STD_LOGIC;
    \all_statistics_counters[1].ready_reg\ : out STD_LOGIC;
    \EX_Op3_reg[31]_0\ : out STD_LOGIC;
    \EX_Op3_reg[31]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    branch_count165_out : out STD_LOGIC;
    \branch_count_reg[3]_0\ : out STD_LOGIC;
    \all_statistics_counters[0].ready_reg\ : out STD_LOGIC;
    \all_statistics_counters[5].ready_reg\ : out STD_LOGIC;
    \all_statistics_counters[4].ready_reg\ : out STD_LOGIC;
    \all_statistics_counters[3].ready_reg\ : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[1].ready_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[0].ready_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[5].ready_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[4].ready_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[3].ready_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg_2\ : out STD_LOGIC;
    \all_statistics_counters[1].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[0].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[5].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[4].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[3].ready_reg_1\ : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg_3\ : out STD_LOGIC;
    \all_statistics_counters[1].ready_reg_2\ : out STD_LOGIC;
    stat3_out : out STD_LOGIC;
    stat22_out : out STD_LOGIC;
    \all_statistics_counters[1].ready_reg_3\ : out STD_LOGIC;
    stat6_out : out STD_LOGIC;
    I1 : out STD_LOGIC;
    \all_statistics_counters[2].ready_reg_4\ : out STD_LOGIC;
    save_pc_next_reg : out STD_LOGIC;
    items1 : out STD_LOGIC;
    p_56_in : out STD_LOGIC;
    \writems_reg[1]\ : out STD_LOGIC;
    \branch_data_reg[2]\ : out STD_LOGIC;
    \branch_count_reg[3]_1\ : out STD_LOGIC;
    \remaining_reg[2]\ : out STD_LOGIC;
    \save_sel_reg[3][1]\ : out STD_LOGIC;
    O : out STD_LOGIC;
    \if_pc_reg[28]\ : out STD_LOGIC;
    \if_pc_reg[27]\ : out STD_LOGIC;
    \if_pc_reg[26]\ : out STD_LOGIC;
    \if_pc_reg[25]\ : out STD_LOGIC;
    \if_pc_reg[24]\ : out STD_LOGIC;
    \if_pc_reg[23]\ : out STD_LOGIC;
    \if_pc_reg[22]\ : out STD_LOGIC;
    \if_pc_reg[21]\ : out STD_LOGIC;
    \if_pc_reg[20]\ : out STD_LOGIC;
    \if_pc_reg[19]\ : out STD_LOGIC;
    \if_pc_reg[18]\ : out STD_LOGIC;
    \if_pc_reg[17]\ : out STD_LOGIC;
    \if_pc_reg[16]\ : out STD_LOGIC;
    \if_pc_reg[15]\ : out STD_LOGIC;
    \if_pc_reg[14]\ : out STD_LOGIC;
    \if_pc_reg[13]\ : out STD_LOGIC;
    \if_pc_reg[12]\ : out STD_LOGIC;
    \if_pc_reg[11]\ : out STD_LOGIC;
    \if_pc_reg[10]\ : out STD_LOGIC;
    \if_pc_reg[9]\ : out STD_LOGIC;
    \if_pc_reg[8]\ : out STD_LOGIC;
    \if_pc_reg[7]\ : out STD_LOGIC;
    \if_pc_reg[6]\ : out STD_LOGIC;
    \if_pc_reg[5]\ : out STD_LOGIC;
    \if_pc_reg[4]\ : out STD_LOGIC;
    \if_pc_reg[3]\ : out STD_LOGIC;
    \if_pc_reg[2]\ : out STD_LOGIC;
    \if_pc_reg[1]\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_11\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \Using_FPGA.Native_12\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    of_set_MSR_IE_hold_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    \LOCKSTEP_Out_reg[2979]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \MEM_DataBus_Addr_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sleep : out STD_LOGIC;
    I0125_out : in STD_LOGIC;
    I1123_out : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    I0121_out : in STD_LOGIC;
    I1119_out : in STD_LOGIC;
    I0117_out : in STD_LOGIC;
    I1115_out : in STD_LOGIC;
    I0113_out : in STD_LOGIC;
    I1111_out : in STD_LOGIC;
    I0109_out : in STD_LOGIC;
    I1107_out : in STD_LOGIC;
    I0105_out : in STD_LOGIC;
    I1103_out : in STD_LOGIC;
    I0101_out : in STD_LOGIC;
    I199_out : in STD_LOGIC;
    I097_out : in STD_LOGIC;
    I195_out : in STD_LOGIC;
    I093_out : in STD_LOGIC;
    I191_out : in STD_LOGIC;
    I089_out : in STD_LOGIC;
    I187_out : in STD_LOGIC;
    I085_out : in STD_LOGIC;
    I183_out : in STD_LOGIC;
    I081_out : in STD_LOGIC;
    I179_out : in STD_LOGIC;
    I077_out : in STD_LOGIC;
    I175_out : in STD_LOGIC;
    I073_out : in STD_LOGIC;
    I171_out : in STD_LOGIC;
    I069_out : in STD_LOGIC;
    I167_out : in STD_LOGIC;
    I065_out : in STD_LOGIC;
    I163_out : in STD_LOGIC;
    I061_out : in STD_LOGIC;
    I159_out : in STD_LOGIC;
    I057_out : in STD_LOGIC;
    I155_out : in STD_LOGIC;
    I053_out : in STD_LOGIC;
    I151_out : in STD_LOGIC;
    I049_out : in STD_LOGIC;
    I147_out : in STD_LOGIC;
    I045_out : in STD_LOGIC;
    I143_out : in STD_LOGIC;
    I041_out : in STD_LOGIC;
    I139_out : in STD_LOGIC;
    I037_out : in STD_LOGIC;
    I135_out : in STD_LOGIC;
    I033_out : in STD_LOGIC;
    I131_out : in STD_LOGIC;
    I029_out : in STD_LOGIC;
    I127_out : in STD_LOGIC;
    I025_out : in STD_LOGIC;
    I123_out : in STD_LOGIC;
    I021_out : in STD_LOGIC;
    I119_out : in STD_LOGIC;
    I017_out : in STD_LOGIC;
    I115_out : in STD_LOGIC;
    I013_out : in STD_LOGIC;
    I111_out : in STD_LOGIC;
    I09_out : in STD_LOGIC;
    I17_out : in STD_LOGIC;
    I05_out : in STD_LOGIC;
    I13_out : in STD_LOGIC;
    I0_1 : in STD_LOGIC;
    I1_2 : in STD_LOGIC;
    I4_3 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I0169_out : in STD_LOGIC;
    I1167_out : in STD_LOGIC;
    I0165_out : in STD_LOGIC;
    I1163_out : in STD_LOGIC;
    I0161_out : in STD_LOGIC;
    I1159_out : in STD_LOGIC;
    I0157_out : in STD_LOGIC;
    I1155_out : in STD_LOGIC;
    I0153_out : in STD_LOGIC;
    I1151_out : in STD_LOGIC;
    I0149_out : in STD_LOGIC;
    I1147_out : in STD_LOGIC;
    I0145_out : in STD_LOGIC;
    I1143_out : in STD_LOGIC;
    I0141_out : in STD_LOGIC;
    I1139_out : in STD_LOGIC;
    I0137_out : in STD_LOGIC;
    I1135_out : in STD_LOGIC;
    I0133_out : in STD_LOGIC;
    I1131_out : in STD_LOGIC;
    I0129_out : in STD_LOGIC;
    I1127_out : in STD_LOGIC;
    I0125_out_4 : in STD_LOGIC;
    I1123_out_5 : in STD_LOGIC;
    I0121_out_6 : in STD_LOGIC;
    I1119_out_7 : in STD_LOGIC;
    I0117_out_8 : in STD_LOGIC;
    I1115_out_9 : in STD_LOGIC;
    I0113_out_10 : in STD_LOGIC;
    I1111_out_11 : in STD_LOGIC;
    I0109_out_12 : in STD_LOGIC;
    I1107_out_13 : in STD_LOGIC;
    I0105_out_14 : in STD_LOGIC;
    I1103_out_15 : in STD_LOGIC;
    I0101_out_16 : in STD_LOGIC;
    I199_out_17 : in STD_LOGIC;
    I097_out_18 : in STD_LOGIC;
    I195_out_19 : in STD_LOGIC;
    I093_out_20 : in STD_LOGIC;
    I191_out_21 : in STD_LOGIC;
    I089_out_22 : in STD_LOGIC;
    I187_out_23 : in STD_LOGIC;
    I085_out_24 : in STD_LOGIC;
    I183_out_25 : in STD_LOGIC;
    I081_out_26 : in STD_LOGIC;
    I179_out_27 : in STD_LOGIC;
    I077_out_28 : in STD_LOGIC;
    I175_out_29 : in STD_LOGIC;
    I073_out_30 : in STD_LOGIC;
    I171_out_31 : in STD_LOGIC;
    I069_out_32 : in STD_LOGIC;
    I167_out_33 : in STD_LOGIC;
    I065_out_34 : in STD_LOGIC;
    I163_out_35 : in STD_LOGIC;
    I061_out_36 : in STD_LOGIC;
    I159_out_37 : in STD_LOGIC;
    I057_out_38 : in STD_LOGIC;
    I155_out_39 : in STD_LOGIC;
    I053_out_40 : in STD_LOGIC;
    I151_out_41 : in STD_LOGIC;
    I049_out_42 : in STD_LOGIC;
    I147_out_43 : in STD_LOGIC;
    I045_out_44 : in STD_LOGIC;
    I143_out_45 : in STD_LOGIC;
    I041_out_46 : in STD_LOGIC;
    I139_out_47 : in STD_LOGIC;
    I037_out_48 : in STD_LOGIC;
    I135_out_49 : in STD_LOGIC;
    I033_out_50 : in STD_LOGIC;
    I131_out_51 : in STD_LOGIC;
    I029_out_52 : in STD_LOGIC;
    I127_out_53 : in STD_LOGIC;
    I025_out_54 : in STD_LOGIC;
    I123_out_55 : in STD_LOGIC;
    I021_out_56 : in STD_LOGIC;
    I119_out_57 : in STD_LOGIC;
    I017_out_58 : in STD_LOGIC;
    I115_out_59 : in STD_LOGIC;
    I013_out_60 : in STD_LOGIC;
    I111_out_61 : in STD_LOGIC;
    I09_out_62 : in STD_LOGIC;
    I17_out_63 : in STD_LOGIC;
    I05_out_64 : in STD_LOGIC;
    I13_out_65 : in STD_LOGIC;
    I0_66 : in STD_LOGIC;
    I1_67 : in STD_LOGIC;
    if_valid : in STD_LOGIC;
    if_fetch_for_timing_optimization1 : in STD_LOGIC;
    S : in STD_LOGIC;
    DI : in STD_LOGIC;
    ex_op1_zero : in STD_LOGIC;
    force_jump2 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg_0 : in STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ : in STD_LOGIC;
    ex_jump_q_reg : in STD_LOGIC;
    ex_jump_hold_reg_0 : in STD_LOGIC;
    S_68 : in STD_LOGIC;
    mem_databus_ready : in STD_LOGIC;
    of_clear_MSR_BIP_hold_cmb92_out : in STD_LOGIC;
    \Using_FPGA.Native_13\ : in STD_LOGIC;
    D239_out : in STD_LOGIC;
    D235_out : in STD_LOGIC;
    \Using_FPGA.Native_14\ : in STD_LOGIC;
    \Using_FPGA.Native_15\ : in STD_LOGIC;
    \Using_FPGA.Native_16\ : in STD_LOGIC;
    D237_out : in STD_LOGIC;
    D243_out : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ : in STD_LOGIC;
    ex_branch_with_delayslot_reg_0 : in STD_LOGIC;
    of_pipe_ctrl_reg0 : in STD_LOGIC;
    A : in STD_LOGIC;
    mem_is_multi_or_load_instr_reg_0 : in STD_LOGIC;
    ex_is_multi_or_load_instr_reg_0 : in STD_LOGIC;
    mem_is_multi_or_load_instr_reg_1 : in STD_LOGIC;
    \Using_FPGA.Native_17\ : in STD_LOGIC;
    \Using_FPGA.Native_18\ : in STD_LOGIC;
    of_pause_reg_0 : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\ : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg_0 : in STD_LOGIC;
    ex_exception_no_load_store_mask : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \Using_FPGA.Native_19\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    ex_Write_DCache_decode_reg_0 : in STD_LOGIC;
    ex_Write_ICache_i_reg_0 : in STD_LOGIC;
    ex_op1_cmp_eq : in STD_LOGIC;
    ex_op1_cmp_eq_n5_out : in STD_LOGIC;
    \Using_FPGA.Native_20\ : in STD_LOGIC;
    ex_op1_cmp_eq1 : in STD_LOGIC;
    use_Reg_Neg_DI1_out : in STD_LOGIC;
    force_Val10_out : in STD_LOGIC;
    use_Reg_Neg_S3_out : in STD_LOGIC;
    force12_out : in STD_LOGIC;
    mem_Exception_Taken : in STD_LOGIC;
    ex_atomic_Instruction_Pair0 : in STD_LOGIC;
    ex_move_to_MSR_instr113_out : in STD_LOGIC;
    of_Interrupt : in STD_LOGIC;
    ex_mbar_stall_no_sleep_10 : in STD_LOGIC;
    ex_Exception_Taken : in STD_LOGIC;
    of_set_MSR_IE : in STD_LOGIC;
    p_123_out : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Pause_Ack0 : in STD_LOGIC;
    ex_set_bip : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 106 downto 0 );
    wb_gpr_write_i0 : in STD_LOGIC;
    EX_CMP_Op105_out : in STD_LOGIC;
    EX_Unsigned_Op104_out : in STD_LOGIC;
    EX_Use_Carry103_out : in STD_LOGIC;
    \Using_FPGA.Native_21\ : in STD_LOGIC;
    \Using_FPGA.Native_22\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    ex_enable_sext_shift_i0 : in STD_LOGIC;
    ex_load_alu_carry96_out : in STD_LOGIC;
    ex_load_shift_carry0 : in STD_LOGIC;
    of_Sel_SPR_MSR88_out : in STD_LOGIC;
    ex_Sel_SPR_PVR_reg_0 : in STD_LOGIC;
    wb_gpr_write_dbg0 : in STD_LOGIC;
    of_branch_with_delayslot118_out : in STD_LOGIC;
    ex_delayslot_Instr0 : in STD_LOGIC;
    of_read_imm_reg : in STD_LOGIC;
    Dbg_Clean_Stop0 : in STD_LOGIC;
    of_Sel_SPR_MSR1 : in STD_LOGIC;
    mem_is_multi_or_load_instr0 : in STD_LOGIC;
    ex_is_multi_or_load_instr0 : in STD_LOGIC;
    mem_load_store_access0 : in STD_LOGIC;
    wb_exception_i_reg_0 : in STD_LOGIC;
    flush_pipe : in STD_LOGIC;
    in_delay_slot : in STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg\ : in STD_LOGIC;
    save_pc_next_next_reg_1 : in STD_LOGIC;
    \Performace_Debug_Control.normal_stop_i_reg\ : in STD_LOGIC;
    \Performace_Debug_Control.force_stop_i_reg\ : in STD_LOGIC;
    dbg_halt_reset_mode_reg : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_23\ : in STD_LOGIC;
    \Using_FPGA.Native_24\ : in STD_LOGIC;
    \Using_FPGA.Native_25\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\ : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    of_Take_Interrupt_hold_reg_0 : in STD_LOGIC;
    ex_Take_Intr_or_Exc_reg_1 : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg\ : in STD_LOGIC;
    \Using_FPGA.Native_26\ : in STD_LOGIC;
    ex_set_bip_reg_0 : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    ex_gpr_write : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    ex_is_div_instr_I0 : in STD_LOGIC;
    first_item_reg : in STD_LOGIC;
    first_item : in STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[19]\ : in STD_LOGIC;
    IReady : in STD_LOGIC;
    \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ : in STD_LOGIC;
    new_request : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    of_next_ex_valid : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]_0\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    ex_valid_reg_0 : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_0\ : in STD_LOGIC;
    ex_sleep_i0 : in STD_LOGIC;
    \EX_Op1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \EX_Op2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ex_byte_selects : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ex_gpr_write_addr_reg[3]_0\ : in STD_LOGIC;
    \wb_gpr_write_addr_reg[3]_0\ : in STD_LOGIC;
    \mem_gpr_write_addr_reg[0]_1\ : in STD_LOGIC;
    ex_MSR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_gpr_write_addr_reg[4]_1\ : in STD_LOGIC;
    ex_Interrupt_Brk_combo_reg_1 : in STD_LOGIC;
    \ex_gpr_write_addr_reg[0]_0\ : in STD_LOGIC;
    wb_exception_i_reg_1 : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[0][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[5][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[4][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[3][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[2][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stat_select_reg[1][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wb_instr_reg[0]_0\ : in STD_LOGIC;
    branch_data190_out : in STD_LOGIC;
    \branch_count_reg[0]_0\ : in STD_LOGIC;
    stat0 : in STD_LOGIC;
    branch_count0 : in STD_LOGIC;
    \branch_count_reg[3]_2\ : in STD_LOGIC;
    if_pre_buffer_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    Y : in STD_LOGIC_VECTOR ( 0 to 31 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_jump_nodelay_rst : in STD_LOGIC;
    mem_exception_from_ex_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_Fast_Interrupt.wb_rtid_instr_reg_0\ : in STD_LOGIC;
    \EX_Op2_reg[30]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_33\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Using_FPGA.Native_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti is
  signal \^ex_is_div_instr\ : STD_LOGIC;
  signal \^hibernate\ : STD_LOGIC;
  signal \^i0\ : STD_LOGIC;
  signal \^i4\ : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mb_halted\ : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal \^performace_debug_control.dbg_hit_reg[0]\ : STD_LOGIC;
  signal \^performace_debug_control.ex_brki_hit_reg\ : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_51 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_52 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_53 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_54 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_55 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_56 : STD_LOGIC;
  signal PreFetch_Buffer_I1_n_59 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sleep_decode\ : STD_LOGIC;
  signal \^suspend\ : STD_LOGIC;
  signal \^trace_wb_jump_taken_reg_0\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_1_in4_in\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat113_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/uncond_ds_branch\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_84_in\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_2\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_3\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_4\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_5\ : STD_LOGIC;
  signal \Use_MuxCy[11].OF_Piperun_Stage_n_6\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_1\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_2\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_3\ : STD_LOGIC;
  signal \Use_MuxCy[3].OF_Piperun_Stage_n_4\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \^using_fpga.native_1\ : STD_LOGIC;
  signal \^using_fpga.native_9\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Using_FPGA_2.ex_is_lwx_instr_Inst_n_1\ : STD_LOGIC;
  signal \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\ : STD_LOGIC;
  signal \Using_Fast_Interrupt.Interrupt_Ack[0]_i_1_n_0\ : STD_LOGIC;
  signal \^active_wakeup\ : STD_LOGIC;
  signal \active_wakeup0__0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_12_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_16_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_17_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_24_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_25_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_26_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_27_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_34_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_45_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_48_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_12_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_16_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_17_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_12_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_16_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_17_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_12_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_16_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_17_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_12_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_16_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_17_n_0\ : STD_LOGIC;
  signal \^branch_count165_out\ : STD_LOGIC;
  signal \branch_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \branch_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \^branch_count_reg[3]\ : STD_LOGIC;
  signal \^branch_count_reg[3]_0\ : STD_LOGIC;
  signal \^branch_data_first_reg[0]\ : STD_LOGIC;
  signal \^ex_take_intr_or_exc\ : STD_LOGIC;
  signal ex_Write_DCache_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ex_Write_DCache_decode_cmb : signal is "true";
  signal ex_Write_ICache_i_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_Write_ICache_i_cmb : signal is "true";
  signal \^ex_branch_with_delayslot\ : STD_LOGIC;
  signal \^ex_byte_access\ : STD_LOGIC;
  signal ex_delayslot_Instr : STD_LOGIC;
  signal \^ex_doublet_access\ : STD_LOGIC;
  signal \^ex_first_cycle\ : STD_LOGIC;
  signal ex_gpr_write_dbg : STD_LOGIC;
  signal ex_hibernate_i_i_1_n_0 : STD_LOGIC;
  signal \ex_instr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[10]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[11]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[12]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[13]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[14]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[15]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[16]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[17]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[18]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[19]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[1]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[20]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[21]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[22]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[23]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[24]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[25]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[26]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[27]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[28]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[29]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[30]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[31]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[8]\ : STD_LOGIC;
  signal \ex_instr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ex_is_swx_instr_s\ : STD_LOGIC;
  signal \^ex_jump\ : STD_LOGIC;
  signal \^ex_jump_hold\ : STD_LOGIC;
  signal \^ex_jump_nodelay_reg_0\ : STD_LOGIC;
  signal \^ex_mbar_decode\ : STD_LOGIC;
  signal ex_mbar_decode_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_decode_cmb : signal is "true";
  signal \^ex_mbar_is_sleep\ : STD_LOGIC;
  signal ex_mbar_is_sleep_cmb : STD_LOGIC;
  attribute RTL_KEEP of ex_mbar_is_sleep_cmb : signal is "true";
  signal \^ex_mbar_sleep\ : STD_LOGIC;
  signal ex_mbar_sleep_i_1_n_0 : STD_LOGIC;
  signal ex_mfsmsr_i : STD_LOGIC;
  signal ex_read_imm_reg : STD_LOGIC;
  signal ex_read_imm_reg_1 : STD_LOGIC;
  signal \^ex_reservation\ : STD_LOGIC;
  signal ex_shift_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_sleep_i_i_1_n_0 : STD_LOGIC;
  signal ex_suspend_i_i_1_n_0 : STD_LOGIC;
  signal \^ex_valid\ : STD_LOGIC;
  signal ex_valid_jump : STD_LOGIC;
  attribute RTL_KEEP of ex_valid_jump : signal is "true";
  signal \^ex_valid_keep\ : STD_LOGIC;
  signal \^handle_as_branch\ : STD_LOGIC;
  signal \^if_fetch_in_progress\ : STD_LOGIC;
  signal \^if_fetch_in_progress_reg_0\ : STD_LOGIC;
  signal if_fetch_without_full_or_jump : STD_LOGIC;
  attribute RTL_KEEP of if_fetch_without_full_or_jump : signal is "true";
  signal \^if_missed_fetch\ : STD_LOGIC;
  signal if_pc_incr_carry0 : STD_LOGIC;
  signal if_pc_incr_carry1 : STD_LOGIC;
  signal if_pc_incr_carry3 : STD_LOGIC;
  signal in_delay_slot_i_5_n_0 : STD_LOGIC;
  signal \^in_delay_slot_reg_0\ : STD_LOGIC;
  signal jump_logic_I1_n_11 : STD_LOGIC;
  signal jump_logic_I1_n_12 : STD_LOGIC;
  signal jump_logic_I1_n_13 : STD_LOGIC;
  signal jump_logic_I1_n_14 : STD_LOGIC;
  signal jump_logic_I1_n_15 : STD_LOGIC;
  signal jump_logic_I1_n_16 : STD_LOGIC;
  signal \^keep_jump_taken_with_ds\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal mem_PipeRun_carry_and_n_1 : STD_LOGIC;
  signal mem_PipeRun_carry_and_n_2 : STD_LOGIC;
  signal \^mem_byte_access\ : STD_LOGIC;
  signal \^mem_databus_access\ : STD_LOGIC;
  signal \^mem_databus_write\ : STD_LOGIC;
  signal mem_delayslot_instr : STD_LOGIC;
  signal \^mem_doublet_access\ : STD_LOGIC;
  signal \^mem_exception_from_ex\ : STD_LOGIC;
  signal \^mem_gpr_write\ : STD_LOGIC;
  signal \^mem_gpr_write_addr_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_gpr_write_addr_reg[4]_0\ : STD_LOGIC;
  signal \^mem_gpr_write_dbg\ : STD_LOGIC;
  signal \^mem_gpr_write_reg_0\ : STD_LOGIC;
  signal mem_instr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mem_jump_taken : STD_LOGIC;
  signal mem_read_imm_reg : STD_LOGIC;
  signal mem_read_imm_reg_1 : STD_LOGIC;
  signal mem_rtid_instr : STD_LOGIC;
  signal \^mem_valid_instr\ : STD_LOGIC;
  signal mem_wait_on_ready_N : STD_LOGIC;
  signal of_PVR_Select : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute RTL_KEEP of of_PVR_Select : signal is "true";
  signal of_PipeRun_carry_1 : STD_LOGIC;
  signal of_PipeRun_carry_10 : STD_LOGIC;
  signal of_PipeRun_carry_2 : STD_LOGIC;
  signal of_PipeRun_carry_3 : STD_LOGIC;
  signal of_PipeRun_carry_4 : STD_LOGIC;
  signal of_PipeRun_carry_5 : STD_LOGIC;
  signal of_PipeRun_carry_6 : STD_LOGIC;
  signal of_PipeRun_carry_7 : STD_LOGIC;
  signal of_PipeRun_carry_9 : STD_LOGIC;
  signal of_PipeRun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of of_PipeRun_for_ce : signal is std.standard.true;
  signal of_Sel_SPR_BTR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_BTR : signal is "true";
  signal of_Sel_SPR_EAR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EAR : signal is "true";
  signal of_Sel_SPR_EDR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_EDR : signal is "true";
  signal of_Sel_SPR_ESR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_ESR : signal is "true";
  signal of_Sel_SPR_FSR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_FSR : signal is "true";
  signal of_Sel_SPR_PVR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_PVR : signal is "true";
  signal of_Sel_SPR_SHR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SHR : signal is "true";
  signal of_Sel_SPR_SLR : STD_LOGIC;
  attribute RTL_KEEP of of_Sel_SPR_SLR : signal is "true";
  signal \^of_take_interrupt_hold\ : STD_LOGIC;
  signal \^of_gpr_op1_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_gpr_op3_rd_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^of_imm_data\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^of_instr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^of_predecode\ : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \^of_read_imm_reg_ii\ : STD_LOGIC;
  signal of_set_MSR_IE_hold0 : STD_LOGIC;
  signal of_set_MSR_IE_hold_reg_n_0 : STD_LOGIC;
  signal p_0_in131_in : STD_LOGIC;
  signal p_1_in132_in : STD_LOGIC;
  signal \^p_56_in\ : STD_LOGIC;
  signal \remaining[2]_i_14_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_15_n_0\ : STD_LOGIC;
  signal \remaining[2]_i_16_n_0\ : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal save_pc_next_next_i_2_n_0 : STD_LOGIC;
  signal save_pc_next_next_i_3_n_0 : STD_LOGIC;
  signal \^save_pc_next_next_reg_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_10_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_11_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_12_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_13_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_4_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_6_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_7_n_0\ : STD_LOGIC;
  signal \saved_load_get[0]_i_8_n_0\ : STD_LOGIC;
  signal \^stat116_out\ : STD_LOGIC;
  signal \^wb_exception\ : STD_LOGIC;
  signal \^wb_gpr_wr_dbg\ : STD_LOGIC;
  signal \^wb_gpr_write_addr_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^wb_gpr_write_i\ : STD_LOGIC;
  signal \^wb_ie_rising\ : STD_LOGIC;
  signal \^wb_piperun\ : STD_LOGIC;
  signal \^wb_reset\ : STD_LOGIC;
  signal \^wb_rtid_instr\ : STD_LOGIC;
  signal \^wb_valid_reg_0\ : STD_LOGIC;
  signal \^writems_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LOCKSTEP_Master_Out[7]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Performace_Debug_Control.dbg_brki_hit_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Performace_Debug_Control.dbg_stop_i_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Performace_Debug_Control.dbg_stop_if_delay_i_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of Trace_MB_Halted_INST_0 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Using_FPGA.Native_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \all_statistics_counters[0].request_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_15\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_16\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_21\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_34\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_36\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_37\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \branch_count[0]_i_16\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \branch_count[0]_i_19\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \branch_data[4]_i_4\ : label is "soft_lutpair8";
  attribute KEEP : string;
  attribute KEEP of ex_valid_jump_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ex_valid_jump_reg : label is "no";
  attribute SOFT_HLUTNM of in_delay_slot_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of in_delay_slot_i_5 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \remaining[2]_i_15\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of save_pc_next_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \saved_load_get[0]_i_11\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \saved_load_get[0]_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \saved_load_get[0]_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \saved_load_get[0]_i_5\ : label is "soft_lutpair7";
begin
  EX_Is_Div_Instr <= \^ex_is_div_instr\;
  Hibernate <= \^hibernate\;
  I0 <= \^i0\;
  I4 <= \^i4\;
  LOCKSTEP_Master_Out(1 downto 0) <= \^lockstep_master_out\(1 downto 0);
  MB_Halted(72 downto 0) <= \^mb_halted\(72 downto 0);
  \Performace_Debug_Control.dbg_hit_reg[0]\ <= \^performace_debug_control.dbg_hit_reg[0]\;
  \Performace_Debug_Control.ex_brki_hit_reg\ <= \^performace_debug_control.ex_brki_hit_reg\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  Sleep_Decode <= \^sleep_decode\;
  Suspend <= \^suspend\;
  Trace_WB_Jump_Taken_reg_0 <= \^trace_wb_jump_taken_reg_0\;
  \Using_FPGA.Native\(3 downto 0) <= \^using_fpga.native\(3 downto 0);
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
  \Using_FPGA.Native_1\ <= \^using_fpga.native_1\;
  \Using_FPGA.Native_9\(1 downto 0) <= \^using_fpga.native_9\(1 downto 0);
  \^lopt_8\ <= lopt_1;
  active_wakeup <= \^active_wakeup\;
  branch_count165_out <= \^branch_count165_out\;
  \branch_count_reg[3]\ <= \^branch_count_reg[3]\;
  \branch_count_reg[3]_0\ <= \^branch_count_reg[3]_0\;
  \branch_data_first_reg[0]\ <= \^branch_data_first_reg[0]\;
  ex_Take_Intr_or_Exc <= \^ex_take_intr_or_exc\;
  ex_Write_DCache_decode_cmb <= ex_Write_DCache_decode_reg_0;
  ex_Write_ICache_i_cmb <= ex_Write_ICache_i_reg_0;
  ex_branch_with_delayslot <= \^ex_branch_with_delayslot\;
  ex_byte_access <= \^ex_byte_access\;
  ex_doublet_access <= \^ex_doublet_access\;
  ex_first_cycle <= \^ex_first_cycle\;
  ex_is_swx_instr_s <= \^ex_is_swx_instr_s\;
  ex_jump <= \^ex_jump\;
  ex_jump_hold <= \^ex_jump_hold\;
  ex_jump_nodelay_reg_0 <= \^ex_jump_nodelay_reg_0\;
  ex_mbar_decode <= \^ex_mbar_decode\;
  ex_mbar_decode_cmb <= in0;
  ex_mbar_is_sleep <= \^ex_mbar_is_sleep\;
  ex_mbar_is_sleep_cmb <= \Using_FPGA.Native_19\;
  ex_mbar_sleep <= \^ex_mbar_sleep\;
  ex_reservation <= \^ex_reservation\;
  ex_valid <= \^ex_valid\;
  ex_valid_jump_reg_0 <= ex_valid_jump;
  ex_valid_keep <= \^ex_valid_keep\;
  handle_as_branch <= \^handle_as_branch\;
  if_fetch_in_progress <= \^if_fetch_in_progress\;
  if_fetch_in_progress_reg_0 <= \^if_fetch_in_progress_reg_0\;
  if_fetch_without_full_or_jump <= \Use_Async_Reset.sync_reset_reg\;
  if_missed_fetch <= \^if_missed_fetch\;
  in_delay_slot_reg_0 <= \^in_delay_slot_reg_0\;
  keep_jump_taken_with_ds <= \^keep_jump_taken_with_ds\;
  lopt_10 <= lopt_3;
  lopt_13 <= lopt_6;
  lopt_2 <= lopt_9;
  lopt_4 <= lopt_11;
  lopt_5 <= lopt_12;
  lopt_7 <= lopt_14;
  lopt_8 <= lopt_15;
  mem_byte_access <= \^mem_byte_access\;
  mem_databus_access <= \^mem_databus_access\;
  mem_databus_write <= \^mem_databus_write\;
  mem_doublet_access <= \^mem_doublet_access\;
  mem_exception_from_ex <= \^mem_exception_from_ex\;
  mem_gpr_write <= \^mem_gpr_write\;
  \mem_gpr_write_addr_reg[0]_0\(1 downto 0) <= \^mem_gpr_write_addr_reg[0]_0\(1 downto 0);
  \mem_gpr_write_addr_reg[4]_0\ <= \^mem_gpr_write_addr_reg[4]_0\;
  mem_gpr_write_dbg <= \^mem_gpr_write_dbg\;
  mem_gpr_write_reg_0 <= \^mem_gpr_write_reg_0\;
  mem_valid_instr <= \^mem_valid_instr\;
  of_Take_Interrupt_hold <= \^of_take_interrupt_hold\;
  of_gpr_op1_rd_addr(0 to 4) <= \^of_gpr_op1_rd_addr\(0 to 4);
  of_gpr_op3_rd_addr(0 to 4) <= \^of_gpr_op3_rd_addr\(0 to 4);
  of_imm_data(0 to 15) <= \^of_imm_data\(0 to 15);
  of_instr(5 downto 0) <= \^of_instr\(5 downto 0);
  of_predecode(0 to 10) <= \^of_predecode\(0 to 10);
  of_read_imm_reg_ii <= \^of_read_imm_reg_ii\;
  \out\ <= if_fetch_without_full_or_jump;
  p_56_in <= \^p_56_in\;
  reset_bool_for_rst <= sync_reset;
  save_pc_next_next_reg_0 <= \^save_pc_next_next_reg_0\;
  stat116_out <= \^stat116_out\;
  use_Reg_Neg_S_reg <= of_PipeRun_for_ce;
  wb_exception <= \^wb_exception\;
  wb_gpr_wr_dbg <= \^wb_gpr_wr_dbg\;
  \wb_gpr_write_addr_reg[0]_0\(4 downto 0) <= \^wb_gpr_write_addr_reg[0]_0\(4 downto 0);
  wb_gpr_write_i <= \^wb_gpr_write_i\;
  wb_ie_rising <= \^wb_ie_rising\;
  wb_piperun <= \^wb_piperun\;
  wb_reset <= \^wb_reset\;
  wb_rtid_instr <= \^wb_rtid_instr\;
  wb_valid_reg_0 <= \^wb_valid_reg_0\;
  \writems_reg[1]\ <= \^writems_reg[1]\;
Dbg_Clean_Stop_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => Dbg_Clean_Stop0,
      Q => dbg_clean_stop,
      R => reset_bool_for_rst
    );
\EX_ALU_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_33\(1),
      Q => \MEM_DataBus_Addr_reg[9]_0\(1),
      R => reset_bool_for_rst
    );
\EX_ALU_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_33\(0),
      Q => \MEM_DataBus_Addr_reg[9]_0\(0),
      R => reset_bool_for_rst
    );
EX_CMP_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_CMP_Op105_out,
      Q => ex_cmp_op,
      R => reset_bool_for_rst
    );
EX_SWAP_BYTE_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => p_2_in,
      Q => ex_swap_byte_instr,
      R => reset_bool_for_rst
    );
EX_SWAP_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_22\,
      Q => ex_swap_instr,
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_34\(1),
      Q => \^using_fpga.native_9\(1),
      R => reset_bool_for_rst
    );
\EX_Sext_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_34\(0),
      Q => \^using_fpga.native_9\(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(9),
      Q => ex_shift_op(0),
      R => reset_bool_for_rst
    );
\EX_Shift_Op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(10),
      Q => ex_shift_op(1),
      R => reset_bool_for_rst
    );
EX_Unsigned_Op_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_Unsigned_Op104_out,
      Q => ex_unsigned_op,
      R => reset_bool_for_rst
    );
EX_Use_Carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => EX_Use_Carry103_out,
      Q => ex_use_carry,
      R => reset_bool_for_rst
    );
\LOCKSTEP_Master_Out[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \^mb_halted\(3),
      I3 => \^mb_halted\(4),
      I4 => \^mb_halted\(2),
      I5 => \^wb_exception\,
      O => \^lockstep_master_out\(1)
    );
\LOCKSTEP_Master_Out[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \^wb_exception\,
      I1 => \^mb_halted\(2),
      I2 => \^mb_halted\(4),
      I3 => \^mb_halted\(3),
      I4 => \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\,
      O => \^lockstep_master_out\(0)
    );
MEM_DataBus_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\,
      Q => \^mem_databus_access\,
      R => '0'
    );
\MEM_DataBus_Addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(73),
      Q => \^mb_halted\(69),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(63),
      Q => \^mb_halted\(59),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(62),
      Q => \^mb_halted\(58),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(61),
      Q => \^mb_halted\(57),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(60),
      Q => \^mb_halted\(56),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(59),
      Q => \^mb_halted\(55),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(58),
      Q => \^mb_halted\(54),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(57),
      Q => \^mb_halted\(53),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(56),
      Q => \^mb_halted\(52),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(55),
      Q => \^mb_halted\(51),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(54),
      Q => \^mb_halted\(50),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(72),
      Q => \^mb_halted\(68),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(53),
      Q => \^mb_halted\(49),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(52),
      Q => \^mb_halted\(48),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(51),
      Q => \^mb_halted\(47),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(50),
      Q => \^mb_halted\(46),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(49),
      Q => \^mb_halted\(45),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(48),
      Q => \^mb_halted\(44),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(47),
      Q => \^mb_halted\(43),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(46),
      Q => \^mb_halted\(42),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(45),
      Q => \^mb_halted\(41),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(44),
      Q => \^mb_halted\(40),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(71),
      Q => \^mb_halted\(67),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \EX_Op2_reg[30]\(1),
      Q => \^mb_halted\(39),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \EX_Op2_reg[30]\(0),
      Q => \^mb_halted\(38),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(70),
      Q => \^mb_halted\(66),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(69),
      Q => \^mb_halted\(65),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(68),
      Q => \^mb_halted\(64),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(67),
      Q => \^mb_halted\(63),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(66),
      Q => \^mb_halted\(62),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(65),
      Q => \^mb_halted\(61),
      R => reset_bool_for_rst
    );
\MEM_DataBus_Addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(64),
      Q => \^mb_halted\(60),
      R => reset_bool_for_rst
    );
MEM_DataBus_Read_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(43),
      Q => mem_databus_read,
      R => reset_bool_for_rst
    );
MEM_DataBus_Write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => D(42),
      Q => \^mem_databus_write\,
      R => reset_bool_for_rst
    );
MEM_Sel_MEM_Res_I_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_Sel_SPR_PVR_reg_0,
      Q => MEM_Sel_MEM_Res,
      S => reset_bool_for_rst
    );
M_AXI_DP_ARVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002F2"
    )
        port map (
      I0 => new_request,
      I1 => \^mem_databus_write\,
      I2 => D(39),
      I3 => M_AXI_DP_ARREADY,
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_ARVALID_i_reg
    );
M_AXI_DP_AWVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008F8"
    )
        port map (
      I0 => \^mem_databus_write\,
      I1 => new_request,
      I2 => D(41),
      I3 => M_AXI_DP_AWREADY,
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_AWVALID_i_reg
    );
M_AXI_DP_WVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008F8"
    )
        port map (
      I0 => \^mem_databus_write\,
      I1 => new_request,
      I2 => D(40),
      I3 => M_AXI_DP_WREADY,
      I4 => reset_bool_for_rst,
      O => M_AXI_DP_WVALID_i_reg
    );
PC_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti
     port map (
      CI => if_pc_incr_carry3,
      Clk => Clk,
      D(31 downto 0) => D(105 downto 74),
      E(0) => \Use_MuxCy[3].OF_Piperun_Stage_n_1\,
      I0101_out => I0101_out,
      I0105_out => I0105_out,
      I0109_out => I0109_out,
      I0113_out => I0113_out,
      I0117_out => I0117_out,
      I0121_out => I0121_out,
      I0125_out => I0125_out,
      I013_out => I013_out,
      I017_out => I017_out,
      I021_out => I021_out,
      I025_out => I025_out,
      I029_out => I029_out,
      I033_out => I033_out,
      I037_out => I037_out,
      I041_out => I041_out,
      I045_out => I045_out,
      I049_out => I049_out,
      I053_out => I053_out,
      I057_out => I057_out,
      I05_out => I05_out,
      I061_out => I061_out,
      I065_out => I065_out,
      I069_out => I069_out,
      I073_out => I073_out,
      I077_out => I077_out,
      I081_out => I081_out,
      I085_out => I085_out,
      I089_out => I089_out,
      I093_out => I093_out,
      I097_out => I097_out,
      I09_out => I09_out,
      I0_1 => I0_1,
      I1103_out => I1103_out,
      I1107_out => I1107_out,
      I1111_out => I1111_out,
      I1115_out => I1115_out,
      I1119_out => I1119_out,
      I111_out => I111_out,
      I1123_out => I1123_out,
      I115_out => I115_out,
      I119_out => I119_out,
      I123_out => I123_out,
      I127_out => I127_out,
      I131_out => I131_out,
      I135_out => I135_out,
      I139_out => I139_out,
      I13_out => I13_out,
      I143_out => I143_out,
      I147_out => I147_out,
      I151_out => I151_out,
      I155_out => I155_out,
      I159_out => I159_out,
      I163_out => I163_out,
      I167_out => I167_out,
      I171_out => I171_out,
      I175_out => I175_out,
      I179_out => I179_out,
      I17_out => I17_out,
      I183_out => I183_out,
      I187_out => I187_out,
      I191_out => I191_out,
      I195_out => I195_out,
      I199_out => I199_out,
      I1_2 => I1_2,
      O => O,
      O56_out => O56_out,
      Q(31 downto 0) => \^q\(31 downto 0),
      \Using_FPGA.Native\(31 downto 0) => \Using_FPGA.Native_10\(31 downto 0),
      \Using_FPGA.Native_0\(31 downto 0) => \Using_FPGA.Native_12\(31 downto 0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_32\(0),
      addr(0) => \^using_fpga.native\(3),
      addr(1) => if_pre_buffer_addr(0),
      if_missed_fetch_reg => \^using_fpga.native_0\,
      \if_pc_reg[10]_0\ => \if_pc_reg[10]\,
      \if_pc_reg[11]_0\ => \if_pc_reg[11]\,
      \if_pc_reg[12]_0\ => \if_pc_reg[12]\,
      \if_pc_reg[13]_0\ => \if_pc_reg[13]\,
      \if_pc_reg[14]_0\ => \if_pc_reg[14]\,
      \if_pc_reg[15]_0\ => \if_pc_reg[15]\,
      \if_pc_reg[16]_0\ => \if_pc_reg[16]\,
      \if_pc_reg[17]_0\ => \if_pc_reg[17]\,
      \if_pc_reg[18]_0\ => \if_pc_reg[18]\,
      \if_pc_reg[19]_0\ => \if_pc_reg[19]\,
      \if_pc_reg[1]_0\ => \if_pc_reg[1]\,
      \if_pc_reg[20]_0\ => \if_pc_reg[20]\,
      \if_pc_reg[21]_0\ => \if_pc_reg[21]\,
      \if_pc_reg[22]_0\ => \if_pc_reg[22]\,
      \if_pc_reg[23]_0\ => \if_pc_reg[23]\,
      \if_pc_reg[24]_0\ => \if_pc_reg[24]\,
      \if_pc_reg[25]_0\ => \if_pc_reg[25]\,
      \if_pc_reg[26]_0\ => \if_pc_reg[26]\,
      \if_pc_reg[27]_0\ => \if_pc_reg[27]\,
      \if_pc_reg[28]_0\ => \if_pc_reg[28]\,
      \if_pc_reg[2]_0\ => \if_pc_reg[2]\,
      \if_pc_reg[3]_0\ => \if_pc_reg[3]\,
      \if_pc_reg[4]_0\ => \if_pc_reg[4]\,
      \if_pc_reg[5]_0\ => \if_pc_reg[5]\,
      \if_pc_reg[6]_0\ => \if_pc_reg[6]\,
      \if_pc_reg[7]_0\ => \if_pc_reg[7]\,
      \if_pc_reg[8]_0\ => \if_pc_reg[8]\,
      \if_pc_reg[9]_0\ => \if_pc_reg[9]\,
      lopt => \^lopt_5\,
      lopt_1 => \^lopt_6\,
      lopt_2 => \^lopt_7\,
      of_pause_reg => of_PipeRun_for_ce,
      of_pc(0 to 31) => of_pc(0 to 31),
      sync_reset => reset_bool_for_rst
    );
Pause_Ack_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause_Ack0,
      Q => Pause_Ack,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.dbg_brki_hit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^mb_halted\(3),
      I1 => \^mb_halted\(4),
      I2 => \^mb_halted\(2),
      I3 => \^wb_exception\,
      O => \^performace_debug_control.dbg_hit_reg[0]\
    );
\Performace_Debug_Control.dbg_state_nohalt_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => dbg_halt_reset_mode_reg,
      I1 => \^mb_halted\(3),
      I2 => \^mb_halted\(4),
      I3 => \^mb_halted\(2),
      I4 => \^wb_exception\,
      I5 => reset_bool_for_rst,
      O => \Performace_Debug_Control.dbg_freeze_nohalt_reg\
    );
\Performace_Debug_Control.dbg_stop_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \^wb_exception\,
      I2 => \^mb_halted\(2),
      I3 => \^mb_halted\(4),
      I4 => \^mb_halted\(3),
      O => dbg_stop_i
    );
\Performace_Debug_Control.dbg_stop_if_delay_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF7F"
    )
        port map (
      I0 => \^wb_exception\,
      I1 => \^mb_halted\(2),
      I2 => \^mb_halted\(4),
      I3 => \^mb_halted\(3),
      I4 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      O => \^if_fetch_in_progress_reg_0\
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0EFE0E"
    )
        port map (
      I0 => \^performace_debug_control.dbg_hit_reg[0]\,
      I1 => dbg_halt_reset_mode_reg,
      I2 => reset_bool_for_rst,
      I3 => Reset_Mode(0),
      I4 => Reset_Mode(1),
      O => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\
    );
PreFetch_Buffer_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti
     port map (
      Clk => Clk,
      D(31 downto 26) => \^of_instr\(5 downto 0),
      D(25) => \^of_gpr_op3_rd_addr\(0),
      D(24) => \^of_gpr_op3_rd_addr\(1),
      D(23) => \^of_gpr_op3_rd_addr\(2),
      D(22) => \^of_gpr_op3_rd_addr\(3),
      D(21) => \^of_gpr_op3_rd_addr\(4),
      D(20) => \^of_gpr_op1_rd_addr\(0),
      D(19) => \^of_gpr_op1_rd_addr\(1),
      D(18) => \^of_gpr_op1_rd_addr\(2),
      D(17) => \^of_gpr_op1_rd_addr\(3),
      D(16) => \^of_gpr_op1_rd_addr\(4),
      D(15) => \^of_imm_data\(0),
      D(14) => \^of_imm_data\(1),
      D(13) => \^of_imm_data\(2),
      D(12) => \^of_imm_data\(3),
      D(11) => \^of_imm_data\(4),
      D(10) => \^of_imm_data\(5),
      D(9) => \^of_imm_data\(6),
      D(8) => \^of_imm_data\(7),
      D(7) => \^of_imm_data\(8),
      D(6) => \^of_imm_data\(9),
      D(5) => \^of_imm_data\(10),
      D(4) => \^of_imm_data\(11),
      D(3) => \^of_imm_data\(12),
      D(2) => \^of_imm_data\(13),
      D(1) => \^of_imm_data\(14),
      D(0) => \^of_imm_data\(15),
      \EX_ALU_Op_reg[0]\ => \EX_ALU_Op_reg[0]_0\,
      \EX_Branch_CMP_Op1_reg[31]\ => \EX_Branch_CMP_Op1_reg[31]\,
      \EX_Branch_CMP_Op1_reg[31]_0\ => \EX_Branch_CMP_Op1_reg[31]_0\,
      EX_Is_Div_Instr => \^ex_is_div_instr\,
      \EX_Op3_reg[31]\ => \EX_Op3_reg[31]\,
      \EX_Op3_reg[31]_0\ => \EX_Op3_reg[31]_0\,
      \EX_Op3_reg[31]_1\ => \EX_Op3_reg[31]_1\,
      I0101_out_16 => I0101_out_16,
      I0105_out_14 => I0105_out_14,
      I0109_out_12 => I0109_out_12,
      I0113_out_10 => I0113_out_10,
      I0117_out_8 => I0117_out_8,
      I0121_out_6 => I0121_out_6,
      I0125_out_4 => I0125_out_4,
      I0129_out => I0129_out,
      I0133_out => I0133_out,
      I0137_out => I0137_out,
      I013_out_60 => I013_out_60,
      I0141_out => I0141_out,
      I0145_out => I0145_out,
      I0149_out => I0149_out,
      I0153_out => I0153_out,
      I0157_out => I0157_out,
      I0161_out => I0161_out,
      I0165_out => I0165_out,
      I0169_out => I0169_out,
      I017_out_58 => I017_out_58,
      I021_out_56 => I021_out_56,
      I025_out_54 => I025_out_54,
      I029_out_52 => I029_out_52,
      I033_out_50 => I033_out_50,
      I037_out_48 => I037_out_48,
      I041_out_46 => I041_out_46,
      I045_out_44 => I045_out_44,
      I049_out_42 => I049_out_42,
      I053_out_40 => I053_out_40,
      I057_out_38 => I057_out_38,
      I05_out_64 => I05_out_64,
      I061_out_36 => I061_out_36,
      I065_out_34 => I065_out_34,
      I069_out_32 => I069_out_32,
      I073_out_30 => I073_out_30,
      I077_out_28 => I077_out_28,
      I081_out_26 => I081_out_26,
      I085_out_24 => I085_out_24,
      I089_out_22 => I089_out_22,
      I093_out_20 => I093_out_20,
      I097_out_18 => I097_out_18,
      I09_out_62 => I09_out_62,
      I0_66 => I0_66,
      I1103_out_15 => I1103_out_15,
      I1107_out_13 => I1107_out_13,
      I1111_out_11 => I1111_out_11,
      I1115_out_9 => I1115_out_9,
      I1119_out_7 => I1119_out_7,
      I111_out_61 => I111_out_61,
      I1123_out_5 => I1123_out_5,
      I1127_out => I1127_out,
      I1131_out => I1131_out,
      I1135_out => I1135_out,
      I1139_out => I1139_out,
      I1143_out => I1143_out,
      I1147_out => I1147_out,
      I1151_out => I1151_out,
      I1155_out => I1155_out,
      I1159_out => I1159_out,
      I115_out_59 => I115_out_59,
      I1163_out => I1163_out,
      I1167_out => I1167_out,
      I119_out_57 => I119_out_57,
      I123_out_55 => I123_out_55,
      I127_out_53 => I127_out_53,
      I131_out_51 => I131_out_51,
      I135_out_49 => I135_out_49,
      I139_out_47 => I139_out_47,
      I13_out_65 => I13_out_65,
      I143_out_45 => I143_out_45,
      I147_out_43 => I147_out_43,
      I151_out_41 => I151_out_41,
      I155_out_39 => I155_out_39,
      I159_out_37 => I159_out_37,
      I163_out_35 => I163_out_35,
      I167_out_33 => I167_out_33,
      I171_out_31 => I171_out_31,
      I175_out_29 => I175_out_29,
      I179_out_27 => I179_out_27,
      I17_out_63 => I17_out_63,
      I183_out_25 => I183_out_25,
      I187_out_23 => I187_out_23,
      I191_out_21 => I191_out_21,
      I195_out_19 => I195_out_19,
      I199_out_17 => I199_out_17,
      I1_67 => I1_67,
      I4_3 => I4_3,
      I5 => I5,
      IReady => IReady,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(0),
      \Performace_Debug_Control.dbg_freeze_nohalt_reg\ => \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      \Performace_Debug_Control.ex_brki_hit_reg\ => \^performace_debug_control.ex_brki_hit_reg\,
      Q(1 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(4 downto 3),
      \Serial_Dbg_Intf.control_reg_reg[8]\(0) => \Serial_Dbg_Intf.control_reg_reg[8]\(0),
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ => \Serial_Dbg_Intf.if_debug_ready_i_reg_0\,
      \Using_FPGA.Native\ => \^using_fpga.native\(0),
      \Using_FPGA.Native_0\ => \^using_fpga.native\(1),
      \Using_FPGA.Native_1\ => \^using_fpga.native_0\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_2\ => \^using_fpga.native\(2),
      \Using_FPGA.Native_3\(42 downto 0) => \Using_FPGA.Native_11\(42 downto 0),
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_30\,
      addr(0) => \^using_fpga.native\(3),
      ex_Exception_Taken => ex_Exception_Taken,
      ex_alu_sel_logic_i_reg => PreFetch_Buffer_I1_n_56,
      ex_branch_with_delayslot_i => ex_branch_with_delayslot_i,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      ex_gpr_write => ex_gpr_write,
      \ex_gpr_write_addr_reg[0]\ => \ex_gpr_write_addr_reg[0]_0\,
      \ex_gpr_write_addr_reg[3]\ => \ex_gpr_write_addr_reg[3]_0\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_dbg_reg => PreFetch_Buffer_I1_n_55,
      ex_gpr_write_reg => PreFetch_Buffer_I1_n_52,
      ex_gpr_write_reg_0 => \^mem_gpr_write_reg_0\,
      ex_is_div_instr_I0 => ex_is_div_instr_I0,
      ex_is_div_instr_I_reg => PreFetch_Buffer_I1_n_54,
      ex_jump_hold_reg => \^ex_jump\,
      ex_jump_nodelay_reg => \^ex_jump_nodelay_reg_0\,
      ex_sel_alu_i_reg => PreFetch_Buffer_I1_n_59,
      ex_valid_reg => \^ex_valid\,
      flush_pipe => flush_pipe,
      if_fetch_in_progress => \^if_fetch_in_progress\,
      if_fetch_in_progress_reg => PreFetch_Buffer_I1_n_51,
      if_missed_fetch => \^if_missed_fetch\,
      if_pre_buffer_addr(0) => if_pre_buffer_addr(0),
      \in\(32) => Y(0),
      \in\(31) => Y(1),
      \in\(30) => Y(2),
      \in\(29) => Y(3),
      \in\(28) => Y(4),
      \in\(27) => Y(5),
      \in\(26) => Y(6),
      \in\(25) => Y(7),
      \in\(24) => Y(8),
      \in\(23) => Y(9),
      \in\(22) => Y(10),
      \in\(21) => Y(21),
      \in\(20) => Y(22),
      \in\(19) => Y(23),
      \in\(18) => Y(24),
      \in\(17) => Y(25),
      \in\(16) => Y(26),
      \in\(15) => Y(27),
      \in\(14) => Y(28),
      \in\(13) => Y(29),
      \in\(12) => Y(30),
      \in\(11) => Y(31),
      \in\(10) => \in\(0),
      \in\(9) => Y(11),
      \in\(8) => Y(12),
      \in\(7) => Y(13),
      \in\(6) => Y(14),
      \in\(5) => Y(15),
      \in\(4) => Y(16),
      \in\(3) => Y(17),
      \in\(2) => Y(18),
      \in\(1) => Y(19),
      \in\(0) => Y(20),
      mem_exception_from_ex => \^mem_exception_from_ex\,
      \mem_gpr_write_addr_reg[0]\ => \mem_gpr_write_addr_reg[0]_1\,
      \mem_gpr_write_addr_reg[4]\ => \mem_gpr_write_addr_reg[4]_1\,
      mem_gpr_write_reg => \^mem_gpr_write\,
      mem_valid_reg => \^mem_valid_instr\,
      of_Take_Interrupt_hold_reg => of_Take_Interrupt_hold_reg_0,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_pause_reg => of_PipeRun_for_ce,
      of_predecode(0 to 10) => \^of_predecode\(0 to 10),
      of_read_imm_reg_ii => \^of_read_imm_reg_ii\,
      of_read_imm_reg_ii_reg => PreFetch_Buffer_I1_n_53,
      of_valid => of_valid,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^if_fetch_in_progress_reg_0\,
      wb_exception_i_reg_0 => \^wb_exception\,
      wb_exception_i_reg_1 => wb_exception_i_reg_1,
      \wb_exception_kind_i_reg[30]\ => \^performace_debug_control.dbg_hit_reg[0]\,
      \wb_gpr_write_addr_reg[3]\ => \wb_gpr_write_addr_reg[3]_0\
    );
Sleep_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => Sleep_Out,
      O => Sleep
    );
Trace_MB_Halted_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \^mb_halted\(3),
      I2 => \^mb_halted\(4),
      I3 => \^mb_halted\(2),
      I4 => \^wb_exception\,
      O => \^mb_halted\(72)
    );
Trace_Reg_Write_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAAA"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]_0\,
      I1 => \^wb_exception\,
      I2 => \^wb_gpr_write_i\,
      I3 => \^wb_valid_reg_0\,
      I4 => \^wb_reset\,
      O => \^mb_halted\(5)
    );
Trace_WB_Jump_Taken_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_jump_taken,
      Q => \^mb_halted\(1),
      R => reset_bool_for_rst
    );
\Use_MuxCy[10].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and
     port map (
      \Using_FPGA.Native\ => \Using_FPGA.Native_18\,
      lopt => lopt_29,
      lopt_1 => lopt_30,
      lopt_2 => of_pause_reg_0,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_carry_2 => of_PipeRun_carry_2
    );
\Use_MuxCy[11].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_56
     port map (
      \Performace_Debug_Control.force_stop_i_reg\ => \Performace_Debug_Control.force_stop_i_reg\,
      \Performace_Debug_Control.normal_stop_i_reg\ => \Performace_Debug_Control.normal_stop_i_reg\,
      \Serial_Dbg_Intf.control_reg_reg[8]\ => \^performace_debug_control.ex_brki_hit_reg\,
      ex_Take_Intr_or_Exc => \^ex_take_intr_or_exc\,
      ex_Take_Intr_or_Exc_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_3\,
      ex_first_cycle_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_5\,
      ex_jump_hold_reg => \^ex_jump\,
      ex_jump_nodelay_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_6\,
      ex_jump_nodelay_reg_0 => \^ex_jump_nodelay_reg_0\,
      ex_valid_keep => \^ex_valid_keep\,
      ex_valid_keep_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_4\,
      if_jump_nodelay_rst => if_jump_nodelay_rst,
      lopt => lopt_29,
      lopt_1 => lopt_30,
      of_PipeRun_carry_1 => of_PipeRun_carry_1,
      of_PipeRun_for_ce => of_PipeRun_for_ce,
      of_Take_Interrupt_hold => \^of_take_interrupt_hold\,
      of_Take_Interrupt_hold_reg => \Use_MuxCy[11].OF_Piperun_Stage_n_2\,
      of_Take_Interrupt_hold_reg_0 => of_Take_Interrupt_hold_reg_0,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_next_ex_valid => of_next_ex_valid,
      of_pause_reg => of_pause_reg_0,
      p_37_out => p_37_out,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_exception\
    );
\Use_MuxCy[1].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_57
     port map (
      lopt => lopt_13,
      lopt_1 => lopt_14,
      lopt_2 => lopt_15,
      mem_valid_reg => \^trace_wb_jump_taken_reg_0\,
      of_PipeRun_carry_10 => of_PipeRun_carry_10
    );
\Use_MuxCy[2].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_58
     port map (
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg_0,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      lopt_3 => lopt_19,
      lopt_4 => lopt_20,
      lopt_5 => of_pipe_ctrl_reg0,
      lopt_6 => lopt_21,
      lopt_7 => lopt_22,
      lopt_8 => A,
      of_PipeRun_carry_10 => of_PipeRun_carry_10,
      of_PipeRun_carry_9 => of_PipeRun_carry_9
    );
\Use_MuxCy[3].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_59
     port map (
      E(0) => \Use_MuxCy[3].OF_Piperun_Stage_n_1\,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg\ => \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\,
      Q(2 downto 0) => \^mb_halted\(4 downto 2),
      \Using_FPGA.Native\ => \^using_fpga.native_1\,
      ex_Interrupt_Brk_combo_reg => ex_Interrupt_Brk_combo_reg_1,
      \ex_gpr_write_addr_reg[4]\ => \^mem_gpr_write_addr_reg[4]_0\,
      ex_gpr_write_dbg => ex_gpr_write_dbg,
      ex_gpr_write_reg => \^mem_gpr_write_reg_0\,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      mem_gpr_write_dbg => \^mem_gpr_write_dbg\,
      mem_gpr_write_dbg_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_3\,
      mem_gpr_write_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_2\,
      mem_gpr_write_reg_0 => \^mem_gpr_write\,
      of_PipeRun_carry_9 => of_PipeRun_carry_9,
      of_pause_reg => of_PipeRun_for_ce,
      of_set_MSR_IE_hold_reg => \Use_MuxCy[3].OF_Piperun_Stage_n_4\,
      of_set_MSR_IE_hold_reg_0 => of_set_MSR_IE_hold_reg_n_0,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_exception\
    );
\Use_MuxCy[4].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_60
     port map (
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      lopt => lopt_19,
      lopt_1 => lopt_20,
      of_PipeRun_carry_7 => of_PipeRun_carry_7,
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0
    );
\Use_MuxCy[5].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_61
     port map (
      A => A,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      of_PipeRun_carry_6 => of_PipeRun_carry_6,
      of_PipeRun_carry_7 => of_PipeRun_carry_7
    );
\Use_MuxCy[6].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_62
     port map (
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => ex_is_multi_or_load_instr_reg_0,
      lopt_3 => lopt_25,
      lopt_4 => lopt_26,
      lopt_5 => mem_is_multi_or_load_instr_reg_1,
      lopt_6 => lopt_27,
      lopt_7 => lopt_28,
      lopt_8 => \Using_FPGA.Native_17\,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg_0,
      of_PipeRun_carry_5 => of_PipeRun_carry_5,
      of_PipeRun_carry_6 => of_PipeRun_carry_6
    );
\Use_MuxCy[7].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_63
     port map (
      ex_is_multi_or_load_instr_reg => ex_is_multi_or_load_instr_reg_0,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      of_PipeRun_carry_4 => of_PipeRun_carry_4,
      of_PipeRun_carry_5 => of_PipeRun_carry_5
    );
\Use_MuxCy[8].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_64
     port map (
      lopt => lopt_25,
      lopt_1 => lopt_26,
      mem_is_multi_or_load_instr_reg => mem_is_multi_or_load_instr_reg_1,
      of_PipeRun_carry_3 => of_PipeRun_carry_3,
      of_PipeRun_carry_4 => of_PipeRun_carry_4
    );
\Use_MuxCy[9].OF_Piperun_Stage\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_65
     port map (
      \Using_FPGA.Native\ => \Using_FPGA.Native_17\,
      lopt => lopt_27,
      lopt_1 => lopt_28,
      of_PipeRun_carry_2 => of_PipeRun_carry_2,
      of_PipeRun_carry_3 => of_PipeRun_carry_3
    );
\Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE
     port map (
      Clk => Clk,
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\,
      Q2_out => Q2_out,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_66
     port map (
      Clk => Clk,
      Q0_out => Q0_out,
      ex_Interrupt_Brk_combo_reg => ex_Interrupt_Brk_combo_reg_0,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_67
     port map (
      Clk => Clk,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      ex_exception_no_load_store_mask => ex_exception_no_load_store_mask,
      sync_reset => reset_bool_for_rst,
      \wb_exception_kind_i_reg[31]\ => \wb_exception_kind_i_reg[31]_0\
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mb_halted\(4),
      O => I1
    );
\Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E222A2A00000000"
    )
        port map (
      I0 => \EX_Op1_reg[0]\(1),
      I1 => \^using_fpga.native_9\(0),
      I2 => ex_shift_op(0),
      I3 => ex_MSR(0),
      I4 => ex_shift_op(1),
      I5 => \^using_fpga.native_9\(1),
      O => \Using_FPGA.Native_8\
    );
\Using_FPGA_2.ex_byte_access_i_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_68
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_14\,
      mem_byte_access_reg => \^ex_byte_access\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_doublet_access_i_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_69
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_15\,
      mem_doublet_access_reg => \^ex_doublet_access\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_load_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_70
     port map (
      Clk => Clk,
      D235_out => D235_out,
      ex_is_load_instr_s => ex_is_load_instr_s,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_lwx_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_71
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_27\,
      \Using_LWX_SWX_instr.ex_reservation_reg\ => \Using_FPGA_2.ex_is_lwx_instr_Inst_n_1\,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      ex_is_swx_instr_s => \^ex_is_swx_instr_s\,
      ex_reservation => \^ex_reservation\,
      ex_set_bip_reg => ex_set_bip_reg_0,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_is_swx_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_72
     port map (
      Clk => Clk,
      D237_out => D237_out,
      MEM_DataBus_Access_reg => \Using_FPGA_2.ex_is_swx_instr_Inst_n_1\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_27\,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      ex_is_swx_instr_s => \^ex_is_swx_instr_s\,
      mem_databus_access => \^mem_databus_access\,
      mem_valid_reg => \^trace_wb_jump_taken_reg_0\,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_load_store_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_73
     port map (
      Clk => Clk,
      D239_out => D239_out,
      ex_load_store_instr_s => ex_load_store_instr_s,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_2.ex_reverse_mem_access_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_74
     port map (
      \Byte_Enable[1]\(1 downto 0) => \^mb_halted\(71 downto 70),
      Clk => Clk,
      D243_out => D243_out,
      \EX_Op1_reg[31]\(0) => \EX_Op1_reg[0]\(0),
      \EX_Op2_reg[31]\(0) => \EX_Op2_reg[31]\(0),
      \Using_FPGA.Native_0\ => \^ex_byte_access\,
      \Using_FPGA.Native_1\ => \^ex_doublet_access\,
      ex_byte_selects(0) => ex_byte_selects(0),
      ex_reverse_mem_access => ex_reverse_mem_access,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_75
     port map (
      Clk => Clk,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_13\,
      ex_clear_MSR_BIP_instr_s => ex_clear_MSR_BIP_instr_s,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_3.of_clear_MSR_BIP_hold_Inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR
     port map (
      Clk => Clk,
      of_clear_MSR_BIP_hold_cmb92_out => of_clear_MSR_BIP_hold_cmb92_out,
      of_clear_MSR_BIP_hold_s => of_clear_MSR_BIP_hold_s,
      sync_reset => reset_bool_for_rst
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10\
     port map (
      O_0 => O_0,
      Q(1 downto 0) => \^mem_gpr_write_addr_reg[0]_0\(1 downto 0),
      \ex_gpr_write_addr_reg[2]\ => \^i4\,
      of_predecode(2) => \^of_predecode\(1),
      of_predecode(1) => \^of_predecode\(2),
      of_predecode(0) => \^of_predecode\(3)
    );
\Using_FPGA_4.of_read_ex_write_op1_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12\
     port map (
      \ex_gpr_write_addr_reg[3]\ => \^i0\,
      \ex_gpr_write_addr_reg[4]\ => \^mem_gpr_write_addr_reg[4]_0\,
      ex_gpr_write_reg => \^mem_gpr_write_reg_0\,
      ex_valid_reg => \^ex_valid\,
      of_predecode(1) => \^of_predecode\(4),
      of_predecode(0) => \^of_predecode\(5),
      of_read_ex_write_op1_conflict_part2 => of_read_ex_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized18\
     port map (
      Q(1 downto 0) => \^mem_gpr_write_addr_reg[0]_0\(1 downto 0),
      \ex_gpr_write_addr_reg[2]\ => \^i4\,
      of_predecode(2) => \^of_predecode\(6),
      of_predecode(1) => \^of_predecode\(7),
      of_predecode(0) => \^of_predecode\(8),
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op2_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20\
     port map (
      \ex_gpr_write_addr_reg[3]\ => \^i0\,
      \ex_gpr_write_addr_reg[4]\ => \^mem_gpr_write_addr_reg[4]_0\,
      ex_gpr_write_reg => \^mem_gpr_write_reg_0\,
      ex_valid_reg => \^ex_valid\,
      of_predecode(1) => \^of_predecode\(9),
      of_predecode(0) => \^of_predecode\(10),
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized26\
     port map (
      D(2) => \^of_gpr_op3_rd_addr\(0),
      D(1) => \^of_gpr_op3_rd_addr\(1),
      D(0) => \^of_gpr_op3_rd_addr\(2),
      Q(1 downto 0) => \^mem_gpr_write_addr_reg[0]_0\(1 downto 0),
      \ex_gpr_write_addr_reg[2]\ => \^i4\,
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1
    );
\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized28\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      \ex_gpr_write_addr_reg[3]\ => \^i0\,
      \ex_gpr_write_addr_reg[4]\ => \^mem_gpr_write_addr_reg[4]_0\,
      ex_gpr_write_reg => \^mem_gpr_write_reg_0\,
      ex_valid_reg => \^ex_valid\,
      of_read_ex_write_op3_conflict_part2 => of_read_ex_write_op3_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized14\
     port map (
      Q(2 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(4 downto 2),
      of_predecode(2) => \^of_predecode\(1),
      of_predecode(1) => \^of_predecode\(2),
      of_predecode(0) => \^of_predecode\(3),
      of_read_mem_write_op1_conflict_part1 => of_read_mem_write_op1_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op1_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized16\
     port map (
      Q(1 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(1 downto 0),
      mem_gpr_write_reg => \^mem_gpr_write\,
      mem_valid_reg => \^mem_valid_instr\,
      of_predecode(1) => \^of_predecode\(4),
      of_predecode(0) => \^of_predecode\(5),
      of_read_mem_write_op1_conflict_part2 => of_read_mem_write_op1_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22\
     port map (
      Q(2 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(4 downto 2),
      of_predecode(2) => \^of_predecode\(6),
      of_predecode(1) => \^of_predecode\(7),
      of_predecode(0) => \^of_predecode\(8),
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op2_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized24\
     port map (
      Q(1 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(1 downto 0),
      mem_gpr_write_reg => \^mem_gpr_write\,
      mem_valid_reg => \^mem_valid_instr\,
      of_predecode(1) => \^of_predecode\(9),
      of_predecode(0) => \^of_predecode\(10),
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized30\
     port map (
      D(2) => \^of_gpr_op3_rd_addr\(0),
      D(1) => \^of_gpr_op3_rd_addr\(1),
      D(0) => \^of_gpr_op3_rd_addr\(2),
      Q(2 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(4 downto 2),
      of_read_mem_write_op3_conflict_part1 => of_read_mem_write_op3_conflict_part1
    );
\Using_FPGA_4.of_read_mem_write_op3_conflict_INST2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized32\
     port map (
      D(1) => \^of_gpr_op3_rd_addr\(3),
      D(0) => \^of_gpr_op3_rd_addr\(4),
      Q(1 downto 0) => \^wb_gpr_write_addr_reg[0]_0\(1 downto 0),
      mem_gpr_write_reg => \^mem_gpr_write\,
      mem_valid_reg => \^mem_valid_instr\,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2
    );
\Using_Fast_Interrupt.Interrupt_Ack[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005444"
    )
        port map (
      I0 => \wb_exception_kind_i_reg[28]_0\,
      I1 => \^wb_ie_rising\,
      I2 => \^wb_valid_reg_0\,
      I3 => \^wb_rtid_instr\,
      I4 => reset_bool_for_rst,
      O => \Using_Fast_Interrupt.Interrupt_Ack[0]_i_1_n_0\
    );
\Using_Fast_Interrupt.Interrupt_Ack_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_Fast_Interrupt.Interrupt_Ack[0]_i_1_n_0\,
      Q => Interrupt_Ack(0),
      R => '0'
    );
\Using_Fast_Interrupt.Interrupt_Ack_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_Fast_Interrupt.wb_rtid_instr_reg_0\,
      Q => Interrupt_Ack(1),
      R => reset_bool_for_rst
    );
\Using_Fast_Interrupt.mem_rtid_instr_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => of_set_MSR_IE,
      Q => mem_rtid_instr,
      R => '0'
    );
\Using_Fast_Interrupt.wb_ie_rising_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => p_123_out,
      Q => \^wb_ie_rising\,
      R => '0'
    );
\Using_Fast_Interrupt.wb_rtid_instr_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_rtid_instr,
      Q => \^wb_rtid_instr\,
      R => '0'
    );
\Using_LWX_SWX_instr.ex_reservation_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Using_FPGA_2.ex_is_lwx_instr_Inst_n_1\,
      Q => \^ex_reservation\,
      R => '0'
    );
\Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_76
     port map (
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ => \Performace_Debug_Control.dbg_stop_if_delay_i_reg\,
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\
    );
WB_Byte_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^mem_byte_access\,
      Q => wb_byte_access,
      R => reset_bool_for_rst
    );
WB_DelaySlot_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_delayslot_instr,
      Q => \^mb_halted\(0),
      R => reset_bool_for_rst
    );
WB_Doublet_Access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^mem_doublet_access\,
      Q => wb_doublet_access,
      R => reset_bool_for_rst
    );
WB_PC_Valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^mem_valid_instr\,
      Q => wb_pc_valid,
      R => reset_bool_for_rst
    );
WB_Read_Imm_Reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_read_imm_reg_1,
      Q => wb_read_imm_reg_1,
      R => reset_bool_for_rst
    );
WB_Read_Imm_Reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_read_imm_reg,
      Q => wb_read_imm_reg,
      R => reset_bool_for_rst
    );
active_wakeup0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => wakeup_i(0),
      I1 => wakeup_i(1),
      I2 => \^hibernate\,
      I3 => \^suspend\,
      I4 => \^sleep_decode\,
      O => \active_wakeup0__0\
    );
active_wakeup_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \active_wakeup0__0\,
      Q => \^active_wakeup\,
      R => reset_bool_for_rst
    );
\all_statistics_counters[0].request_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[0][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[0].request_i_12_n_0\
    );
\all_statistics_counters[0].request_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[0][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[0][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[0].ready_reg\
    );
\all_statistics_counters[0].request_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[0][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[0][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[0].request_i_16_n_0\
    );
\all_statistics_counters[0].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[0][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[0][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[0].request_i_17_n_0\
    );
\all_statistics_counters[0].request_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[0].request_i_12_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[0][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[0][2]\(0),
      I5 => \stat_select_reg[0][2]\(1),
      O => \all_statistics_counters[0].ready_reg_1\
    );
\all_statistics_counters[0].request_reg_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[0].request_i_16_n_0\,
      I1 => \all_statistics_counters[0].request_i_17_n_0\,
      O => \all_statistics_counters[0].ready_reg_0\,
      S => \stat_select_reg[0][2]\(2)
    );
\all_statistics_counters[1].request_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[1][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[1].request_i_13_n_0\
    );
\all_statistics_counters[1].request_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/uncond_ds_branch\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\
    );
\all_statistics_counters[1].request_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_26_n_0\,
      I1 => \all_statistics_counters[1].request_i_27_n_0\,
      I2 => \^in_delay_slot_reg_0\,
      I3 => \^mb_halted\(11),
      I4 => \^mb_halted\(12),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\
    );
\all_statistics_counters[1].request_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => \^stat116_out\,
      O => stat3_out
    );
\all_statistics_counters[1].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200200020002000"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => in_delay_slot_i_5_n_0,
      I2 => \^mb_halted\(33),
      I3 => \^mb_halted\(34),
      I4 => \^mb_halted\(35),
      I5 => \^mb_halted\(32),
      O => \all_statistics_counters[1].ready_reg_3\
    );
\all_statistics_counters[1].request_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^mb_halted\(32),
      I1 => \^mb_halted\(36),
      I2 => \^mb_halted\(33),
      I3 => \^mb_halted\(35),
      I4 => \^in_delay_slot_reg_0\,
      I5 => \wb_instr_reg[0]_0\,
      O => \all_statistics_counters[2].ready_reg_4\
    );
\all_statistics_counters[1].request_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => \^mb_halted\(11),
      I2 => \^mb_halted\(12),
      I3 => \all_statistics_counters[1].request_i_27_n_0\,
      O => stat22_out
    );
\all_statistics_counters[1].request_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \^wb_exception\,
      I2 => \^wb_valid_reg_0\,
      I3 => \^mb_halted\(4),
      O => \all_statistics_counters[1].ready_reg\
    );
\all_statistics_counters[1].request_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[1][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[1][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[1].ready_reg_0\
    );
\all_statistics_counters[1].request_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[1][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[1][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[1].request_i_24_n_0\
    );
\all_statistics_counters[1].request_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[1][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[1][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[1].request_i_25_n_0\
    );
\all_statistics_counters[1].request_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mb_halted\(7),
      I1 => \^mb_halted\(8),
      I2 => \^mb_halted\(9),
      I3 => \^mb_halted\(10),
      O => \all_statistics_counters[1].request_i_26_n_0\
    );
\all_statistics_counters[1].request_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^mb_halted\(32),
      I1 => \^mb_halted\(34),
      I2 => \^mb_halted\(36),
      I3 => \^mb_halted\(37),
      I4 => \^mb_halted\(35),
      I5 => \^mb_halted\(33),
      O => \all_statistics_counters[1].request_i_27_n_0\
    );
\all_statistics_counters[1].request_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_45_n_0\,
      I1 => in_delay_slot,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_1_in4_in\,
      I3 => \^mb_halted\(27),
      I4 => \^in_delay_slot_reg_0\,
      O => stat6_out
    );
\all_statistics_counters[1].request_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^wb_valid_reg_0\,
      I1 => \^wb_exception\,
      I2 => \^mb_halted\(2),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I4 => \^mb_halted\(4),
      I5 => \^mb_halted\(3),
      O => \all_statistics_counters[2].ready_reg\
    );
\all_statistics_counters[1].request_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => \^mb_halted\(36),
      I2 => \^mb_halted\(37),
      O => \all_statistics_counters[1].request_i_34_n_0\
    );
\all_statistics_counters[1].request_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440400000000"
    )
        port map (
      I0 => \^mb_halted\(36),
      I1 => \^mb_halted\(37),
      I2 => \^mb_halted\(16),
      I3 => \^mb_halted\(35),
      I4 => \^mb_halted\(34),
      I5 => \^in_delay_slot_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\
    );
\all_statistics_counters[1].request_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => D(0),
      I1 => \^in_delay_slot_reg_0\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat113_out\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\
    );
\all_statistics_counters[1].request_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat113_out\,
      I1 => D(1),
      I2 => \^in_delay_slot_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\
    );
\all_statistics_counters[1].request_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080880"
    )
        port map (
      I0 => D(1),
      I1 => \^in_delay_slot_reg_0\,
      I2 => D(2),
      I3 => D(5),
      I4 => D(4),
      I5 => D(3),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\
    );
\all_statistics_counters[1].request_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008008000000"
    )
        port map (
      I0 => D(1),
      I1 => \^in_delay_slot_reg_0\,
      I2 => D(2),
      I3 => D(4),
      I4 => D(5),
      I5 => D(3),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\
    );
\all_statistics_counters[1].request_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => D(1),
      I1 => \^in_delay_slot_reg_0\,
      I2 => D(3),
      I3 => D(2),
      I4 => D(4),
      I5 => D(5),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\
    );
\all_statistics_counters[1].request_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008080000"
    )
        port map (
      I0 => \^in_delay_slot_reg_0\,
      I1 => \^mb_halted\(34),
      I2 => in_delay_slot_i_5_n_0,
      I3 => \^mb_halted\(35),
      I4 => \^mb_halted\(33),
      I5 => \^mb_halted\(32),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7)
    );
\all_statistics_counters[1].request_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0116000000000000"
    )
        port map (
      I0 => D(2),
      I1 => D(5),
      I2 => D(4),
      I3 => D(3),
      I4 => D(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\
    );
\all_statistics_counters[1].request_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240000000000000"
    )
        port map (
      I0 => D(2),
      I1 => D(4),
      I2 => D(5),
      I3 => D(3),
      I4 => D(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\
    );
\all_statistics_counters[1].request_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => D(3),
      I1 => D(2),
      I2 => D(4),
      I3 => D(5),
      I4 => D(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\
    );
\all_statistics_counters[1].request_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mb_halted\(31),
      I1 => \^mb_halted\(30),
      I2 => \^mb_halted\(28),
      I3 => \^mb_halted\(29),
      O => \all_statistics_counters[1].request_i_45_n_0\
    );
\all_statistics_counters[1].request_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^mb_halted\(33),
      I1 => \^mb_halted\(34),
      I2 => \^mb_halted\(35),
      I3 => \^mb_halted\(37),
      I4 => \^mb_halted\(36),
      I5 => \^mb_halted\(32),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_1_in4_in\
    );
\all_statistics_counters[1].request_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^mb_halted\(26),
      I1 => \^mb_halted\(25),
      I2 => \^mb_halted\(23),
      I3 => \^mb_halted\(24),
      I4 => \^mb_halted\(22),
      I5 => \all_statistics_counters[1].request_i_48_n_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat113_out\
    );
\all_statistics_counters[1].request_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^mb_halted\(35),
      I1 => \^mb_halted\(21),
      I2 => \^mb_halted\(18),
      I3 => \^mb_halted\(17),
      I4 => \^mb_halted\(20),
      I5 => \^mb_halted\(19),
      O => \all_statistics_counters[1].request_i_48_n_0\
    );
\all_statistics_counters[1].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_13_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[1][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[1][2]\(0),
      I5 => \stat_select_reg[1][2]\(1),
      O => \all_statistics_counters[1].ready_reg_2\
    );
\all_statistics_counters[1].request_reg_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[1].request_i_24_n_0\,
      I1 => \all_statistics_counters[1].request_i_25_n_0\,
      O => \all_statistics_counters[1].ready_reg_1\,
      S => \stat_select_reg[1][2]\(2)
    );
\all_statistics_counters[2].request_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[2][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[2].request_i_12_n_0\
    );
\all_statistics_counters[2].request_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[2][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[2][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[2].ready_reg_1\
    );
\all_statistics_counters[2].request_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[2][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[2][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[2].request_i_16_n_0\
    );
\all_statistics_counters[2].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[2][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[2][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[2].request_i_17_n_0\
    );
\all_statistics_counters[2].request_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[2].request_i_12_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[2][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[2][2]\(0),
      I5 => \stat_select_reg[2][2]\(1),
      O => \all_statistics_counters[2].ready_reg_3\
    );
\all_statistics_counters[2].request_reg_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[2].request_i_16_n_0\,
      I1 => \all_statistics_counters[2].request_i_17_n_0\,
      O => \all_statistics_counters[2].ready_reg_2\,
      S => \stat_select_reg[2][2]\(2)
    );
\all_statistics_counters[3].request_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[3][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[3].request_i_12_n_0\
    );
\all_statistics_counters[3].request_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[3][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[3][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[3].ready_reg\
    );
\all_statistics_counters[3].request_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[3][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[3][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[3].request_i_16_n_0\
    );
\all_statistics_counters[3].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[3][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[3][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[3].request_i_17_n_0\
    );
\all_statistics_counters[3].request_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[3].request_i_12_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[3][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[3][2]\(0),
      I5 => \stat_select_reg[3][2]\(1),
      O => \all_statistics_counters[3].ready_reg_1\
    );
\all_statistics_counters[3].request_reg_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[3].request_i_16_n_0\,
      I1 => \all_statistics_counters[3].request_i_17_n_0\,
      O => \all_statistics_counters[3].ready_reg_0\,
      S => \stat_select_reg[3][2]\(2)
    );
\all_statistics_counters[4].request_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[4][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[4].request_i_12_n_0\
    );
\all_statistics_counters[4].request_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[4][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[4][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[4].ready_reg\
    );
\all_statistics_counters[4].request_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[4][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[4][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[4].request_i_16_n_0\
    );
\all_statistics_counters[4].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[4][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[4][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[4].request_i_17_n_0\
    );
\all_statistics_counters[4].request_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[4].request_i_12_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[4][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[4][2]\(0),
      I5 => \stat_select_reg[4][2]\(1),
      O => \all_statistics_counters[4].ready_reg_1\
    );
\all_statistics_counters[4].request_reg_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[4].request_i_16_n_0\,
      I1 => \all_statistics_counters[4].request_i_17_n_0\,
      O => \all_statistics_counters[4].ready_reg_0\,
      S => \stat_select_reg[4][2]\(2)
    );
\all_statistics_counters[5].request_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => \stat_select_reg[5][2]\(0),
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^in_delay_slot_reg_0\,
      I4 => \^mb_halted\(1),
      O => \all_statistics_counters[5].request_i_12_n_0\
    );
\all_statistics_counters[5].request_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_34_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat25_out\,
      I2 => \stat_select_reg[5][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat28_out\,
      I4 => \stat_select_reg[5][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat30_out\,
      O => \all_statistics_counters[5].ready_reg\
    );
\all_statistics_counters[5].request_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0110_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0108_out\,
      I2 => \stat_select_reg[5][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0106_out\,
      I4 => \stat_select_reg[5][2]\(0),
      I5 => \^in_delay_slot_reg_0\,
      O => \all_statistics_counters[5].request_i_16_n_0\
    );
\all_statistics_counters[5].request_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat\(7),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0116_out\,
      I2 => \stat_select_reg[5][2]\(1),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0114_out\,
      I4 => \stat_select_reg[5][2]\(0),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat0112_out\,
      O => \all_statistics_counters[5].request_i_17_n_0\
    );
\all_statistics_counters[5].request_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC00000"
    )
        port map (
      I0 => \all_statistics_counters[5].request_i_12_n_0\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat12_out\,
      I2 => \stat_select_reg[5][2]\(2),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat16_out\,
      I4 => \stat_select_reg[5][2]\(0),
      I5 => \stat_select_reg[5][2]\(1),
      O => \all_statistics_counters[5].ready_reg_1\
    );
\all_statistics_counters[5].request_reg_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \all_statistics_counters[5].request_i_16_n_0\,
      I1 => \all_statistics_counters[5].request_i_17_n_0\,
      O => \all_statistics_counters[5].ready_reg_0\,
      S => \stat_select_reg[5][2]\(2)
    );
\branch_count[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000CC004000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(0),
      I1 => \^save_pc_next_next_reg_0\,
      I2 => \^mb_halted\(32),
      I3 => \branch_count[0]_i_16_n_0\,
      I4 => \^mb_halted\(33),
      I5 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      O => \^handle_as_branch\
    );
\branch_count[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(1),
      I1 => \^save_pc_next_next_reg_0\,
      I2 => \branch_count[0]_i_17_n_0\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      O => \^branch_count_reg[3]_0\
    );
\branch_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FF"
    )
        port map (
      I0 => D(6),
      I1 => \^save_pc_next_next_reg_0\,
      I2 => first_item_reg,
      I3 => \^handle_as_branch\,
      O => \branch_count_reg[0]\
    );
\branch_count[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^mb_halted\(35),
      I1 => \^mb_halted\(37),
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(36),
      O => \branch_count[0]_i_16_n_0\
    );
\branch_count[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAABABABA"
    )
        port map (
      I0 => D(1),
      I1 => \branch_count[0]_i_19_n_0\,
      I2 => \^mb_halted\(32),
      I3 => \^mb_halted\(35),
      I4 => \^mb_halted\(21),
      I5 => \^mb_halted\(16),
      O => \branch_count[0]_i_17_n_0\
    );
\branch_count[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBBB0000"
    )
        port map (
      I0 => \saved_load_get[0]_i_10_n_0\,
      I1 => \^mb_halted\(31),
      I2 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      I3 => \^branch_count_reg[3]\,
      I4 => \^save_pc_next_next_reg_0\,
      I5 => \saved_load_get[0]_i_8_n_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\
    );
\branch_count[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^mb_halted\(33),
      I1 => \^mb_halted\(34),
      I2 => \^mb_halted\(37),
      I3 => \^mb_halted\(36),
      O => \branch_count[0]_i_19_n_0\
    );
\branch_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \Serial_Dbg_Intf.stopped_i_reg\,
      I1 => reset_bool_for_rst,
      I2 => branch_count0,
      I3 => \branch_count[0]_i_9_n_0\,
      I4 => \^handle_as_branch\,
      I5 => \^branch_count_reg[3]_0\,
      O => \branch_count_reg[3]_1\
    );
\branch_count[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^mb_halted\(35),
      I1 => \^mb_halted\(37),
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(36),
      I4 => \^mb_halted\(33),
      I5 => \^mb_halted\(32),
      O => \^branch_count_reg[3]\
    );
\branch_count[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888C8C8C8C8C8C8"
    )
        port map (
      I0 => first_item_reg,
      I1 => \^save_pc_next_next_reg_0\,
      I2 => \^wb_exception\,
      I3 => \^mb_halted\(3),
      I4 => \^mb_halted\(4),
      I5 => \^mb_halted\(2),
      O => \branch_count[0]_i_9_n_0\
    );
\branch_data[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => first_item_reg,
      I1 => D(6),
      I2 => \^save_pc_next_next_reg_0\,
      I3 => \^handle_as_branch\,
      O => \branch_data_reg[2]\
    );
\branch_data_first[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF08FFFFFF"
    )
        port map (
      I0 => \^mb_halted\(2),
      I1 => \^mb_halted\(4),
      I2 => \^mb_halted\(3),
      I3 => \^wb_exception\,
      I4 => \^save_pc_next_next_reg_0\,
      I5 => first_item_reg,
      O => \^branch_data_first_reg[0]\
    );
\data_rd_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(22),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(38),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(15)
    );
\data_rd_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(12),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(28),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(5)
    );
\data_rd_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(11),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(27),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(4)
    );
\data_rd_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(10),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(26),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(3)
    );
\data_rd_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(9),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(25),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(2)
    );
\data_rd_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(8),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(24),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(1)
    );
\data_rd_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(7),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(23),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(0)
    );
\data_rd_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(21),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(37),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(14)
    );
\data_rd_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(20),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(36),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(13)
    );
\data_rd_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(19),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(35),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(12)
    );
\data_rd_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(18),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(34),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(11)
    );
\data_rd_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(17),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(33),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(10)
    );
\data_rd_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(16),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(32),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(9)
    );
\data_rd_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(15),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(31),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(8)
    );
\data_rd_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(14),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(30),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(7)
    );
\data_rd_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => D(13),
      I1 => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\,
      I2 => \^wb_gpr_wr_dbg\,
      I3 => D(29),
      I4 => read_register_MSR_1_reg,
      O => \data_rd_reg_reg[0]\(6)
    );
ex_Interrupt_Brk_combo_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Interrupt,
      Q => ex_Interrupt_i,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_BTR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_BTR,
      Q => ex_Sel_SPR_BTR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EAR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EAR,
      Q => ex_Sel_SPR_EAR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_EDR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_EDR,
      Q => ex_Sel_SPR_EDR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_ESR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_ESR,
      Q => ex_Sel_SPR_ESR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_FSR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_FSR,
      Q => ex_Sel_SPR_FSR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_PVR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_PVR,
      Q => ex_Sel_SPR_PVR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SHR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SHR,
      Q => ex_Sel_SPR_SHR,
      R => reset_bool_for_rst
    );
ex_Sel_SPR_SLR_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_SLR,
      Q => ex_Sel_SPR_SLR,
      R => reset_bool_for_rst
    );
ex_Take_Intr_or_Exc_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_3\,
      Q => \^ex_take_intr_or_exc\,
      R => '0'
    );
ex_Write_DCache_decode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_Write_DCache_decode_cmb,
      Q => ex_write_dcache_instr,
      R => reset_bool_for_rst
    );
ex_Write_ICache_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_Write_ICache_i_cmb,
      Q => ex_Write_ICache_i,
      R => reset_bool_for_rst
    );
ex_alu_sel_logic_i_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_56,
      Q => EX_ALU_Sel_Logic,
      S => reset_bool_for_rst
    );
ex_atomic_Instruction_Pair_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_atomic_Instruction_Pair0,
      Q => ex_atomic_Instruction_Pair,
      R => reset_bool_for_rst
    );
ex_branch_with_delayslot_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_branch_with_delayslot118_out,
      Q => \^ex_branch_with_delayslot\,
      R => reset_bool_for_rst
    );
ex_delayslot_Instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_delayslot_Instr0,
      Q => ex_delayslot_Instr,
      R => reset_bool_for_rst
    );
ex_enable_alu_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \Using_FPGA.Native_21\,
      Q => EX_Enable_ALU,
      R => reset_bool_for_rst
    );
ex_enable_sext_shift_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_enable_sext_shift_i0,
      Q => ex_Enable_Sext_Shift,
      R => reset_bool_for_rst
    );
ex_first_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_5\,
      Q => \^ex_first_cycle\,
      R => '0'
    );
\ex_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => \^mem_gpr_write_addr_reg[0]_0\(1),
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => \^mem_gpr_write_addr_reg[0]_0\(0),
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => \^i4\,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => \^i0\,
      R => reset_bool_for_rst
    );
\ex_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => \^mem_gpr_write_addr_reg[4]_0\,
      R => reset_bool_for_rst
    );
ex_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_55,
      Q => ex_gpr_write_dbg,
      R => '0'
    );
ex_gpr_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_52,
      Q => \^mem_gpr_write_reg_0\,
      R => '0'
    );
ex_hibernate_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^hibernate\,
      I1 => ex_sleep_i0,
      I2 => p_1_in132_in,
      I3 => \^active_wakeup\,
      I4 => reset_bool_for_rst,
      O => ex_hibernate_i_i_1_n_0
    );
ex_hibernate_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_hibernate_i_i_1_n_0,
      Q => \^hibernate\,
      R => '0'
    );
\ex_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(5),
      Q => \ex_instr_reg_n_0_[0]\,
      R => '0'
    );
\ex_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(4),
      Q => \ex_instr_reg_n_0_[10]\,
      R => '0'
    );
\ex_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(0),
      Q => \ex_instr_reg_n_0_[11]\,
      R => '0'
    );
\ex_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(1),
      Q => \ex_instr_reg_n_0_[12]\,
      R => '0'
    );
\ex_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(2),
      Q => \ex_instr_reg_n_0_[13]\,
      R => '0'
    );
\ex_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(3),
      Q => \ex_instr_reg_n_0_[14]\,
      R => '0'
    );
\ex_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op1_rd_addr\(4),
      Q => \ex_instr_reg_n_0_[15]\,
      R => '0'
    );
\ex_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(0),
      Q => \ex_instr_reg_n_0_[16]\,
      R => '0'
    );
\ex_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(1),
      Q => \ex_instr_reg_n_0_[17]\,
      R => '0'
    );
\ex_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(2),
      Q => \ex_instr_reg_n_0_[18]\,
      R => '0'
    );
\ex_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(3),
      Q => \ex_instr_reg_n_0_[19]\,
      R => '0'
    );
\ex_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(4),
      Q => \ex_instr_reg_n_0_[1]\,
      R => '0'
    );
\ex_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(4),
      Q => \ex_instr_reg_n_0_[20]\,
      R => '0'
    );
\ex_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(5),
      Q => \ex_instr_reg_n_0_[21]\,
      R => '0'
    );
\ex_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(6),
      Q => \ex_instr_reg_n_0_[22]\,
      R => '0'
    );
\ex_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(7),
      Q => \ex_instr_reg_n_0_[23]\,
      R => '0'
    );
\ex_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(8),
      Q => \ex_instr_reg_n_0_[24]\,
      R => '0'
    );
\ex_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(9),
      Q => \ex_instr_reg_n_0_[25]\,
      R => '0'
    );
\ex_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(10),
      Q => \ex_instr_reg_n_0_[26]\,
      R => '0'
    );
\ex_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(11),
      Q => \ex_instr_reg_n_0_[27]\,
      R => '0'
    );
\ex_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(12),
      Q => \ex_instr_reg_n_0_[28]\,
      R => '0'
    );
\ex_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(13),
      Q => \ex_instr_reg_n_0_[29]\,
      R => '0'
    );
\ex_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(3),
      Q => \ex_instr_reg_n_0_[2]\,
      R => '0'
    );
\ex_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(14),
      Q => \ex_instr_reg_n_0_[30]\,
      R => '0'
    );
\ex_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_imm_data\(15),
      Q => \ex_instr_reg_n_0_[31]\,
      R => '0'
    );
\ex_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(2),
      Q => \ex_instr_reg_n_0_[3]\,
      R => '0'
    );
\ex_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(1),
      Q => \ex_instr_reg_n_0_[4]\,
      R => '0'
    );
\ex_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(0),
      Q => \ex_instr_reg_n_0_[5]\,
      R => '0'
    );
\ex_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(0),
      Q => p_1_in132_in,
      R => '0'
    );
\ex_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(1),
      Q => p_0_in131_in,
      R => '0'
    );
\ex_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(2),
      Q => \ex_instr_reg_n_0_[8]\,
      R => '0'
    );
\ex_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_gpr_op3_rd_addr\(3),
      Q => \ex_instr_reg_n_0_[9]\,
      R => '0'
    );
ex_is_div_instr_I_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_54,
      Q => \^ex_is_div_instr\,
      R => '0'
    );
ex_is_multi_instr2_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_MSR1,
      Q => ex_is_multi_instr2,
      R => reset_bool_for_rst
    );
ex_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_is_multi_or_load_instr0,
      Q => ex_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
ex_jump_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_11,
      Q => \^ex_jump_hold\,
      R => '0'
    );
ex_jump_nodelay_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_6\,
      Q => \^ex_jump_nodelay_reg_0\,
      R => '0'
    );
ex_load_alu_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_load_alu_carry96_out,
      Q => \Using_FPGA.Native_7\,
      R => reset_bool_for_rst
    );
ex_load_shift_carry_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_load_shift_carry0,
      Q => ex_load_shift_carry,
      R => reset_bool_for_rst
    );
ex_mbar_decode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_decode_cmb,
      Q => \^ex_mbar_decode\,
      R => reset_bool_for_rst
    );
ex_mbar_is_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_is_sleep_cmb,
      Q => \^ex_mbar_is_sleep\,
      R => reset_bool_for_rst
    );
ex_mbar_sleep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
        port map (
      I0 => \^ex_mbar_sleep\,
      I1 => ex_valid_reg_0,
      I2 => \^ex_mbar_decode\,
      I3 => \^ex_mbar_is_sleep\,
      I4 => \^ex_first_cycle\,
      I5 => \Use_Async_Reset.sync_reset_reg_0\,
      O => ex_mbar_sleep_i_1_n_0
    );
ex_mbar_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_sleep_i_1_n_0,
      Q => \^ex_mbar_sleep\,
      R => '0'
    );
ex_mbar_stall_no_sleep_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_mbar_stall_no_sleep_10,
      Q => ex_mbar_stall_no_sleep_1,
      R => reset_bool_for_rst
    );
ex_mfsmsr_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_Sel_SPR_MSR88_out,
      Q => ex_mfsmsr_i,
      R => reset_bool_for_rst
    );
ex_move_to_MSR_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_move_to_MSR_instr113_out,
      Q => ex_move_to_MSR_instr,
      R => reset_bool_for_rst
    );
\ex_opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(5),
      Q => of_set_MSR_IE_hold_reg_0(5),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(4),
      Q => of_set_MSR_IE_hold_reg_0(4),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(3),
      Q => of_set_MSR_IE_hold_reg_0(3),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(2),
      Q => of_set_MSR_IE_hold_reg_0(2),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(1),
      Q => of_set_MSR_IE_hold_reg_0(1),
      R => reset_bool_for_rst
    );
\ex_opcode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => \^of_instr\(0),
      Q => of_set_MSR_IE_hold_reg_0(0),
      R => reset_bool_for_rst
    );
ex_read_imm_reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_read_imm_reg,
      Q => ex_read_imm_reg_1,
      R => reset_bool_for_rst
    );
ex_read_imm_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_read_imm_reg,
      Q => ex_read_imm_reg,
      R => reset_bool_for_rst
    );
ex_sel_alu_i_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => PreFetch_Buffer_I1_n_59,
      Q => ex_sel_alu,
      S => reset_bool_for_rst
    );
ex_set_MSR_IE_instr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^mem_gpr_write_addr_reg[4]_0\,
      I1 => ex_Interrupt_Brk_combo_reg_1,
      I2 => of_set_MSR_IE_hold_reg_n_0,
      O => of_set_MSR_IE_hold0
    );
ex_set_MSR_IE_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => of_set_MSR_IE_hold0,
      Q => ex_set_MSR_IE_instr,
      R => reset_bool_for_rst
    );
ex_set_bip_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_PipeRun_for_ce,
      D => ex_set_bip,
      Q => \Using_FPGA.Native_6\,
      R => reset_bool_for_rst
    );
ex_sleep_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^sleep_decode\,
      I1 => ex_sleep_i0,
      I2 => p_0_in131_in,
      I3 => \^active_wakeup\,
      I4 => reset_bool_for_rst,
      O => ex_sleep_i_i_1_n_0
    );
ex_sleep_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_sleep_i_i_1_n_0,
      Q => \^sleep_decode\,
      R => '0'
    );
ex_suspend_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => \^suspend\,
      I1 => ex_sleep_i0,
      I2 => p_1_in132_in,
      I3 => p_0_in131_in,
      I4 => \^active_wakeup\,
      I5 => reset_bool_for_rst,
      O => ex_suspend_i_i_1_n_0
    );
ex_suspend_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_suspend_i_i_1_n_0,
      Q => \^suspend\,
      R => '0'
    );
ex_valid_jump_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_15,
      Q => ex_valid_jump,
      R => '0'
    );
ex_valid_keep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_4\,
      Q => \^ex_valid_keep\,
      R => '0'
    );
ex_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_14,
      Q => \^ex_valid\,
      R => '0'
    );
first_item_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555500000000"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I1 => \^mb_halted\(3),
      I2 => \^mb_halted\(4),
      I3 => \^mb_halted\(2),
      I4 => \^wb_exception\,
      I5 => \^wb_valid_reg_0\,
      O => \^save_pc_next_next_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_FSR
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SLR
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(3)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_ESR
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_SHR
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EAR
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_EDR
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_PVR
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_Sel_SPR_BTR
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => of_PVR_Select(1)
    );
if_fetch_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_51,
      Q => \^if_fetch_in_progress\,
      R => '0'
    );
if_missed_fetch_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_12,
      Q => \^if_missed_fetch\,
      R => '0'
    );
if_pc_incr_carry_and_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_77
     port map (
      if_pc_incr_carry0 => if_pc_incr_carry0,
      if_valid => if_valid,
      lopt => \^lopt_1\,
      lopt_1 => \^lopt_2\,
      lopt_2 => \Performace_Debug_Control.dbg_stop_if_delay_i_reg\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => if_fetch_for_timing_optimization1,
      lopt_6 => \^lopt_5\,
      lopt_7 => \^lopt_6\,
      lopt_8 => \^q\(2),
      lopt_9 => \^lopt_7\
    );
if_pc_incr_carry_and_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_78
     port map (
      CI => if_pc_incr_carry3,
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_pc_incr_carry1 => if_pc_incr_carry1,
      lopt => \^lopt_3\,
      lopt_1 => \^lopt_4\
    );
in_delay_slot_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFFFEA000000"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/uncond_ds_branch\,
      I1 => \^stat116_out\,
      I2 => \^mb_halted\(31),
      I3 => \^if_fetch_in_progress_reg_0\,
      I4 => \^in_delay_slot_reg_0\,
      I5 => in_delay_slot,
      O => in_delay_slot_reg
    );
in_delay_slot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030200000002000"
    )
        port map (
      I0 => \^mb_halted\(35),
      I1 => in_delay_slot_i_5_n_0,
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(32),
      I4 => \^mb_halted\(33),
      I5 => \^mb_halted\(26),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/uncond_ds_branch\
    );
in_delay_slot_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^mb_halted\(34),
      I1 => \^mb_halted\(36),
      I2 => \^mb_halted\(37),
      I3 => \^mb_halted\(32),
      I4 => \^mb_halted\(33),
      O => \^stat116_out\
    );
in_delay_slot_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^wb_valid_reg_0\,
      I1 => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      I2 => \^wb_exception\,
      O => \^in_delay_slot_reg_0\
    );
in_delay_slot_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mb_halted\(36),
      I1 => \^mb_halted\(37),
      O => in_delay_slot_i_5_n_0
    );
jump_logic_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic
     port map (
      Clk => Clk,
      D(0) => D(106),
      DI => DI,
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(1),
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\,
      S => S,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \Serial_Dbg_Intf.if_debug_ready_i_reg\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_20\,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg_0,
      ex_branch_with_delayslot => \^ex_branch_with_delayslot\,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      ex_jump_hold => \^ex_jump_hold\,
      ex_jump_hold_reg => \^ex_jump\,
      ex_jump_hold_reg_0 => jump_logic_I1_n_11,
      ex_jump_hold_reg_1 => ex_jump_hold_reg_0,
      ex_jump_q => ex_jump_q,
      ex_jump_q_reg_0 => ex_jump_q_reg,
      ex_jump_wanted => ex_jump_wanted,
      ex_op1_cmp_eq => ex_op1_cmp_eq,
      ex_op1_cmp_eq1 => ex_op1_cmp_eq1,
      ex_op1_cmp_eq_n5_out => ex_op1_cmp_eq_n5_out,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      ex_valid_jump_reg => jump_logic_I1_n_15,
      ex_valid_jump_reg_0 => ex_valid_jump,
      ex_valid_reg => jump_logic_I1_n_14,
      ex_valid_reg_0 => \^ex_valid\,
      force12_out => force12_out,
      force2 => force2,
      force_Val10_out => force_Val10_out,
      force_Val2_N => force_Val2_N,
      force_jump2 => force_jump2,
      if_missed_fetch => \^if_missed_fetch\,
      if_missed_fetch_reg => jump_logic_I1_n_12,
      keep_jump_taken_with_ds => \^keep_jump_taken_with_ds\,
      keep_jump_taken_with_ds_reg => jump_logic_I1_n_13,
      lopt => lopt,
      mem_jump_taken_reg => jump_logic_I1_n_16,
      of_next_ex_valid => of_next_ex_valid,
      of_pause_reg => of_PipeRun_for_ce,
      sync_reset => reset_bool_for_rst,
      use_Reg_Neg_DI1_out => use_Reg_Neg_DI1_out,
      use_Reg_Neg_S3_out => use_Reg_Neg_S3_out,
      wb_exception_i_reg => \^wb_exception\
    );
keep_jump_taken_with_ds_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => jump_logic_I1_n_13,
      Q => \^keep_jump_taken_with_ds\,
      R => '0'
    );
mem_PipeRun_carry_and: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_79
     port map (
      \Performace_Debug_Control.dbg_state_nohalt_reg\ => \Performace_Debug_Control.dbg_state_nohalt_reg\,
      Q(2 downto 0) => \^mb_halted\(4 downto 2),
      Trace_WB_Jump_Taken_reg => \^trace_wb_jump_taken_reg_0\,
      \all_statistics_counters[2].ready_reg\ => \all_statistics_counters[2].ready_reg_0\,
      ex_Take_Intr_or_Exc_reg => ex_Take_Intr_or_Exc_reg_1,
      ex_branch_with_delayslot_reg => \^using_fpga.native_1\,
      flush_pipe => flush_pipe,
      lopt => lopt_10,
      lopt_1 => lopt_11,
      lopt_2 => lopt_12,
      mem_exception_from_ex => \^mem_exception_from_ex\,
      mem_valid_reg => mem_PipeRun_carry_and_n_1,
      mem_valid_reg_0 => \^mem_valid_instr\,
      mem_wait_on_ready_N => mem_wait_on_ready_N,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => \^wb_exception\,
      wb_piperun => \^wb_piperun\,
      wb_valid_reg => mem_PipeRun_carry_and_n_2,
      wb_valid_reg_0 => \^wb_valid_reg_0\
    );
mem_Write_DCache_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => wb_exception_i_reg_0,
      Q => mem_Write_DCache,
      R => reset_bool_for_rst
    );
mem_byte_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^ex_byte_access\,
      Q => \^mem_byte_access\,
      R => reset_bool_for_rst
    );
mem_delayslot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_delayslot_Instr,
      Q => mem_delayslot_instr,
      R => reset_bool_for_rst
    );
mem_doublet_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^ex_doublet_access\,
      Q => \^mem_doublet_access\,
      R => reset_bool_for_rst
    );
mem_exception_from_ex_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_Exception_Taken,
      Q => \^mem_exception_from_ex\,
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^mem_gpr_write_addr_reg[0]_0\(1),
      Q => \^wb_gpr_write_addr_reg[0]_0\(4),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^mem_gpr_write_addr_reg[0]_0\(0),
      Q => \^wb_gpr_write_addr_reg[0]_0\(3),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^i4\,
      Q => \^wb_gpr_write_addr_reg[0]_0\(2),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^i0\,
      Q => \^wb_gpr_write_addr_reg[0]_0\(1),
      R => reset_bool_for_rst
    );
\mem_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \^mem_gpr_write_addr_reg[4]_0\,
      Q => \^wb_gpr_write_addr_reg[0]_0\(0),
      R => reset_bool_for_rst
    );
mem_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_3\,
      Q => \^mem_gpr_write_dbg\,
      R => flush_pipe
    );
mem_gpr_write_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_2\,
      Q => \^mem_gpr_write\,
      R => '0'
    );
\mem_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[0]\,
      Q => mem_instr(0),
      R => '0'
    );
\mem_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[10]\,
      Q => mem_instr(10),
      R => '0'
    );
\mem_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[11]\,
      Q => mem_instr(11),
      R => '0'
    );
\mem_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[12]\,
      Q => mem_instr(12),
      R => '0'
    );
\mem_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[13]\,
      Q => mem_instr(13),
      R => '0'
    );
\mem_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[14]\,
      Q => mem_instr(14),
      R => '0'
    );
\mem_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[15]\,
      Q => mem_instr(15),
      R => '0'
    );
\mem_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[16]\,
      Q => mem_instr(16),
      R => '0'
    );
\mem_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[17]\,
      Q => mem_instr(17),
      R => '0'
    );
\mem_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[18]\,
      Q => mem_instr(18),
      R => '0'
    );
\mem_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[19]\,
      Q => mem_instr(19),
      R => '0'
    );
\mem_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[1]\,
      Q => mem_instr(1),
      R => '0'
    );
\mem_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[20]\,
      Q => mem_instr(20),
      R => '0'
    );
\mem_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[21]\,
      Q => mem_instr(21),
      R => '0'
    );
\mem_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[22]\,
      Q => mem_instr(22),
      R => '0'
    );
\mem_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[23]\,
      Q => mem_instr(23),
      R => '0'
    );
\mem_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[24]\,
      Q => mem_instr(24),
      R => '0'
    );
\mem_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[25]\,
      Q => mem_instr(25),
      R => '0'
    );
\mem_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[26]\,
      Q => mem_instr(26),
      R => '0'
    );
\mem_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[27]\,
      Q => mem_instr(27),
      R => '0'
    );
\mem_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[28]\,
      Q => mem_instr(28),
      R => '0'
    );
\mem_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[29]\,
      Q => mem_instr(29),
      R => '0'
    );
\mem_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[2]\,
      Q => mem_instr(2),
      R => '0'
    );
\mem_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[30]\,
      Q => mem_instr(30),
      R => '0'
    );
\mem_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[31]\,
      Q => mem_instr(31),
      R => '0'
    );
\mem_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[3]\,
      Q => mem_instr(3),
      R => '0'
    );
\mem_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[4]\,
      Q => mem_instr(4),
      R => '0'
    );
\mem_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[5]\,
      Q => mem_instr(5),
      R => '0'
    );
\mem_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => p_1_in132_in,
      Q => mem_instr(6),
      R => '0'
    );
\mem_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => p_0_in131_in,
      Q => mem_instr(7),
      R => '0'
    );
\mem_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[8]\,
      Q => mem_instr(8),
      R => '0'
    );
\mem_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => \ex_instr_reg_n_0_[9]\,
      Q => mem_instr(9),
      R => '0'
    );
mem_is_msr_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_mfsmsr_i,
      Q => mem_sel_msr,
      R => reset_bool_for_rst
    );
mem_is_multi_or_load_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => mem_is_multi_or_load_instr0,
      Q => mem_is_multi_or_load_instr,
      R => reset_bool_for_rst
    );
mem_jump_taken_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => jump_logic_I1_n_16,
      Q => mem_jump_taken,
      R => reset_bool_for_rst
    );
mem_load_store_access_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => mem_load_store_access0,
      Q => mem_load_store_access,
      R => reset_bool_for_rst
    );
mem_read_imm_reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_read_imm_reg_1,
      Q => mem_read_imm_reg_1,
      R => reset_bool_for_rst
    );
mem_read_imm_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^using_fpga.native_1\,
      D => ex_read_imm_reg,
      Q => mem_read_imm_reg,
      R => reset_bool_for_rst
    );
mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_PipeRun_carry_and_n_1,
      Q => \^mem_valid_instr\,
      R => '0'
    );
mem_wait_on_ready_N_carry_or: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_80
     port map (
      S_68 => S_68,
      lopt => \^lopt_8\,
      lopt_1 => lopt_9,
      mem_databus_ready => mem_databus_ready,
      mem_wait_on_ready_N => mem_wait_on_ready_N
    );
of_Take_Interrupt_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[11].OF_Piperun_Stage_n_2\,
      Q => \^of_take_interrupt_hold\,
      R => '0'
    );
of_pause_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Pause,
      Q => of_pause,
      R => reset_bool_for_rst
    );
of_read_imm_reg_ii_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => PreFetch_Buffer_I1_n_53,
      Q => \^of_read_imm_reg_ii\,
      R => '0'
    );
of_set_MSR_IE_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_MuxCy[3].OF_Piperun_Stage_n_4\,
      Q => of_set_MSR_IE_hold_reg_n_0,
      R => '0'
    );
\remaining[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAAAAAAABAA"
    )
        port map (
      I0 => branch_count0,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\,
      I3 => \^branch_count165_out\,
      I4 => \^handle_as_branch\,
      I5 => \branch_count_reg[3]_2\,
      O => \remaining_reg[2]\
    );
\remaining[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000F0F01010F0F"
    )
        port map (
      I0 => \remaining[2]_i_14_n_0\,
      I1 => \saved_load_get[0]_i_6_n_0\,
      I2 => \remaining[2]_i_15_n_0\,
      I3 => \saved_load_get[0]_i_8_n_0\,
      I4 => \^save_pc_next_next_reg_0\,
      I5 => \remaining[2]_i_16_n_0\,
      O => \save_sel_reg[3][1]\
    );
\remaining[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000A00000000000"
    )
        port map (
      I0 => \^mb_halted\(31),
      I1 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      I2 => \^mb_halted\(33),
      I3 => \saved_load_get[0]_i_11_n_0\,
      I4 => \^mb_halted\(35),
      I5 => \^mb_halted\(32),
      O => \remaining[2]_i_14_n_0\
    );
\remaining[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(0),
      I1 => \^save_pc_next_next_reg_0\,
      I2 => \^mb_halted\(33),
      I3 => \^mb_halted\(32),
      I4 => \branch_count[0]_i_16_n_0\,
      O => \remaining[2]_i_15_n_0\
    );
\remaining[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555555F555555"
    )
        port map (
      I0 => \^mb_halted\(31),
      I1 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      I2 => \^mb_halted\(32),
      I3 => \^mb_halted\(33),
      I4 => \saved_load_get[0]_i_11_n_0\,
      I5 => \^mb_halted\(35),
      O => \remaining[2]_i_16_n_0\
    );
save_pc_next_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55040C0C"
    )
        port map (
      I0 => first_item_reg,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\,
      I2 => \^handle_as_branch\,
      I3 => D(6),
      I4 => \^save_pc_next_next_reg_0\,
      O => save_pc_next_reg
    );
save_pc_next_next_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA8A8"
    )
        port map (
      I0 => save_pc_next_next_i_2_n_0,
      I1 => \Serial_Dbg_Intf.stopped_i_reg\,
      I2 => reset_bool_for_rst,
      I3 => \^save_pc_next_next_reg_0\,
      I4 => save_pc_next_next_reg_1,
      I5 => save_pc_next_next_i_3_n_0,
      O => save_pc_next_next_reg
    );
save_pc_next_next_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => first_item,
      I1 => \^branch_data_first_reg[0]\,
      I2 => \saved_load_get[0]_i_4_n_0\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      I4 => \Serial_Dbg_Intf.stopped_i_reg_0\,
      I5 => reset_bool_for_rst,
      O => save_pc_next_next_i_2_n_0
    );
save_pc_next_next_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880888"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      I1 => \saved_load_get[0]_i_4_n_0\,
      I2 => D(6),
      I3 => \^save_pc_next_next_reg_0\,
      I4 => first_item_reg,
      O => save_pc_next_next_i_3_n_0
    );
\saved_load_get[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044400000000"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      I1 => \^branch_count165_out\,
      I2 => D(6),
      I3 => \^save_pc_next_next_reg_0\,
      I4 => first_item_reg,
      I5 => \saved_load_get[0]_i_4_n_0\,
      O => E(0)
    );
\saved_load_get[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^mb_halted\(33),
      I1 => \^mb_halted\(37),
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(36),
      I4 => \^mb_halted\(35),
      I5 => \^mb_halted\(32),
      O => \saved_load_get[0]_i_10_n_0\
    );
\saved_load_get[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^mb_halted\(36),
      I1 => \^mb_halted\(34),
      I2 => \^mb_halted\(37),
      O => \saved_load_get[0]_i_11_n_0\
    );
\saved_load_get[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^mb_halted\(35),
      I1 => \^mb_halted\(36),
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(37),
      I4 => \^mb_halted\(33),
      O => \saved_load_get[0]_i_12_n_0\
    );
\saved_load_get[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^mb_halted\(33),
      I1 => \^mb_halted\(36),
      I2 => \^mb_halted\(34),
      I3 => \^mb_halted\(37),
      I4 => \^mb_halted\(35),
      O => \saved_load_get[0]_i_13_n_0\
    );
\saved_load_get[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F888F888F888"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_84_in\,
      I1 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(0),
      I2 => \^save_pc_next_next_reg_0\,
      I3 => \saved_load_get[0]_i_6_n_0\,
      I4 => \saved_load_get[0]_i_7_n_0\,
      I5 => \^mb_halted\(31),
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\
    );
\saved_load_get[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(1),
      I1 => \^save_pc_next_next_reg_0\,
      I2 => \branch_count[0]_i_17_n_0\,
      O => \^branch_count165_out\
    );
\saved_load_get[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545554545"
    )
        port map (
      I0 => \^handle_as_branch\,
      I1 => \saved_load_get[0]_i_8_n_0\,
      I2 => \^save_pc_next_next_reg_0\,
      I3 => \Serial_Dbg_Intf.control_reg_reg[19]\,
      I4 => \^mb_halted\(31),
      I5 => \saved_load_get[0]_i_10_n_0\,
      O => \saved_load_get[0]_i_4_n_0\
    );
\saved_load_get[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \branch_count[0]_i_16_n_0\,
      I1 => \^mb_halted\(32),
      I2 => \^mb_halted\(33),
      I3 => \^save_pc_next_next_reg_0\,
      O => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_84_in\
    );
\saved_load_get[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080000000A000000"
    )
        port map (
      I0 => \^mb_halted\(26),
      I1 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      I2 => \^mb_halted\(32),
      I3 => \^mb_halted\(33),
      I4 => \saved_load_get[0]_i_11_n_0\,
      I5 => \^mb_halted\(35),
      O => \saved_load_get[0]_i_6_n_0\
    );
\saved_load_get[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0002000"
    )
        port map (
      I0 => \^mb_halted\(32),
      I1 => \^mb_halted\(35),
      I2 => \saved_load_get[0]_i_11_n_0\,
      I3 => \^mb_halted\(33),
      I4 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      O => \saved_load_get[0]_i_7_n_0\
    );
\saved_load_get[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FAAAF8F8FAFAF"
    )
        port map (
      I0 => \^mb_halted\(26),
      I1 => \^mb_halted\(31),
      I2 => \saved_load_get[0]_i_12_n_0\,
      I3 => \saved_load_get[0]_i_13_n_0\,
      I4 => \^mb_halted\(32),
      I5 => \Serial_Dbg_Intf.control_reg_reg[19]_0\(2),
      O => \saved_load_get[0]_i_8_n_0\
    );
wb_PipeRun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_wb_jump_taken_reg_0\,
      Q => \^wb_piperun\,
      R => reset_bool_for_rst
    );
wb_exception_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_Exception_Taken,
      Q => \^wb_exception\,
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_exception_from_ex_reg_0(2),
      Q => \^mb_halted\(4),
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_exception_from_ex_reg_0(1),
      Q => \^mb_halted\(3),
      R => reset_bool_for_rst
    );
\wb_exception_kind_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_exception_from_ex_reg_0(0),
      Q => \^mb_halted\(2),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^wb_gpr_write_addr_reg[0]_0\(4),
      Q => \LOCKSTEP_Out_reg[2979]\(4),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^wb_gpr_write_addr_reg[0]_0\(3),
      Q => \LOCKSTEP_Out_reg[2979]\(3),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^wb_gpr_write_addr_reg[0]_0\(2),
      Q => \LOCKSTEP_Out_reg[2979]\(2),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^wb_gpr_write_addr_reg[0]_0\(1),
      Q => \LOCKSTEP_Out_reg[2979]\(1),
      R => reset_bool_for_rst
    );
\wb_gpr_write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => \^wb_gpr_write_addr_reg[0]_0\(0),
      Q => \LOCKSTEP_Out_reg[2979]\(0),
      R => reset_bool_for_rst
    );
wb_gpr_write_dbg_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => wb_gpr_write_dbg0,
      Q => \^wb_gpr_wr_dbg\,
      R => '0'
    );
wb_gpr_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => wb_gpr_write_i0,
      Q => \^wb_gpr_write_i\,
      R => '0'
    );
\wb_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(0),
      Q => \^mb_halted\(37),
      R => '0'
    );
\wb_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(10),
      Q => \^mb_halted\(27),
      R => '0'
    );
\wb_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(11),
      Q => \^mb_halted\(26),
      R => '0'
    );
\wb_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(12),
      Q => \^mb_halted\(25),
      R => '0'
    );
\wb_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(13),
      Q => \^mb_halted\(24),
      R => '0'
    );
\wb_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(14),
      Q => \^mb_halted\(23),
      R => '0'
    );
\wb_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(15),
      Q => \^mb_halted\(22),
      R => '0'
    );
\wb_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(16),
      Q => \^mb_halted\(21),
      R => '0'
    );
\wb_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(17),
      Q => \^mb_halted\(20),
      R => '0'
    );
\wb_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(18),
      Q => \^mb_halted\(19),
      R => '0'
    );
\wb_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(19),
      Q => \^mb_halted\(18),
      R => '0'
    );
\wb_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(1),
      Q => \^mb_halted\(36),
      R => '0'
    );
\wb_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(20),
      Q => \^mb_halted\(17),
      R => '0'
    );
\wb_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(21),
      Q => \^mb_halted\(16),
      R => '0'
    );
\wb_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(22),
      Q => \^mb_halted\(15),
      R => '0'
    );
\wb_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(23),
      Q => \^mb_halted\(14),
      R => '0'
    );
\wb_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(24),
      Q => \^mb_halted\(13),
      R => '0'
    );
\wb_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(25),
      Q => \^mb_halted\(12),
      R => '0'
    );
\wb_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(26),
      Q => \^mb_halted\(11),
      R => '0'
    );
\wb_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(27),
      Q => \^mb_halted\(10),
      R => '0'
    );
\wb_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(28),
      Q => \^mb_halted\(9),
      R => '0'
    );
\wb_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(29),
      Q => \^mb_halted\(8),
      R => '0'
    );
\wb_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(2),
      Q => \^mb_halted\(35),
      R => '0'
    );
\wb_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(30),
      Q => \^mb_halted\(7),
      R => '0'
    );
\wb_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(31),
      Q => \^mb_halted\(6),
      R => '0'
    );
\wb_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(3),
      Q => \^mb_halted\(34),
      R => '0'
    );
\wb_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(4),
      Q => \^mb_halted\(33),
      R => '0'
    );
\wb_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(5),
      Q => \^mb_halted\(32),
      R => '0'
    );
\wb_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(6),
      Q => \^mb_halted\(31),
      R => '0'
    );
\wb_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(7),
      Q => \^mb_halted\(30),
      R => '0'
    );
\wb_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(8),
      Q => \^mb_halted\(29),
      R => '0'
    );
\wb_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^trace_wb_jump_taken_reg_0\,
      D => mem_instr(9),
      Q => \^mb_halted\(28),
      R => '0'
    );
wb_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => reset_bool_for_rst,
      Q => \^wb_reset\,
      R => '0'
    );
wb_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_PipeRun_carry_and_n_2,
      Q => \^wb_valid_reg_0\,
      R => '0'
    );
\writems[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000200000"
    )
        port map (
      I0 => \^p_56_in\,
      I1 => branch_data190_out,
      I2 => \branch_count_reg[0]_0\,
      I3 => stat0,
      I4 => \^writems_reg[1]\,
      I5 => branch_count0,
      O => items1
    );
\writems[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202000202020"
    )
        port map (
      I0 => \^branch_count165_out\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      I2 => \saved_load_get[0]_i_4_n_0\,
      I3 => D(6),
      I4 => \^save_pc_next_next_reg_0\,
      I5 => first_item_reg,
      O => \^p_56_in\
    );
\writems[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \branch_count_reg[3]_2\,
      I1 => \^handle_as_branch\,
      I2 => \^branch_count165_out\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count111_out\,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count1\,
      O => \^writems_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_sample_reg_reg[5][0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_sample_reg_reg[6][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_sample_reg_reg[7][0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \all_statistics_counters[5].request_reg\ : in STD_LOGIC;
    stat_pause : in STD_LOGIC;
    \all_statistics_counters[5].ready_reg\ : in STD_LOGIC;
    \Serial_Dbg_Intf.data_write_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Serial_Dbg_Intf.clear_cmd_reg_rep\ : in STD_LOGIC;
    \data_write_select_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter__parameterized5\ : entity is "debug_stat_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter__parameterized5\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Empty_i_1__4_n_0\ : STD_LOGIC;
  signal Empty_reg_n_0 : STD_LOGIC;
  signal \Full_i_1__4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Count_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Overflow[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Overflow[0]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Access_Overflow_reg_n_0_[0]\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_10_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_11_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][11]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][15]_i_3_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][3]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Count_reg[0]_5\ : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[12]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[16]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[20]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[24]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i[28]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[16]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[20]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[24]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_6_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_7_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_8_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[28]_i_9_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Maximum[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Maximum[0]_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[0]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[0]_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[10]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[11]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[12]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[13]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[14]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[15]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[1]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[2]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[3]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[4]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[5]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[6]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[7]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[8]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Minimum[9]_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Overflow_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Overflow_i_2_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Overflow_i_3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_1\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_10\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_11\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_12\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_13\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_14\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_15\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_2\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_3\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_4\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_5\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_6\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_7\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_8\ : STD_LOGIC;
  signal \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_9\ : STD_LOGIC;
  signal \Gen_Access_Counter.c0_no_overflow_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.c0_no_overflow_reg_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.c0_stop_valid_i_1_n_0\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\ : STD_LOGIC;
  signal \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\ : STD_LOGIC;
  signal Is_Valid : STD_LOGIC;
  signal \Is_Valid[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Running : STD_LOGIC;
  signal \Running[0]_i_1__4_n_0\ : STD_LOGIC;
  signal Stopping3_out : STD_LOGIC;
  signal Stopping_reg_n_0 : STD_LOGIC;
  signal c0_Count_Stop : STD_LOGIC_VECTOR ( 0 to 15 );
  signal c0_bd_p : STD_LOGIC_VECTOR ( 31 to 47 );
  signal c0_bd_pout : STD_LOGIC_VECTOR ( 0 to 47 );
  signal c0_stop_valid : STD_LOGIC;
  signal c1_ad_pout : STD_LOGIC_VECTOR ( 0 to 47 );
  signal c1_mul32_result : STD_LOGIC_VECTOR ( 15 to 31 );
  signal c1_no_overflow : STD_LOGIC;
  signal c1_stop_valid : STD_LOGIC;
  signal \^data_sample_reg_reg[6][0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^data_sample_reg_reg[7][0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \p_14_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_14_in_carry__0_n_3\ : STD_LOGIC;
  signal p_14_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_4_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_5_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_6_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_7_n_0 : STD_LOGIC;
  signal p_14_in_carry_i_8_n_0 : STD_LOGIC;
  signal p_14_in_carry_n_0 : STD_LOGIC;
  signal p_14_in_carry_n_1 : STD_LOGIC;
  signal p_14_in_carry_n_2 : STD_LOGIC;
  signal p_14_in_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \plusOp_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__4_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^status_sample_reg_reg[5][0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Gen_Access_Counter.Count_reg[0][3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_14_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_14_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Gen_Access_Counter.Access_Overflow[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Gen_Access_Counter.Overflow_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Gen_Access_Counter.c0_no_overflow_i_1\ : label is "soft_lutpair19";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \data_sample_reg_reg[6][0]\(31 downto 0) <= \^data_sample_reg_reg[6][0]\(31 downto 0);
  \data_sample_reg_reg[7][0]\(31 downto 0) <= \^data_sample_reg_reg[7][0]\(31 downto 0);
  \status_sample_reg_reg[5][0]\(1 downto 0) <= \^status_sample_reg_reg[5][0]\(1 downto 0);
\Empty_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0B0B0"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[5].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => Running,
      I4 => \all_statistics_counters[5].ready_reg\,
      O => \Empty_i_1__4_n_0\
    );
Empty_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => '1',
      D => \Empty_i_1__4_n_0\,
      Q => Empty_reg_n_0,
      S => sync_reset
    );
\Full_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => stat_pause,
      I1 => \all_statistics_counters[5].request_reg\,
      I2 => Empty_reg_n_0,
      I3 => \^status_sample_reg_reg[5][0]\(1),
      O => \Full_i_1__4_n_0\
    );
Full_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Full_i_1__4_n_0\,
      Q => \^status_sample_reg_reg[5][0]\(1),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(31),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[0]_i_2_n_0\
    );
\Gen_Access_Counter.Access_Count_i[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \data_write_select_reg[3]\(1),
      I1 => \data_write_select_reg[3]\(0),
      I2 => \data_write_select_reg[3]\(2),
      I3 => \data_write_select_reg[3]\(3),
      I4 => data_write,
      O => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\
    );
\Gen_Access_Counter.Access_Count_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(21),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[10]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(20),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[11]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(19),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[12]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(18),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[13]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(17),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[14]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(16),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[15]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(15),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[16]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(14),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[17]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(13),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[18]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(12),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[19]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(30),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[1]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(11),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[20]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(10),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[21]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(9),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[22]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(8),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[23]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(7),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[24]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(6),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[25]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(5),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[26]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(4),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[27]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(3),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[28]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(2),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[29]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(29),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[2]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(1),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[30]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7444"
    )
        port map (
      I0 => \^q\(0),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[31]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(28),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[3]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(27),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[4]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(26),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[5]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(25),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[6]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(24),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[7]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(23),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[8]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => plusOp(22),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I3 => \Gen_Access_Counter.Access_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Access_Count_i[9]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[0]_i_2_n_0\,
      Q => \^q\(31),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[10]_i_1_n_0\,
      Q => \^q\(21),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[11]_i_1_n_0\,
      Q => \^q\(20),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[12]_i_1_n_0\,
      Q => \^q\(19),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[13]_i_1_n_0\,
      Q => \^q\(18),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[14]_i_1_n_0\,
      Q => \^q\(17),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[15]_i_1_n_0\,
      Q => \^q\(16),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[16]_i_1_n_0\,
      Q => \^q\(15),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[17]_i_1_n_0\,
      Q => \^q\(14),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[18]_i_1_n_0\,
      Q => \^q\(13),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[19]_i_1_n_0\,
      Q => \^q\(12),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[1]_i_1_n_0\,
      Q => \^q\(30),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[20]_i_1_n_0\,
      Q => \^q\(11),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[21]_i_1_n_0\,
      Q => \^q\(10),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[22]_i_1_n_0\,
      Q => \^q\(9),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[23]_i_1_n_0\,
      Q => \^q\(8),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[24]_i_1_n_0\,
      Q => \^q\(7),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[25]_i_1_n_0\,
      Q => \^q\(6),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[26]_i_1_n_0\,
      Q => \^q\(5),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[27]_i_1_n_0\,
      Q => \^q\(4),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[28]_i_1_n_0\,
      Q => \^q\(3),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[29]_i_1_n_0\,
      Q => \^q\(2),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[2]_i_1_n_0\,
      Q => \^q\(29),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[30]_i_1_n_0\,
      Q => \^q\(1),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[31]_i_1_n_0\,
      Q => \^q\(0),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[3]_i_1_n_0\,
      Q => \^q\(28),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[4]_i_1_n_0\,
      Q => \^q\(27),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[5]_i_1_n_0\,
      Q => \^q\(26),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[6]_i_1_n_0\,
      Q => \^q\(25),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[7]_i_1_n_0\,
      Q => \^q\(24),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[8]_i_1_n_0\,
      Q => \^q\(23),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Access_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Access_Count_i[9]_i_1_n_0\,
      Q => \^q\(22),
      R => sync_reset
    );
\Gen_Access_Counter.Access_Overflow[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \Gen_Access_Counter.Access_Overflow_reg_n_0_[0]\,
      I1 => \Gen_Access_Counter.Access_Overflow[0]_i_2_n_0\,
      I2 => Stopping_reg_n_0,
      I3 => sync_reset,
      O => \Gen_Access_Counter.Access_Overflow[0]_i_1_n_0\
    );
\Gen_Access_Counter.Access_Overflow[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Access_Counter.Count[0][15]_i_4_n_0\,
      O => \Gen_Access_Counter.Access_Overflow[0]_i_2_n_0\
    );
\Gen_Access_Counter.Access_Overflow_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Access_Overflow[0]_i_1_n_0\,
      Q => \Gen_Access_Counter.Access_Overflow_reg_n_0_[0]\,
      R => '0'
    );
\Gen_Access_Counter.Count[0][11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(8),
      O => \Gen_Access_Counter.Count[0][11]_i_2_n_0\
    );
\Gen_Access_Counter.Count[0][11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(9),
      O => \Gen_Access_Counter.Count[0][11]_i_3_n_0\
    );
\Gen_Access_Counter.Count[0][11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(10),
      O => \Gen_Access_Counter.Count[0][11]_i_4_n_0\
    );
\Gen_Access_Counter.Count[0][11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(11),
      O => \Gen_Access_Counter.Count[0][11]_i_5_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => Stopping_reg_n_0,
      O => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(10),
      I1 => \Gen_Access_Counter.Count_reg[0]_5\(4),
      I2 => \Gen_Access_Counter.Count_reg[0]_5\(15),
      I3 => \Gen_Access_Counter.Count_reg[0]_5\(0),
      I4 => \Gen_Access_Counter.Count[0][15]_i_11_n_0\,
      O => \Gen_Access_Counter.Count[0][15]_i_10_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(3),
      I1 => \Gen_Access_Counter.Count_reg[0]_5\(5),
      I2 => \Gen_Access_Counter.Count_reg[0]_5\(7),
      I3 => \Gen_Access_Counter.Count_reg[0]_5\(9),
      O => \Gen_Access_Counter.Count[0][15]_i_11_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Running,
      I1 => \Gen_Access_Counter.Count[0][15]_i_4_n_0\,
      O => \Gen_Access_Counter.Count[0][15]_i_2_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Gen_Access_Counter.Count[0][15]_i_9_n_0\,
      I1 => \Gen_Access_Counter.Count_reg[0]_5\(1),
      I2 => \Gen_Access_Counter.Count_reg[0]_5\(13),
      I3 => \Gen_Access_Counter.Count_reg[0]_5\(6),
      I4 => \Gen_Access_Counter.Count_reg[0]_5\(11),
      I5 => \Gen_Access_Counter.Count[0][15]_i_10_n_0\,
      O => \Gen_Access_Counter.Count[0][15]_i_4_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(12),
      O => \Gen_Access_Counter.Count[0][15]_i_5_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(13),
      O => \Gen_Access_Counter.Count[0][15]_i_6_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(14),
      O => \Gen_Access_Counter.Count[0][15]_i_7_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(15),
      O => \Gen_Access_Counter.Count[0][15]_i_8_n_0\
    );
\Gen_Access_Counter.Count[0][15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(2),
      I1 => \Gen_Access_Counter.Count_reg[0]_5\(12),
      I2 => \Gen_Access_Counter.Count_reg[0]_5\(8),
      I3 => \Gen_Access_Counter.Count_reg[0]_5\(14),
      O => \Gen_Access_Counter.Count[0][15]_i_9_n_0\
    );
\Gen_Access_Counter.Count[0][3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(0),
      O => \Gen_Access_Counter.Count[0][3]_i_2_n_0\
    );
\Gen_Access_Counter.Count[0][3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(1),
      O => \Gen_Access_Counter.Count[0][3]_i_3_n_0\
    );
\Gen_Access_Counter.Count[0][3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(2),
      O => \Gen_Access_Counter.Count[0][3]_i_4_n_0\
    );
\Gen_Access_Counter.Count[0][3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(3),
      O => \Gen_Access_Counter.Count[0][3]_i_5_n_0\
    );
\Gen_Access_Counter.Count[0][7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(4),
      O => \Gen_Access_Counter.Count[0][7]_i_2_n_0\
    );
\Gen_Access_Counter.Count[0][7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(5),
      O => \Gen_Access_Counter.Count[0][7]_i_3_n_0\
    );
\Gen_Access_Counter.Count[0][7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(6),
      O => \Gen_Access_Counter.Count[0][7]_i_4_n_0\
    );
\Gen_Access_Counter.Count[0][7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Gen_Access_Counter.Count_reg[0]_5\(7),
      O => \Gen_Access_Counter.Count[0][7]_i_5_n_0\
    );
\Gen_Access_Counter.Count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_4\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(0),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_6\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(10),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_7\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(11),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_0\,
      CO(3) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Count[0][11]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Count[0][11]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Count[0][11]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Count[0][11]_i_5_n_0\
    );
\Gen_Access_Counter.Count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_4\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(12),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_5\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(13),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_6\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(14),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_7\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(15),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_0\,
      CO(2) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_1\,
      CO(1) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_2\,
      CO(0) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_4\,
      O(2) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_5\,
      O(1) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_6\,
      O(0) => \Gen_Access_Counter.Count_reg[0][15]_i_3_n_7\,
      S(3) => \Gen_Access_Counter.Count[0][15]_i_5_n_0\,
      S(2) => \Gen_Access_Counter.Count[0][15]_i_6_n_0\,
      S(1) => \Gen_Access_Counter.Count[0][15]_i_7_n_0\,
      S(0) => \Gen_Access_Counter.Count[0][15]_i_8_n_0\
    );
\Gen_Access_Counter.Count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_5\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(1),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_6\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(2),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_7\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(3),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_0\,
      CO(3) => \NLW_Gen_Access_Counter.Count_reg[0][3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Count_reg[0][3]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Count[0][3]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Count[0][3]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Count[0][3]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Count[0][3]_i_5_n_0\
    );
\Gen_Access_Counter.Count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_4\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(4),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_5\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(5),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_6\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(6),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_7\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(7),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Count_reg[0][7]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Count[0][7]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Count[0][7]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Count[0][7]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Count[0][7]_i_5_n_0\
    );
\Gen_Access_Counter.Count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_4\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(8),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Count[0][15]_i_2_n_0\,
      D => \Gen_Access_Counter.Count_reg[0][11]_i_1_n_5\,
      Q => \Gen_Access_Counter.Count_reg[0]_5\(9),
      R => \Gen_Access_Counter.Count[0][15]_i_1_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(2),
      I3 => \data_write_select_reg[3]\(3),
      I4 => data_write,
      O => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(15),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(15),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(16),
      O => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(16),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(17),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(18),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(19),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(16),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(15),
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(17),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(14),
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(18),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(13),
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(19),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(12),
      O => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(20),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(21),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(22),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(23),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(20),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(11),
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(21),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(10),
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(22),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(9),
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(23),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(8),
      O => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(24),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(25),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(26),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(27),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(24),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(7),
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(25),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(6),
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(26),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(5),
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(27),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(4),
      O => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(28),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(29),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(30),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => c1_mul32_result(31),
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(28),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(3),
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(29),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(2),
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(30),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(1),
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => c1_mul32_result(31),
      I1 => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[7][0]\(0),
      O => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_0\,
      Q => \^data_sample_reg_reg[7][0]\(31),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_10\,
      Q => \^data_sample_reg_reg[7][0]\(21),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_11\,
      Q => \^data_sample_reg_reg[7][0]\(20),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_12\,
      Q => \^data_sample_reg_reg[7][0]\(19),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_13\,
      Q => \^data_sample_reg_reg[7][0]\(18),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_14\,
      Q => \^data_sample_reg_reg[7][0]\(17),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_15\,
      Q => \^data_sample_reg_reg[7][0]\(16),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_4\,
      Q => \^data_sample_reg_reg[7][0]\(15),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[16]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_5\,
      Q => \^data_sample_reg_reg[7][0]\(14),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_6\,
      Q => \^data_sample_reg_reg[7][0]\(13),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_7\,
      Q => \^data_sample_reg_reg[7][0]\(12),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_1\,
      Q => \^data_sample_reg_reg[7][0]\(30),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_4\,
      Q => \^data_sample_reg_reg[7][0]\(11),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[20]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_5\,
      Q => \^data_sample_reg_reg[7][0]\(10),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_6\,
      Q => \^data_sample_reg_reg[7][0]\(9),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[20]_i_1_n_7\,
      Q => \^data_sample_reg_reg[7][0]\(8),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_4\,
      Q => \^data_sample_reg_reg[7][0]\(7),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[24]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_5\,
      Q => \^data_sample_reg_reg[7][0]\(6),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_6\,
      Q => \^data_sample_reg_reg[7][0]\(5),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[24]_i_1_n_7\,
      Q => \^data_sample_reg_reg[7][0]\(4),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_4\,
      Q => \^data_sample_reg_reg[7][0]\(3),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[28]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_5\,
      Q => \^data_sample_reg_reg[7][0]\(2),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_2\,
      Q => \^data_sample_reg_reg[7][0]\(29),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_6\,
      Q => \^data_sample_reg_reg[7][0]\(1),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_2_i_reg[28]_i_1_n_7\,
      Q => \^data_sample_reg_reg[7][0]\(0),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_3\,
      Q => \^data_sample_reg_reg[7][0]\(28),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_4\,
      Q => \^data_sample_reg_reg[7][0]\(27),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_5\,
      Q => \^data_sample_reg_reg[7][0]\(26),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_6\,
      Q => \^data_sample_reg_reg[7][0]\(25),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_7\,
      Q => \^data_sample_reg_reg[7][0]\(24),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_8\,
      Q => \^data_sample_reg_reg[7][0]\(23),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_2_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_9\,
      Q => \^data_sample_reg_reg[7][0]\(22),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(2),
      I3 => \data_write_select_reg[3]\(3),
      I4 => data_write,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(31),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(30),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(29),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(28),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[0]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(19),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[12]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(18),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[12]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(17),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[12]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(16),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[12]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(15),
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(14),
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(13),
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(12),
      O => \Gen_Access_Counter.Cycle_Count_i[16]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(11),
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(10),
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(9),
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(8),
      O => \Gen_Access_Counter.Cycle_Count_i[20]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(7),
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(6),
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(5),
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(4),
      O => \Gen_Access_Counter.Cycle_Count_i[24]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      I1 => c1_stop_valid,
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(3),
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_6_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(2),
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(1),
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_8_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C0AAC0"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      I1 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I3 => c1_stop_valid,
      I4 => \^data_sample_reg_reg[6][0]\(0),
      O => \Gen_Access_Counter.Cycle_Count_i[28]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(27),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[4]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(26),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[4]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(25),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[4]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(24),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[4]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(23),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[8]_i_2_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(22),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[8]_i_3_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(21),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[8]_i_4_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^data_sample_reg_reg[6][0]\(20),
      I1 => c1_stop_valid,
      I2 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      I3 => \Gen_Access_Counter.Cycle_Count_i[0]_i_3_n_0\,
      O => \Gen_Access_Counter.Cycle_Count_i[8]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(31),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_0\,
      CO(3) => \NLW_Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[0]_i_4_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[0]_i_5_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[0]_i_6_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[0]_i_7_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(21),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(20),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(19),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[12]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[12]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[12]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[12]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(18),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(17),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(16),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(15),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_i[16]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_i[16]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_i[16]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_i[16]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[16]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[16]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[16]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[16]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(14),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(13),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[16]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(12),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(30),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(11),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_i[20]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_i[20]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_i[20]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_i[20]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[20]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[20]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[20]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[20]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(10),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(9),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[20]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(8),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(7),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_i[24]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_i[24]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_i[24]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_i[24]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[24]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[24]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[24]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[24]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(6),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(5),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[24]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(4),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(3),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Gen_Access_Counter.Cycle_Count_i[28]_i_2_n_0\,
      DI(2) => \Gen_Access_Counter.Cycle_Count_i[28]_i_3_n_0\,
      DI(1) => \Gen_Access_Counter.Cycle_Count_i[28]_i_4_n_0\,
      DI(0) => \Gen_Access_Counter.Cycle_Count_i[28]_i_5_n_0\,
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[28]_i_6_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[28]_i_7_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[28]_i_8_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[28]_i_9_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(2),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(29),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(1),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[28]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(0),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[0]_i_2_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(28),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(27),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[4]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[4]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[4]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[4]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(26),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_6\,
      Q => \^data_sample_reg_reg[6][0]\(25),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[4]_i_1_n_7\,
      Q => \^data_sample_reg_reg[6][0]\(24),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_4\,
      Q => \^data_sample_reg_reg[6][0]\(23),
      R => sync_reset
    );
\Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gen_Access_Counter.Cycle_Count_i_reg[12]_i_1_n_0\,
      CO(3) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_0\,
      CO(2) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_1\,
      CO(1) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_2\,
      CO(0) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_4\,
      O(2) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_5\,
      O(1) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_6\,
      O(0) => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_7\,
      S(3) => \Gen_Access_Counter.Cycle_Count_i[8]_i_2_n_0\,
      S(2) => \Gen_Access_Counter.Cycle_Count_i[8]_i_3_n_0\,
      S(1) => \Gen_Access_Counter.Cycle_Count_i[8]_i_4_n_0\,
      S(0) => \Gen_Access_Counter.Cycle_Count_i[8]_i_5_n_0\
    );
\Gen_Access_Counter.Cycle_Count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Cycle_Count_i_reg[8]_i_1_n_5\,
      Q => \^data_sample_reg_reg[6][0]\(22),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I1 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I2 => c1_no_overflow,
      I3 => p_14_in,
      I4 => c1_stop_valid,
      O => \Gen_Access_Counter.Maximum[0]_i_1_n_0\
    );
\Gen_Access_Counter.Maximum[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(15),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(15)
    );
\Gen_Access_Counter.Maximum[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \data_write_select_reg[3]\(0),
      I1 => \data_write_select_reg[3]\(1),
      I2 => \data_write_select_reg[3]\(3),
      I3 => \data_write_select_reg[3]\(2),
      I4 => data_write,
      O => \Gen_Access_Counter.Maximum[0]_i_3_n_0\
    );
\Gen_Access_Counter.Maximum[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(5),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(5)
    );
\Gen_Access_Counter.Maximum[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(4),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(4)
    );
\Gen_Access_Counter.Maximum[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(3),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(3)
    );
\Gen_Access_Counter.Maximum[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(2),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(2)
    );
\Gen_Access_Counter.Maximum[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(1),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(1)
    );
\Gen_Access_Counter.Maximum[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(0),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(0)
    );
\Gen_Access_Counter.Maximum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(14),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(14)
    );
\Gen_Access_Counter.Maximum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(13),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(13)
    );
\Gen_Access_Counter.Maximum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(12),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(12)
    );
\Gen_Access_Counter.Maximum[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(11),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(11)
    );
\Gen_Access_Counter.Maximum[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(10),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(10)
    );
\Gen_Access_Counter.Maximum[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(9),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(9)
    );
\Gen_Access_Counter.Maximum[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(8),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(8)
    );
\Gen_Access_Counter.Maximum[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(7),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(7)
    );
\Gen_Access_Counter.Maximum[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000BFFF8000"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      I1 => c1_stop_valid,
      I2 => p_14_in,
      I3 => c1_no_overflow,
      I4 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(6),
      I5 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      O => p_1_in(6)
    );
\Gen_Access_Counter.Maximum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^d\(15),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^d\(5),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^d\(4),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^d\(3),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^d\(2),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^d\(1),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^d\(0),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^d\(14),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^d\(13),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^d\(12),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^d\(11),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^d\(10),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^d\(9),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^d\(8),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^d\(7),
      R => sync_reset
    );
\Gen_Access_Counter.Maximum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Maximum[0]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^d\(6),
      R => sync_reset
    );
\Gen_Access_Counter.Minimum[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I1 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => c1_stop_valid,
      O => \Gen_Access_Counter.Minimum[0]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31),
      O => \Gen_Access_Counter.Minimum[0]_i_2_n_0\
    );
\Gen_Access_Counter.Minimum[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(21),
      O => \Gen_Access_Counter.Minimum[10]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(20),
      O => \Gen_Access_Counter.Minimum[11]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(19),
      O => \Gen_Access_Counter.Minimum[12]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(18),
      O => \Gen_Access_Counter.Minimum[13]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(17),
      O => \Gen_Access_Counter.Minimum[14]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(16),
      O => \Gen_Access_Counter.Minimum[15]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(30),
      O => \Gen_Access_Counter.Minimum[1]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(29),
      O => \Gen_Access_Counter.Minimum[2]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(28),
      O => \Gen_Access_Counter.Minimum[3]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(27),
      O => \Gen_Access_Counter.Minimum[4]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(26),
      O => \Gen_Access_Counter.Minimum[5]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(25),
      O => \Gen_Access_Counter.Minimum[6]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(24),
      O => \Gen_Access_Counter.Minimum[7]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(23),
      O => \Gen_Access_Counter.Minimum[8]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      I1 => c1_stop_valid,
      I2 => \p_0_out_inferred__1/i__carry__0_n_0\,
      I3 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I4 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I5 => \Serial_Dbg_Intf.data_write_reg_reg[0]\(22),
      O => \Gen_Access_Counter.Minimum[9]_i_1_n_0\
    );
\Gen_Access_Counter.Minimum_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[0]_i_2_n_0\,
      Q => \^d\(31),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[10]_i_1_n_0\,
      Q => \^d\(21),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[11]_i_1_n_0\,
      Q => \^d\(20),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[12]_i_1_n_0\,
      Q => \^d\(19),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[13]_i_1_n_0\,
      Q => \^d\(18),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[14]_i_1_n_0\,
      Q => \^d\(17),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[15]_i_1_n_0\,
      Q => \^d\(16),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[1]_i_1_n_0\,
      Q => \^d\(30),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[2]_i_1_n_0\,
      Q => \^d\(29),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[3]_i_1_n_0\,
      Q => \^d\(28),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[4]_i_1_n_0\,
      Q => \^d\(27),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[5]_i_1_n_0\,
      Q => \^d\(26),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[6]_i_1_n_0\,
      Q => \^d\(25),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[7]_i_1_n_0\,
      Q => \^d\(24),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[8]_i_1_n_0\,
      Q => \^d\(23),
      S => sync_reset
    );
\Gen_Access_Counter.Minimum_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \Gen_Access_Counter.Minimum[0]_i_1_n_0\,
      D => \Gen_Access_Counter.Minimum[9]_i_1_n_0\,
      Q => \^d\(22),
      S => sync_reset
    );
\Gen_Access_Counter.Overflow_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0D00FFFF0000"
    )
        port map (
      I0 => \Gen_Access_Counter.Overflow_i_2_n_0\,
      I1 => \Gen_Access_Counter.Overflow_i_3_n_0\,
      I2 => \Serial_Dbg_Intf.clear_cmd_reg_rep\,
      I3 => \Gen_Access_Counter.Maximum[0]_i_3_n_0\,
      I4 => \Gen_Access_Counter.Access_Overflow[0]_i_2_n_0\,
      I5 => \^status_sample_reg_reg[5][0]\(0),
      O => \Gen_Access_Counter.Overflow_i_1_n_0\
    );
\Gen_Access_Counter.Overflow_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_write_select_reg[3]\(1),
      I1 => \data_write_select_reg[3]\(0),
      O => \Gen_Access_Counter.Overflow_i_2_n_0\
    );
\Gen_Access_Counter.Overflow_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => data_write,
      I1 => \data_write_select_reg[3]\(3),
      I2 => \data_write_select_reg[3]\(2),
      O => \Gen_Access_Counter.Overflow_i_3_n_0\
    );
\Gen_Access_Counter.Overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Overflow_i_1_n_0\,
      Q => \^status_sample_reg_reg[5][0]\(0),
      R => sync_reset
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(31),
      Q => c1_mul32_result(15),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(32),
      Q => c1_mul32_result(16),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(33),
      Q => c1_mul32_result(17),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(34),
      Q => c1_mul32_result(18),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(35),
      Q => c1_mul32_result(19),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(36),
      Q => c1_mul32_result(20),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(37),
      Q => c1_mul32_result(21),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(38),
      Q => c1_mul32_result(22),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(39),
      Q => c1_mul32_result(23),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(40),
      Q => c1_mul32_result(24),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(41),
      Q => c1_mul32_result(25),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(42),
      Q => c1_mul32_result(26),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(43),
      Q => c1_mul32_result(27),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(44),
      Q => c1_mul32_result(28),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(45),
      Q => c1_mul32_result(29),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(46),
      Q => c1_mul32_result(30),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.c1_mul32_result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_bd_p(47),
      Q => c1_mul32_result(31),
      R => '0'
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized1\
     port map (
      Clk => Clk,
      D(15) => \Gen_Access_Counter.Count_reg[0]_5\(0),
      D(14) => \Gen_Access_Counter.Count_reg[0]_5\(1),
      D(13) => \Gen_Access_Counter.Count_reg[0]_5\(2),
      D(12) => \Gen_Access_Counter.Count_reg[0]_5\(3),
      D(11) => \Gen_Access_Counter.Count_reg[0]_5\(4),
      D(10) => \Gen_Access_Counter.Count_reg[0]_5\(5),
      D(9) => \Gen_Access_Counter.Count_reg[0]_5\(6),
      D(8) => \Gen_Access_Counter.Count_reg[0]_5\(7),
      D(7) => \Gen_Access_Counter.Count_reg[0]_5\(8),
      D(6) => \Gen_Access_Counter.Count_reg[0]_5\(9),
      D(5) => \Gen_Access_Counter.Count_reg[0]_5\(10),
      D(4) => \Gen_Access_Counter.Count_reg[0]_5\(11),
      D(3) => \Gen_Access_Counter.Count_reg[0]_5\(12),
      D(2) => \Gen_Access_Counter.Count_reg[0]_5\(13),
      D(1) => \Gen_Access_Counter.Count_reg[0]_5\(14),
      D(0) => \Gen_Access_Counter.Count_reg[0]_5\(15),
      PCOUT(47) => c1_ad_pout(0),
      PCOUT(46) => c1_ad_pout(1),
      PCOUT(45) => c1_ad_pout(2),
      PCOUT(44) => c1_ad_pout(3),
      PCOUT(43) => c1_ad_pout(4),
      PCOUT(42) => c1_ad_pout(5),
      PCOUT(41) => c1_ad_pout(6),
      PCOUT(40) => c1_ad_pout(7),
      PCOUT(39) => c1_ad_pout(8),
      PCOUT(38) => c1_ad_pout(9),
      PCOUT(37) => c1_ad_pout(10),
      PCOUT(36) => c1_ad_pout(11),
      PCOUT(35) => c1_ad_pout(12),
      PCOUT(34) => c1_ad_pout(13),
      PCOUT(33) => c1_ad_pout(14),
      PCOUT(32) => c1_ad_pout(15),
      PCOUT(31) => c1_ad_pout(16),
      PCOUT(30) => c1_ad_pout(17),
      PCOUT(29) => c1_ad_pout(18),
      PCOUT(28) => c1_ad_pout(19),
      PCOUT(27) => c1_ad_pout(20),
      PCOUT(26) => c1_ad_pout(21),
      PCOUT(25) => c1_ad_pout(22),
      PCOUT(24) => c1_ad_pout(23),
      PCOUT(23) => c1_ad_pout(24),
      PCOUT(22) => c1_ad_pout(25),
      PCOUT(21) => c1_ad_pout(26),
      PCOUT(20) => c1_ad_pout(27),
      PCOUT(19) => c1_ad_pout(28),
      PCOUT(18) => c1_ad_pout(29),
      PCOUT(17) => c1_ad_pout(30),
      PCOUT(16) => c1_ad_pout(31),
      PCOUT(15) => c1_ad_pout(32),
      PCOUT(14) => c1_ad_pout(33),
      PCOUT(13) => c1_ad_pout(34),
      PCOUT(12) => c1_ad_pout(35),
      PCOUT(11) => c1_ad_pout(36),
      PCOUT(10) => c1_ad_pout(37),
      PCOUT(9) => c1_ad_pout(38),
      PCOUT(8) => c1_ad_pout(39),
      PCOUT(7) => c1_ad_pout(40),
      PCOUT(6) => c1_ad_pout(41),
      PCOUT(5) => c1_ad_pout(42),
      PCOUT(4) => c1_ad_pout(43),
      PCOUT(3) => c1_ad_pout(44),
      PCOUT(2) => c1_ad_pout(45),
      PCOUT(1) => c1_ad_pout(46),
      PCOUT(0) => c1_ad_pout(47),
      \Using_FPGA.DSP48E1_I1\(47) => c0_bd_pout(0),
      \Using_FPGA.DSP48E1_I1\(46) => c0_bd_pout(1),
      \Using_FPGA.DSP48E1_I1\(45) => c0_bd_pout(2),
      \Using_FPGA.DSP48E1_I1\(44) => c0_bd_pout(3),
      \Using_FPGA.DSP48E1_I1\(43) => c0_bd_pout(4),
      \Using_FPGA.DSP48E1_I1\(42) => c0_bd_pout(5),
      \Using_FPGA.DSP48E1_I1\(41) => c0_bd_pout(6),
      \Using_FPGA.DSP48E1_I1\(40) => c0_bd_pout(7),
      \Using_FPGA.DSP48E1_I1\(39) => c0_bd_pout(8),
      \Using_FPGA.DSP48E1_I1\(38) => c0_bd_pout(9),
      \Using_FPGA.DSP48E1_I1\(37) => c0_bd_pout(10),
      \Using_FPGA.DSP48E1_I1\(36) => c0_bd_pout(11),
      \Using_FPGA.DSP48E1_I1\(35) => c0_bd_pout(12),
      \Using_FPGA.DSP48E1_I1\(34) => c0_bd_pout(13),
      \Using_FPGA.DSP48E1_I1\(33) => c0_bd_pout(14),
      \Using_FPGA.DSP48E1_I1\(32) => c0_bd_pout(15),
      \Using_FPGA.DSP48E1_I1\(31) => c0_bd_pout(16),
      \Using_FPGA.DSP48E1_I1\(30) => c0_bd_pout(17),
      \Using_FPGA.DSP48E1_I1\(29) => c0_bd_pout(18),
      \Using_FPGA.DSP48E1_I1\(28) => c0_bd_pout(19),
      \Using_FPGA.DSP48E1_I1\(27) => c0_bd_pout(20),
      \Using_FPGA.DSP48E1_I1\(26) => c0_bd_pout(21),
      \Using_FPGA.DSP48E1_I1\(25) => c0_bd_pout(22),
      \Using_FPGA.DSP48E1_I1\(24) => c0_bd_pout(23),
      \Using_FPGA.DSP48E1_I1\(23) => c0_bd_pout(24),
      \Using_FPGA.DSP48E1_I1\(22) => c0_bd_pout(25),
      \Using_FPGA.DSP48E1_I1\(21) => c0_bd_pout(26),
      \Using_FPGA.DSP48E1_I1\(20) => c0_bd_pout(27),
      \Using_FPGA.DSP48E1_I1\(19) => c0_bd_pout(28),
      \Using_FPGA.DSP48E1_I1\(18) => c0_bd_pout(29),
      \Using_FPGA.DSP48E1_I1\(17) => c0_bd_pout(30),
      \Using_FPGA.DSP48E1_I1\(16) => c0_bd_pout(31),
      \Using_FPGA.DSP48E1_I1\(15) => c0_bd_pout(32),
      \Using_FPGA.DSP48E1_I1\(14) => c0_bd_pout(33),
      \Using_FPGA.DSP48E1_I1\(13) => c0_bd_pout(34),
      \Using_FPGA.DSP48E1_I1\(12) => c0_bd_pout(35),
      \Using_FPGA.DSP48E1_I1\(11) => c0_bd_pout(36),
      \Using_FPGA.DSP48E1_I1\(10) => c0_bd_pout(37),
      \Using_FPGA.DSP48E1_I1\(9) => c0_bd_pout(38),
      \Using_FPGA.DSP48E1_I1\(8) => c0_bd_pout(39),
      \Using_FPGA.DSP48E1_I1\(7) => c0_bd_pout(40),
      \Using_FPGA.DSP48E1_I1\(6) => c0_bd_pout(41),
      \Using_FPGA.DSP48E1_I1\(5) => c0_bd_pout(42),
      \Using_FPGA.DSP48E1_I1\(4) => c0_bd_pout(43),
      \Using_FPGA.DSP48E1_I1\(3) => c0_bd_pout(44),
      \Using_FPGA.DSP48E1_I1\(2) => c0_bd_pout(45),
      \Using_FPGA.DSP48E1_I1\(1) => c0_bd_pout(46),
      \Using_FPGA.DSP48E1_I1\(0) => c0_bd_pout(47)
    );
\Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module__parameterized3\
     port map (
      CO(0) => \Gen_Access_Counter.Cycle_Count_2_i_reg[16]_i_1_n_0\,
      Clk => Clk,
      D(15) => \Gen_Access_Counter.Count_reg[0]_5\(0),
      D(14) => \Gen_Access_Counter.Count_reg[0]_5\(1),
      D(13) => \Gen_Access_Counter.Count_reg[0]_5\(2),
      D(12) => \Gen_Access_Counter.Count_reg[0]_5\(3),
      D(11) => \Gen_Access_Counter.Count_reg[0]_5\(4),
      D(10) => \Gen_Access_Counter.Count_reg[0]_5\(5),
      D(9) => \Gen_Access_Counter.Count_reg[0]_5\(6),
      D(8) => \Gen_Access_Counter.Count_reg[0]_5\(7),
      D(7) => \Gen_Access_Counter.Count_reg[0]_5\(8),
      D(6) => \Gen_Access_Counter.Count_reg[0]_5\(9),
      D(5) => \Gen_Access_Counter.Count_reg[0]_5\(10),
      D(4) => \Gen_Access_Counter.Count_reg[0]_5\(11),
      D(3) => \Gen_Access_Counter.Count_reg[0]_5\(12),
      D(2) => \Gen_Access_Counter.Count_reg[0]_5\(13),
      D(1) => \Gen_Access_Counter.Count_reg[0]_5\(14),
      D(0) => \Gen_Access_Counter.Count_reg[0]_5\(15),
      DI(0) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_5_n_0\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(15) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_0\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(14) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_1\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(13) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_2\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(12) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_3\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(11) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_4\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(10) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_5\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(9) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_6\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(8) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_7\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(7) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_8\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(6) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_9\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(5) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_10\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(4) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_11\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(3) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_12\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(2) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_13\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(1) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_14\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]\(0) => \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3_n_15\,
      \Gen_Access_Counter.Cycle_Count_2_i_reg[0]_0\(14 downto 0) => \^data_sample_reg_reg[7][0]\(31 downto 17),
      PCOUT(47) => c1_ad_pout(0),
      PCOUT(46) => c1_ad_pout(1),
      PCOUT(45) => c1_ad_pout(2),
      PCOUT(44) => c1_ad_pout(3),
      PCOUT(43) => c1_ad_pout(4),
      PCOUT(42) => c1_ad_pout(5),
      PCOUT(41) => c1_ad_pout(6),
      PCOUT(40) => c1_ad_pout(7),
      PCOUT(39) => c1_ad_pout(8),
      PCOUT(38) => c1_ad_pout(9),
      PCOUT(37) => c1_ad_pout(10),
      PCOUT(36) => c1_ad_pout(11),
      PCOUT(35) => c1_ad_pout(12),
      PCOUT(34) => c1_ad_pout(13),
      PCOUT(33) => c1_ad_pout(14),
      PCOUT(32) => c1_ad_pout(15),
      PCOUT(31) => c1_ad_pout(16),
      PCOUT(30) => c1_ad_pout(17),
      PCOUT(29) => c1_ad_pout(18),
      PCOUT(28) => c1_ad_pout(19),
      PCOUT(27) => c1_ad_pout(20),
      PCOUT(26) => c1_ad_pout(21),
      PCOUT(25) => c1_ad_pout(22),
      PCOUT(24) => c1_ad_pout(23),
      PCOUT(23) => c1_ad_pout(24),
      PCOUT(22) => c1_ad_pout(25),
      PCOUT(21) => c1_ad_pout(26),
      PCOUT(20) => c1_ad_pout(27),
      PCOUT(19) => c1_ad_pout(28),
      PCOUT(18) => c1_ad_pout(29),
      PCOUT(17) => c1_ad_pout(30),
      PCOUT(16) => c1_ad_pout(31),
      PCOUT(15) => c1_ad_pout(32),
      PCOUT(14) => c1_ad_pout(33),
      PCOUT(13) => c1_ad_pout(34),
      PCOUT(12) => c1_ad_pout(35),
      PCOUT(11) => c1_ad_pout(36),
      PCOUT(10) => c1_ad_pout(37),
      PCOUT(9) => c1_ad_pout(38),
      PCOUT(8) => c1_ad_pout(39),
      PCOUT(7) => c1_ad_pout(40),
      PCOUT(6) => c1_ad_pout(41),
      PCOUT(5) => c1_ad_pout(42),
      PCOUT(4) => c1_ad_pout(43),
      PCOUT(3) => c1_ad_pout(44),
      PCOUT(2) => c1_ad_pout(45),
      PCOUT(1) => c1_ad_pout(46),
      PCOUT(0) => c1_ad_pout(47),
      S(0) => \Gen_Access_Counter.Cycle_Count_2_i[12]_i_9_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14 downto 0) => \Serial_Dbg_Intf.data_write_reg_reg[0]\(31 downto 17),
      c1_stop_valid => c1_stop_valid,
      \data_write_select_reg[0]\ => \Gen_Access_Counter.Cycle_Count_2_i[0]_i_3_n_0\
    );
\Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_module
     port map (
      Clk => Clk,
      D(16) => c0_bd_p(31),
      D(15) => c0_bd_p(32),
      D(14) => c0_bd_p(33),
      D(13) => c0_bd_p(34),
      D(12) => c0_bd_p(35),
      D(11) => c0_bd_p(36),
      D(10) => c0_bd_p(37),
      D(9) => c0_bd_p(38),
      D(8) => c0_bd_p(39),
      D(7) => c0_bd_p(40),
      D(6) => c0_bd_p(41),
      D(5) => c0_bd_p(42),
      D(4) => c0_bd_p(43),
      D(3) => c0_bd_p(44),
      D(2) => c0_bd_p(45),
      D(1) => c0_bd_p(46),
      D(0) => c0_bd_p(47),
      \Gen_Access_Counter.Count_reg[0][0]\(15) => \Gen_Access_Counter.Count_reg[0]_5\(0),
      \Gen_Access_Counter.Count_reg[0][0]\(14) => \Gen_Access_Counter.Count_reg[0]_5\(1),
      \Gen_Access_Counter.Count_reg[0][0]\(13) => \Gen_Access_Counter.Count_reg[0]_5\(2),
      \Gen_Access_Counter.Count_reg[0][0]\(12) => \Gen_Access_Counter.Count_reg[0]_5\(3),
      \Gen_Access_Counter.Count_reg[0][0]\(11) => \Gen_Access_Counter.Count_reg[0]_5\(4),
      \Gen_Access_Counter.Count_reg[0][0]\(10) => \Gen_Access_Counter.Count_reg[0]_5\(5),
      \Gen_Access_Counter.Count_reg[0][0]\(9) => \Gen_Access_Counter.Count_reg[0]_5\(6),
      \Gen_Access_Counter.Count_reg[0][0]\(8) => \Gen_Access_Counter.Count_reg[0]_5\(7),
      \Gen_Access_Counter.Count_reg[0][0]\(7) => \Gen_Access_Counter.Count_reg[0]_5\(8),
      \Gen_Access_Counter.Count_reg[0][0]\(6) => \Gen_Access_Counter.Count_reg[0]_5\(9),
      \Gen_Access_Counter.Count_reg[0][0]\(5) => \Gen_Access_Counter.Count_reg[0]_5\(10),
      \Gen_Access_Counter.Count_reg[0][0]\(4) => \Gen_Access_Counter.Count_reg[0]_5\(11),
      \Gen_Access_Counter.Count_reg[0][0]\(3) => \Gen_Access_Counter.Count_reg[0]_5\(12),
      \Gen_Access_Counter.Count_reg[0][0]\(2) => \Gen_Access_Counter.Count_reg[0]_5\(13),
      \Gen_Access_Counter.Count_reg[0][0]\(1) => \Gen_Access_Counter.Count_reg[0]_5\(14),
      \Gen_Access_Counter.Count_reg[0][0]\(0) => \Gen_Access_Counter.Count_reg[0]_5\(15),
      \Using_FPGA.DSP48E1_I1\(47) => c0_bd_pout(0),
      \Using_FPGA.DSP48E1_I1\(46) => c0_bd_pout(1),
      \Using_FPGA.DSP48E1_I1\(45) => c0_bd_pout(2),
      \Using_FPGA.DSP48E1_I1\(44) => c0_bd_pout(3),
      \Using_FPGA.DSP48E1_I1\(43) => c0_bd_pout(4),
      \Using_FPGA.DSP48E1_I1\(42) => c0_bd_pout(5),
      \Using_FPGA.DSP48E1_I1\(41) => c0_bd_pout(6),
      \Using_FPGA.DSP48E1_I1\(40) => c0_bd_pout(7),
      \Using_FPGA.DSP48E1_I1\(39) => c0_bd_pout(8),
      \Using_FPGA.DSP48E1_I1\(38) => c0_bd_pout(9),
      \Using_FPGA.DSP48E1_I1\(37) => c0_bd_pout(10),
      \Using_FPGA.DSP48E1_I1\(36) => c0_bd_pout(11),
      \Using_FPGA.DSP48E1_I1\(35) => c0_bd_pout(12),
      \Using_FPGA.DSP48E1_I1\(34) => c0_bd_pout(13),
      \Using_FPGA.DSP48E1_I1\(33) => c0_bd_pout(14),
      \Using_FPGA.DSP48E1_I1\(32) => c0_bd_pout(15),
      \Using_FPGA.DSP48E1_I1\(31) => c0_bd_pout(16),
      \Using_FPGA.DSP48E1_I1\(30) => c0_bd_pout(17),
      \Using_FPGA.DSP48E1_I1\(29) => c0_bd_pout(18),
      \Using_FPGA.DSP48E1_I1\(28) => c0_bd_pout(19),
      \Using_FPGA.DSP48E1_I1\(27) => c0_bd_pout(20),
      \Using_FPGA.DSP48E1_I1\(26) => c0_bd_pout(21),
      \Using_FPGA.DSP48E1_I1\(25) => c0_bd_pout(22),
      \Using_FPGA.DSP48E1_I1\(24) => c0_bd_pout(23),
      \Using_FPGA.DSP48E1_I1\(23) => c0_bd_pout(24),
      \Using_FPGA.DSP48E1_I1\(22) => c0_bd_pout(25),
      \Using_FPGA.DSP48E1_I1\(21) => c0_bd_pout(26),
      \Using_FPGA.DSP48E1_I1\(20) => c0_bd_pout(27),
      \Using_FPGA.DSP48E1_I1\(19) => c0_bd_pout(28),
      \Using_FPGA.DSP48E1_I1\(18) => c0_bd_pout(29),
      \Using_FPGA.DSP48E1_I1\(17) => c0_bd_pout(30),
      \Using_FPGA.DSP48E1_I1\(16) => c0_bd_pout(31),
      \Using_FPGA.DSP48E1_I1\(15) => c0_bd_pout(32),
      \Using_FPGA.DSP48E1_I1\(14) => c0_bd_pout(33),
      \Using_FPGA.DSP48E1_I1\(13) => c0_bd_pout(34),
      \Using_FPGA.DSP48E1_I1\(12) => c0_bd_pout(35),
      \Using_FPGA.DSP48E1_I1\(11) => c0_bd_pout(36),
      \Using_FPGA.DSP48E1_I1\(10) => c0_bd_pout(37),
      \Using_FPGA.DSP48E1_I1\(9) => c0_bd_pout(38),
      \Using_FPGA.DSP48E1_I1\(8) => c0_bd_pout(39),
      \Using_FPGA.DSP48E1_I1\(7) => c0_bd_pout(40),
      \Using_FPGA.DSP48E1_I1\(6) => c0_bd_pout(41),
      \Using_FPGA.DSP48E1_I1\(5) => c0_bd_pout(42),
      \Using_FPGA.DSP48E1_I1\(4) => c0_bd_pout(43),
      \Using_FPGA.DSP48E1_I1\(3) => c0_bd_pout(44),
      \Using_FPGA.DSP48E1_I1\(2) => c0_bd_pout(45),
      \Using_FPGA.DSP48E1_I1\(1) => c0_bd_pout(46),
      \Using_FPGA.DSP48E1_I1\(0) => c0_bd_pout(47)
    );
\Gen_Access_Counter.c0_Count_Stop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(0),
      Q => c0_Count_Stop(0),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(10),
      Q => c0_Count_Stop(10),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(11),
      Q => c0_Count_Stop(11),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(12),
      Q => c0_Count_Stop(12),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(13),
      Q => c0_Count_Stop(13),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(14),
      Q => c0_Count_Stop(14),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(15),
      Q => c0_Count_Stop(15),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(1),
      Q => c0_Count_Stop(1),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(2),
      Q => c0_Count_Stop(2),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(3),
      Q => c0_Count_Stop(3),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(4),
      Q => c0_Count_Stop(4),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(5),
      Q => c0_Count_Stop(5),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(6),
      Q => c0_Count_Stop(6),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(7),
      Q => c0_Count_Stop(7),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(8),
      Q => c0_Count_Stop(8),
      R => '0'
    );
\Gen_Access_Counter.c0_Count_Stop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.Count_reg[0]_5\(9),
      Q => c0_Count_Stop(9),
      R => '0'
    );
\Gen_Access_Counter.c0_no_overflow_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Gen_Access_Counter.Access_Overflow_reg_n_0_[0]\,
      I1 => Stopping_reg_n_0,
      I2 => sync_reset,
      O => \Gen_Access_Counter.c0_no_overflow_i_1_n_0\
    );
\Gen_Access_Counter.c0_no_overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.c0_no_overflow_i_1_n_0\,
      Q => \Gen_Access_Counter.c0_no_overflow_reg_n_0\,
      R => '0'
    );
\Gen_Access_Counter.c0_stop_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Is_Valid,
      I1 => Stopping_reg_n_0,
      I2 => sync_reset,
      O => \Gen_Access_Counter.c0_stop_valid_i_1_n_0\
    );
\Gen_Access_Counter.c0_stop_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.c0_stop_valid_i_1_n_0\,
      Q => c0_stop_valid,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(0),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(10),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(11),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(12),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(13),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(14),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(15),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(1),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(2),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(3),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(4),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(5),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(6),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(7),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(8),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      R => '0'
    );
\Gen_Access_Counter.c1_Count_Stop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_Count_Stop(9),
      Q => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      R => '0'
    );
\Gen_Access_Counter.c1_no_overflow_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Gen_Access_Counter.c0_no_overflow_reg_n_0\,
      Q => c1_no_overflow,
      R => sync_reset
    );
\Gen_Access_Counter.c1_stop_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => c0_stop_valid,
      Q => c1_stop_valid,
      R => sync_reset
    );
\Is_Valid[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[5].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => Is_Valid,
      O => \Is_Valid[0]_i_1__4_n_0\
    );
\Is_Valid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Is_Valid[0]_i_1__4_n_0\,
      Q => Is_Valid,
      R => sync_reset
    );
\Running[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023222222"
    )
        port map (
      I0 => Running,
      I1 => \all_statistics_counters[5].ready_reg\,
      I2 => stat_pause,
      I3 => \all_statistics_counters[5].request_reg\,
      I4 => Empty_reg_n_0,
      I5 => sync_reset,
      O => \Running[0]_i_1__4_n_0\
    );
\Running_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Running[0]_i_1__4_n_0\,
      Q => Running,
      R => '0'
    );
\Stopping_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080000"
    )
        port map (
      I0 => Empty_reg_n_0,
      I1 => \all_statistics_counters[5].request_reg\,
      I2 => stat_pause,
      I3 => Running,
      I4 => \all_statistics_counters[5].ready_reg\,
      I5 => sync_reset,
      O => Stopping3_out
    );
Stopping_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Stopping3_out,
      Q => Stopping_reg_n_0,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => \^d\(31),
      I2 => \^d\(30),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => \^d\(29),
      I2 => \^d\(28),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => \^d\(27),
      I2 => \^d\(26),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => \^d\(25),
      I2 => \^d\(24),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(31),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I2 => \^d\(30),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(29),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I2 => \^d\(28),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(27),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I2 => \^d\(26),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(25),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I2 => \^d\(24),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => \^d\(23),
      I2 => \^d\(22),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => \^d\(21),
      I2 => \^d\(20),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => \^d\(19),
      I2 => \^d\(18),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => \^d\(17),
      I2 => \^d\(16),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(23),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I2 => \^d\(22),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(21),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I2 => \^d\(20),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(19),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I2 => \^d\(18),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(17),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I2 => \^d\(16),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      O => \i__carry_i_8_n_0\
    );
\p_0_out_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__1/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__1/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__1/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\p_0_out_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__1/i__carry_n_0\,
      CO(3) => \p_0_out_inferred__1/i__carry__0_n_0\,
      CO(2) => \p_0_out_inferred__1/i__carry__0_n_1\,
      CO(1) => \p_0_out_inferred__1/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_0_out_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
p_14_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_14_in_carry_n_0,
      CO(2) => p_14_in_carry_n_1,
      CO(1) => p_14_in_carry_n_2,
      CO(0) => p_14_in_carry_n_3,
      CYINIT => '0',
      DI(3) => p_14_in_carry_i_1_n_0,
      DI(2) => p_14_in_carry_i_2_n_0,
      DI(1) => p_14_in_carry_i_3_n_0,
      DI(0) => p_14_in_carry_i_4_n_0,
      O(3 downto 0) => NLW_p_14_in_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_14_in_carry_i_5_n_0,
      S(2) => p_14_in_carry_i_6_n_0,
      S(1) => p_14_in_carry_i_7_n_0,
      S(0) => p_14_in_carry_i_8_n_0
    );
\p_14_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_14_in_carry_n_0,
      CO(3) => p_14_in,
      CO(2) => \p_14_in_carry__0_n_1\,
      CO(1) => \p_14_in_carry__0_n_2\,
      CO(0) => \p_14_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_14_in_carry__0_i_1_n_0\,
      DI(2) => \p_14_in_carry__0_i_2_n_0\,
      DI(1) => \p_14_in_carry__0_i_3_n_0\,
      DI(0) => \p_14_in_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_14_in_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_14_in_carry__0_i_5_n_0\,
      S(2) => \p_14_in_carry__0_i_6_n_0\,
      S(1) => \p_14_in_carry__0_i_7_n_0\,
      S(0) => \p_14_in_carry__0_i_8_n_0\
    );
\p_14_in_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I1 => \^d\(15),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      I3 => \^d\(14),
      O => \p_14_in_carry__0_i_1_n_0\
    );
\p_14_in_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I1 => \^d\(13),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      I3 => \^d\(12),
      O => \p_14_in_carry__0_i_2_n_0\
    );
\p_14_in_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I1 => \^d\(11),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      I3 => \^d\(10),
      O => \p_14_in_carry__0_i_3_n_0\
    );
\p_14_in_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I1 => \^d\(9),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      I3 => \^d\(8),
      O => \p_14_in_carry__0_i_4_n_0\
    );
\p_14_in_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(15),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[0]\,
      I2 => \^d\(14),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[1]\,
      O => \p_14_in_carry__0_i_5_n_0\
    );
\p_14_in_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(13),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[2]\,
      I2 => \^d\(12),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[3]\,
      O => \p_14_in_carry__0_i_6_n_0\
    );
\p_14_in_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(11),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[4]\,
      I2 => \^d\(10),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[5]\,
      O => \p_14_in_carry__0_i_7_n_0\
    );
\p_14_in_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(9),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[6]\,
      I2 => \^d\(8),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[7]\,
      O => \p_14_in_carry__0_i_8_n_0\
    );
p_14_in_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I1 => \^d\(7),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      I3 => \^d\(6),
      O => p_14_in_carry_i_1_n_0
    );
p_14_in_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I1 => \^d\(5),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      I3 => \^d\(4),
      O => p_14_in_carry_i_2_n_0
    );
p_14_in_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I1 => \^d\(3),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      I3 => \^d\(2),
      O => p_14_in_carry_i_3_n_0
    );
p_14_in_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I1 => \^d\(1),
      I2 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      I3 => \^d\(0),
      O => p_14_in_carry_i_4_n_0
    );
p_14_in_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(7),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[8]\,
      I2 => \^d\(6),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[9]\,
      O => p_14_in_carry_i_5_n_0
    );
p_14_in_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(5),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[10]\,
      I2 => \^d\(4),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[11]\,
      O => p_14_in_carry_i_6_n_0
    );
p_14_in_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(3),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[12]\,
      I2 => \^d\(2),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[13]\,
      O => p_14_in_carry_i_7_n_0
    );
p_14_in_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(1),
      I1 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[14]\,
      I2 => \^d\(0),
      I3 => \Gen_Access_Counter.c1_Count_Stop_reg_n_0_[15]\,
      O => p_14_in_carry_i_8_n_0
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \plusOp_carry_i_1__4_n_0\,
      S(2) => \plusOp_carry_i_2__4_n_0\,
      S(1) => \plusOp_carry_i_3__4_n_0\,
      S(0) => \plusOp_carry_i_4__4_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3) => \plusOp_carry__0_i_1__4_n_0\,
      S(2) => \plusOp_carry__0_i_2__4_n_0\,
      S(1) => \plusOp_carry__0_i_3__4_n_0\,
      S(0) => \plusOp_carry__0_i_4__4_n_0\
    );
\plusOp_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry__0_i_1__4_n_0\
    );
\plusOp_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry__0_i_2__4_n_0\
    );
\plusOp_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry__0_i_3__4_n_0\
    );
\plusOp_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry__0_i_4__4_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3) => \plusOp_carry__1_i_1__4_n_0\,
      S(2) => \plusOp_carry__1_i_2__4_n_0\,
      S(1) => \plusOp_carry__1_i_3__4_n_0\,
      S(0) => \plusOp_carry__1_i_4__4_n_0\
    );
\plusOp_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \plusOp_carry__1_i_1__4_n_0\
    );
\plusOp_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \plusOp_carry__1_i_2__4_n_0\
    );
\plusOp_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__1_i_3__4_n_0\
    );
\plusOp_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__1_i_4__4_n_0\
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3) => \plusOp_carry__2_i_1__4_n_0\,
      S(2) => \plusOp_carry__2_i_2__4_n_0\,
      S(1) => \plusOp_carry__2_i_3__4_n_0\,
      S(0) => \plusOp_carry__2_i_4__4_n_0\
    );
\plusOp_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \plusOp_carry__2_i_1__4_n_0\
    );
\plusOp_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \plusOp_carry__2_i_2__4_n_0\
    );
\plusOp_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \plusOp_carry__2_i_3__4_n_0\
    );
\plusOp_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \plusOp_carry__2_i_4__4_n_0\
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3) => \plusOp_carry__3_i_1__4_n_0\,
      S(2) => \plusOp_carry__3_i_2__4_n_0\,
      S(1) => \plusOp_carry__3_i_3__4_n_0\,
      S(0) => \plusOp_carry__3_i_4__4_n_0\
    );
\plusOp_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \plusOp_carry__3_i_1__4_n_0\
    );
\plusOp_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \plusOp_carry__3_i_2__4_n_0\
    );
\plusOp_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \plusOp_carry__3_i_3__4_n_0\
    );
\plusOp_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \plusOp_carry__3_i_4__4_n_0\
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3) => \plusOp_carry__4_i_1__4_n_0\,
      S(2) => \plusOp_carry__4_i_2__4_n_0\,
      S(1) => \plusOp_carry__4_i_3__4_n_0\,
      S(0) => \plusOp_carry__4_i_4__4_n_0\
    );
\plusOp_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \plusOp_carry__4_i_1__4_n_0\
    );
\plusOp_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \plusOp_carry__4_i_2__4_n_0\
    );
\plusOp_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \plusOp_carry__4_i_3__4_n_0\
    );
\plusOp_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \plusOp_carry__4_i_4__4_n_0\
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3) => \plusOp_carry__5_i_1__4_n_0\,
      S(2) => \plusOp_carry__5_i_2__4_n_0\,
      S(1) => \plusOp_carry__5_i_3__4_n_0\,
      S(0) => \plusOp_carry__5_i_4__4_n_0\
    );
\plusOp_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \plusOp_carry__5_i_1__4_n_0\
    );
\plusOp_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \plusOp_carry__5_i_2__4_n_0\
    );
\plusOp_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \plusOp_carry__5_i_3__4_n_0\
    );
\plusOp_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \plusOp_carry__5_i_4__4_n_0\
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(31 downto 29),
      S(3) => '0',
      S(2) => \plusOp_carry__6_i_1__4_n_0\,
      S(1) => \plusOp_carry__6_i_2__4_n_0\,
      S(0) => \plusOp_carry__6_i_3__4_n_0\
    );
\plusOp_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \plusOp_carry__6_i_1__4_n_0\
    );
\plusOp_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \plusOp_carry__6_i_2__4_n_0\
    );
\plusOp_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \plusOp_carry__6_i_3__4_n_0\
    );
\plusOp_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_1__4_n_0\
    );
\plusOp_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_2__4_n_0\
    );
\plusOp_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_3__4_n_0\
    );
\plusOp_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_4__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
  port (
    Y : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    LOCKSTEP_Master_Out : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux is
begin
\Mux_LD.LD_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mux_bus
     port map (
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(32 downto 0) => LOCKSTEP_Master_Out(32 downto 0),
      Y(0 to 31) => Y(0 to 31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    ex_op1_zero : out STD_LOGIC;
    mem_ex_result : out STD_LOGIC_VECTOR ( 0 to 31 );
    mem_MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ex_MSR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    of_MSR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_pc_reg[31]\ : out STD_LOGIC;
    \saved_pc_reg[30]\ : out STD_LOGIC;
    \saved_pc_reg[29]\ : out STD_LOGIC;
    \saved_pc_reg[28]\ : out STD_LOGIC;
    \saved_pc_reg[27]\ : out STD_LOGIC;
    \saved_pc_reg[26]\ : out STD_LOGIC;
    \saved_pc_reg[25]\ : out STD_LOGIC;
    \saved_pc_reg[24]\ : out STD_LOGIC;
    \saved_pc_reg[23]\ : out STD_LOGIC;
    \saved_pc_reg[22]\ : out STD_LOGIC;
    \saved_pc_reg[21]\ : out STD_LOGIC;
    \saved_pc_reg[20]\ : out STD_LOGIC;
    \saved_pc_reg[19]\ : out STD_LOGIC;
    \saved_pc_reg[18]\ : out STD_LOGIC;
    \saved_pc_reg[17]\ : out STD_LOGIC;
    \saved_pc_reg[16]\ : out STD_LOGIC;
    \saved_pc_reg[15]\ : out STD_LOGIC;
    \saved_pc_reg[14]\ : out STD_LOGIC;
    \saved_pc_reg[13]\ : out STD_LOGIC;
    \saved_pc_reg[12]\ : out STD_LOGIC;
    \saved_pc_reg[11]\ : out STD_LOGIC;
    \saved_pc_reg[10]\ : out STD_LOGIC;
    \saved_pc_reg[9]\ : out STD_LOGIC;
    \saved_pc_reg[8]\ : out STD_LOGIC;
    \saved_pc_reg[7]\ : out STD_LOGIC;
    \saved_pc_reg[6]\ : out STD_LOGIC;
    \saved_pc_reg[5]\ : out STD_LOGIC;
    \saved_pc_reg[4]\ : out STD_LOGIC;
    \saved_pc_reg[3]\ : out STD_LOGIC;
    \saved_pc_reg[2]\ : out STD_LOGIC;
    \saved_pc_reg[1]\ : out STD_LOGIC;
    \saved_pc_reg[0]\ : out STD_LOGIC;
    wb_excep_return_addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    \saved_load_get_reg[23]\ : out STD_LOGIC;
    wb_read_msb_doublet_sel : out STD_LOGIC;
    \Using_FPGA.Native_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_rd_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \LOCKSTEP_Out_reg[2997]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2996]\ : out STD_LOGIC;
    \LOCKSTEP_Out_reg[2995]\ : out STD_LOGIC;
    \Data_Addr[0]\ : out STD_LOGIC_VECTOR ( 66 downto 0 );
    \Using_FPGA.Native_2\ : out STD_LOGIC;
    \Using_FPGA.Native_3\ : out STD_LOGIC;
    \Using_FPGA.Native_4\ : out STD_LOGIC;
    \Using_FPGA.Native_5\ : out STD_LOGIC;
    \Using_FPGA.Native_6\ : out STD_LOGIC;
    \Using_FPGA.Native_7\ : out STD_LOGIC;
    \Using_FPGA.Native_8\ : out STD_LOGIC;
    \Using_FPGA.Native_9\ : out STD_LOGIC;
    \Using_FPGA.Native_10\ : out STD_LOGIC;
    \Using_FPGA.Native_11\ : out STD_LOGIC;
    \Using_FPGA.Native_12\ : out STD_LOGIC;
    \Using_FPGA.Native_13\ : out STD_LOGIC;
    \Using_FPGA.Native_14\ : out STD_LOGIC;
    \Using_FPGA.Native_15\ : out STD_LOGIC;
    \Using_FPGA.Native_16\ : out STD_LOGIC;
    \Using_FPGA.Native_17\ : out STD_LOGIC;
    \Using_FPGA.Native_18\ : out STD_LOGIC;
    \Using_FPGA.Native_19\ : out STD_LOGIC;
    \Using_FPGA.Native_20\ : out STD_LOGIC;
    \Using_FPGA.Native_21\ : out STD_LOGIC;
    \Using_FPGA.Native_22\ : out STD_LOGIC;
    \Using_FPGA.Native_23\ : out STD_LOGIC;
    \Using_FPGA.Native_24\ : out STD_LOGIC;
    \Using_FPGA.Native_25\ : out STD_LOGIC;
    \Using_FPGA.Native_26\ : out STD_LOGIC;
    inside_handler_reg : out STD_LOGIC;
    stat_stop : out STD_LOGIC_VECTOR ( 0 to 0 );
    GPR_Op1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    GPR_Op3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LO : out STD_LOGIC;
    \EX_Op2_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \MEM_DataBus_Write_Data_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \saved_load_get_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \saved_load_get_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MEM_DataBus_Addr_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    of_op1_sel_spr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    \Using_FPGA.Native_27\ : in STD_LOGIC;
    \Using_FPGA.Native_28\ : in STD_LOGIC;
    \Using_FPGA.Native_29\ : in STD_LOGIC;
    \Using_FPGA.Native_30\ : in STD_LOGIC;
    \Using_FPGA.Native_31\ : in STD_LOGIC;
    \Using_FPGA.Native_32\ : in STD_LOGIC;
    \Using_FPGA.Native_33\ : in STD_LOGIC;
    \Using_FPGA.Native_34\ : in STD_LOGIC;
    \Using_FPGA.Native_35\ : in STD_LOGIC;
    \Using_FPGA.Native_36\ : in STD_LOGIC;
    \Using_FPGA.Native_37\ : in STD_LOGIC;
    \Using_FPGA.Native_38\ : in STD_LOGIC;
    \Using_FPGA.Native_39\ : in STD_LOGIC;
    \Using_FPGA.Native_40\ : in STD_LOGIC;
    \Using_FPGA.Native_41\ : in STD_LOGIC;
    \Using_FPGA.Native_42\ : in STD_LOGIC;
    \Using_FPGA.Native_43\ : in STD_LOGIC;
    \Using_FPGA.Native_44\ : in STD_LOGIC;
    \Using_FPGA.Native_45\ : in STD_LOGIC;
    \Using_FPGA.Native_46\ : in STD_LOGIC;
    \Using_FPGA.Native_47\ : in STD_LOGIC;
    \Using_FPGA.Native_48\ : in STD_LOGIC;
    \Using_FPGA.Native_49\ : in STD_LOGIC;
    \Using_FPGA.Native_50\ : in STD_LOGIC;
    \Using_FPGA.Native_51\ : in STD_LOGIC;
    \Using_FPGA.Native_52\ : in STD_LOGIC;
    \Using_FPGA.Native_53\ : in STD_LOGIC;
    \Using_FPGA.Native_54\ : in STD_LOGIC;
    \Using_FPGA.Native_55\ : in STD_LOGIC;
    \Using_FPGA.Native_56\ : in STD_LOGIC;
    \Using_FPGA.Native_57\ : in STD_LOGIC;
    ex_use_carry : in STD_LOGIC;
    EX_CMP_Op_reg : in STD_LOGIC;
    ex_unsigned_op : in STD_LOGIC;
    \EX_ALU_Op_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    EX_ALU_Sel_Logic : in STD_LOGIC;
    EX_Enable_ALU : in STD_LOGIC;
    S : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \EX_Op1_reg[24]\ : in STD_LOGIC;
    ex_op1_cmp_equal : in STD_LOGIC;
    ex_op1_cmp_equal_n : in STD_LOGIC;
    R : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    EX_Fwd : in STD_LOGIC_VECTOR ( 0 to 31 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    \Using_FPGA.Native_58\ : in STD_LOGIC;
    \Using_FPGA.Native_59\ : in STD_LOGIC;
    \Using_FPGA.Native_60\ : in STD_LOGIC;
    \Using_FPGA.Native_61\ : in STD_LOGIC;
    \Using_FPGA.Native_62\ : in STD_LOGIC;
    \Using_FPGA.Native_63\ : in STD_LOGIC;
    \Using_FPGA.Native_64\ : in STD_LOGIC;
    \Using_FPGA.Native_65\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pc_i_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MEM_WB_Sel_Mem_PC : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    I1_0 : in STD_LOGIC;
    ex_reverse_mem_access : in STD_LOGIC;
    \WB_MEM_Result_reg[31]\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    read_register_MSR_1_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[30]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[29]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[28]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[27]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[26]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[25]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[24]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[23]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[22]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[21]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[20]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[19]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[18]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[17]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[16]\ : in STD_LOGIC;
    ex_doublet_access : in STD_LOGIC;
    ex_byte_access : in STD_LOGIC;
    ex_swap_byte_instr : in STD_LOGIC;
    ex_swap_instr : in STD_LOGIC;
    inside_handler : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \WB_MEM_Result_reg[0]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[1]\ : in STD_LOGIC;
    of_gpr_op1_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    of_imm_data : in STD_LOGIC_VECTOR ( 0 to 15 );
    of_gpr_op3_rd_addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    WB_GPR_Wr_Addr : in STD_LOGIC_VECTOR ( 0 to 4 );
    \WB_MEM_Result_reg[2]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[3]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[4]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[5]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[6]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[7]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[8]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[9]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[10]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[11]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[12]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[13]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[14]\ : in STD_LOGIC;
    \WB_MEM_Result_reg[15]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    of_pause_reg : in STD_LOGIC;
    \Using_FPGA.Native_66\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Using_FPGA.Native_67\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \EX_Op3_reg[16]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ex_byte_selects : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_68\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_piperun : in STD_LOGIC;
    \wb_exception_kind_i_reg[28]_0\ : in STD_LOGIC;
    mem_byte_access : in STD_LOGIC;
    mem_doublet_access : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti is
  signal \^lockstep_out_reg[2995]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2996]\ : STD_LOGIC;
  signal \^lockstep_out_reg[2997]\ : STD_LOGIC;
  signal Operand_Select_I_n_96 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^using_fpga.native\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^using_fpga.native_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Zero_Detecting[0].nibble_Zero_reg\ : STD_LOGIC;
  signal \^ex_msr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ex_alu_carryin : STD_LOGIC;
  signal ex_branch_cmp_op1 : STD_LOGIC_VECTOR ( 1 to 29 );
  signal ex_op2 : STD_LOGIC_VECTOR ( 1 to 29 );
  signal ex_pre_alu_carry : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal muxcy_di : STD_LOGIC;
  signal muxcy_sel : STD_LOGIC;
begin
  \LOCKSTEP_Out_reg[2995]\ <= \^lockstep_out_reg[2995]\;
  \LOCKSTEP_Out_reg[2996]\ <= \^lockstep_out_reg[2996]\;
  \LOCKSTEP_Out_reg[2997]\ <= \^lockstep_out_reg[2997]\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \Using_FPGA.Native\(31 downto 0) <= \^using_fpga.native\(31 downto 0);
  \Using_FPGA.Native_1\(0) <= \^using_fpga.native_1\(0);
  ex_MSR(2 downto 0) <= \^ex_msr\(2 downto 0);
  lopt <= lopt_9;
  lopt_10 <= lopt_1;
  lopt_11 <= lopt_2;
ALU_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU
     port map (
      \Data_Addr[0]\(29 downto 0) => \Data_Addr[0]\(66 downto 37),
      \EX_ALU_Op_reg[0]\(1 downto 0) => \EX_ALU_Op_reg[0]\(1 downto 0),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => EX_CMP_Op_reg,
      EX_Enable_ALU => EX_Enable_ALU,
      \EX_Op1_reg[0]\(31 downto 0) => \^using_fpga.native\(31 downto 0),
      LO => LO,
      \MEM_DataBus_Addr_reg[30]\(1 downto 0) => \MEM_DataBus_Addr_reg[30]\(1 downto 0),
      Q(31) => \^q\(2),
      Q(30) => ex_op2(1),
      Q(29) => ex_op2(2),
      Q(28) => ex_op2(3),
      Q(27) => ex_op2(4),
      Q(26) => ex_op2(5),
      Q(25) => ex_op2(6),
      Q(24) => ex_op2(7),
      Q(23) => ex_op2(8),
      Q(22) => ex_op2(9),
      Q(21) => ex_op2(10),
      Q(20) => ex_op2(11),
      Q(19) => ex_op2(12),
      Q(18) => ex_op2(13),
      Q(17) => ex_op2(14),
      Q(16) => ex_op2(15),
      Q(15) => ex_op2(16),
      Q(14) => ex_op2(17),
      Q(13) => ex_op2(18),
      Q(12) => ex_op2(19),
      Q(11) => ex_op2(20),
      Q(10) => ex_op2(21),
      Q(9) => ex_op2(22),
      Q(8) => ex_op2(23),
      Q(7) => ex_op2(24),
      Q(6) => ex_op2(25),
      Q(5) => ex_op2(26),
      Q(4) => ex_op2(27),
      Q(3) => ex_op2(28),
      Q(2) => ex_op2(29),
      Q(1 downto 0) => \^q\(1 downto 0),
      S => S,
      ex_alu_carryin => ex_alu_carryin,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8
    );
Byte_Doublet_Handle_gti_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti
     port map (
      Clk => Clk,
      D(1) => ex_byte_selects(0),
      D(0) => Operand_Select_I_n_96,
      \EX_Op3_reg[16]\(35 downto 0) => \EX_Op3_reg[16]\(35 downto 0),
      \M_AXI_DP_WDATA[31]\(35 downto 0) => \Data_Addr[0]\(35 downto 0),
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      ex_reverse_mem_access => ex_reverse_mem_access,
      mem_byte_access => mem_byte_access,
      mem_doublet_access => mem_doublet_access,
      mem_valid_reg => mem_valid_reg,
      \saved_load_get_reg[23]\ => \saved_load_get_reg[23]\,
      \saved_load_get_reg[31]\(1 downto 0) => \saved_load_get_reg[31]\(1 downto 0),
      sync_reset => sync_reset,
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel
    );
Data_Flow_Logic_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic
     port map (
      Clk => Clk,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      R => R,
      SR(0) => SR(0),
      \Using_FPGA.Native\(3 downto 0) => \Using_FPGA.Native_68\(3 downto 0),
      ex_branch_with_delayslot_reg => ex_branch_with_delayslot_reg,
      mem_ex_result(0 to 31) => mem_ex_result(0 to 31),
      mem_valid_reg => mem_valid_reg,
      \saved_load_get_reg[0]\(31 downto 0) => \saved_load_get_reg[0]\(31 downto 0)
    );
Operand_Select_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti
     port map (
      Clk => Clk,
      D(31 downto 0) => D(31 downto 0),
      \Data_Addr[30]\(0) => \Data_Addr[0]\(36),
      E(0) => E(0),
      \EX_Op2_reg[0]_0\(15 downto 0) => \EX_Op2_reg[0]\(15 downto 0),
      I1 => I1,
      \MEM_DataBus_Addr_reg[0]\(31) => \^q\(2),
      \MEM_DataBus_Addr_reg[0]\(30) => ex_op2(1),
      \MEM_DataBus_Addr_reg[0]\(29) => ex_op2(2),
      \MEM_DataBus_Addr_reg[0]\(28) => ex_op2(3),
      \MEM_DataBus_Addr_reg[0]\(27) => ex_op2(4),
      \MEM_DataBus_Addr_reg[0]\(26) => ex_op2(5),
      \MEM_DataBus_Addr_reg[0]\(25) => ex_op2(6),
      \MEM_DataBus_Addr_reg[0]\(24) => ex_op2(7),
      \MEM_DataBus_Addr_reg[0]\(23) => ex_op2(8),
      \MEM_DataBus_Addr_reg[0]\(22) => ex_op2(9),
      \MEM_DataBus_Addr_reg[0]\(21) => ex_op2(10),
      \MEM_DataBus_Addr_reg[0]\(20) => ex_op2(11),
      \MEM_DataBus_Addr_reg[0]\(19) => ex_op2(12),
      \MEM_DataBus_Addr_reg[0]\(18) => ex_op2(13),
      \MEM_DataBus_Addr_reg[0]\(17) => ex_op2(14),
      \MEM_DataBus_Addr_reg[0]\(16) => ex_op2(15),
      \MEM_DataBus_Addr_reg[0]\(15) => ex_op2(16),
      \MEM_DataBus_Addr_reg[0]\(14) => ex_op2(17),
      \MEM_DataBus_Addr_reg[0]\(13) => ex_op2(18),
      \MEM_DataBus_Addr_reg[0]\(12) => ex_op2(19),
      \MEM_DataBus_Addr_reg[0]\(11) => ex_op2(20),
      \MEM_DataBus_Addr_reg[0]\(10) => ex_op2(21),
      \MEM_DataBus_Addr_reg[0]\(9) => ex_op2(22),
      \MEM_DataBus_Addr_reg[0]\(8) => ex_op2(23),
      \MEM_DataBus_Addr_reg[0]\(7) => ex_op2(24),
      \MEM_DataBus_Addr_reg[0]\(6) => ex_op2(25),
      \MEM_DataBus_Addr_reg[0]\(5) => ex_op2(26),
      \MEM_DataBus_Addr_reg[0]\(4) => ex_op2(27),
      \MEM_DataBus_Addr_reg[0]\(3) => ex_op2(28),
      \MEM_DataBus_Addr_reg[0]\(2) => ex_op2(29),
      \MEM_DataBus_Addr_reg[0]\(1 downto 0) => \^q\(1 downto 0),
      \MEM_DataBus_Write_Data_reg[0]\(31 downto 0) => \MEM_DataBus_Write_Data_reg[0]\(31 downto 0),
      Q(29) => \^using_fpga.native_1\(0),
      Q(28) => ex_branch_cmp_op1(1),
      Q(27) => ex_branch_cmp_op1(2),
      Q(26) => ex_branch_cmp_op1(3),
      Q(25) => ex_branch_cmp_op1(4),
      Q(24) => ex_branch_cmp_op1(5),
      Q(23) => ex_branch_cmp_op1(6),
      Q(22) => ex_branch_cmp_op1(7),
      Q(21) => ex_branch_cmp_op1(8),
      Q(20) => ex_branch_cmp_op1(9),
      Q(19) => ex_branch_cmp_op1(10),
      Q(18) => ex_branch_cmp_op1(11),
      Q(17) => ex_branch_cmp_op1(12),
      Q(16) => ex_branch_cmp_op1(13),
      Q(15) => ex_branch_cmp_op1(14),
      Q(14) => ex_branch_cmp_op1(15),
      Q(13) => ex_branch_cmp_op1(16),
      Q(12) => ex_branch_cmp_op1(17),
      Q(11) => ex_branch_cmp_op1(18),
      Q(10) => ex_branch_cmp_op1(19),
      Q(9) => ex_branch_cmp_op1(20),
      Q(8) => ex_branch_cmp_op1(21),
      Q(7) => ex_branch_cmp_op1(22),
      Q(6) => ex_branch_cmp_op1(23),
      Q(5) => ex_branch_cmp_op1(24),
      Q(4) => ex_branch_cmp_op1(25),
      Q(3) => ex_branch_cmp_op1(26),
      Q(2) => ex_branch_cmp_op1(27),
      Q(1) => ex_branch_cmp_op1(28),
      Q(0) => ex_branch_cmp_op1(29),
      \Using_FPGA.Native\(31 downto 0) => \^using_fpga.native\(31 downto 0),
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_3\,
      \Using_FPGA.Native_10\ => \Using_FPGA.Native_12\,
      \Using_FPGA.Native_11\ => \Using_FPGA.Native_13\,
      \Using_FPGA.Native_12\ => \Using_FPGA.Native_14\,
      \Using_FPGA.Native_13\ => \Using_FPGA.Native_15\,
      \Using_FPGA.Native_14\ => \Using_FPGA.Native_16\,
      \Using_FPGA.Native_15\ => \Using_FPGA.Native_17\,
      \Using_FPGA.Native_16\ => \Using_FPGA.Native_18\,
      \Using_FPGA.Native_17\ => \Using_FPGA.Native_19\,
      \Using_FPGA.Native_18\ => \Using_FPGA.Native_20\,
      \Using_FPGA.Native_19\ => \Using_FPGA.Native_21\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_4\,
      \Using_FPGA.Native_20\ => \Using_FPGA.Native_22\,
      \Using_FPGA.Native_21\ => \Using_FPGA.Native_23\,
      \Using_FPGA.Native_22\ => \Using_FPGA.Native_24\,
      \Using_FPGA.Native_23\ => \Using_FPGA.Native_25\,
      \Using_FPGA.Native_24\ => \Using_FPGA.Native_26\,
      \Using_FPGA.Native_25\ => \Using_FPGA.Native_27\,
      \Using_FPGA.Native_26\ => \Using_FPGA.Native_28\,
      \Using_FPGA.Native_27\ => \Using_FPGA.Native_29\,
      \Using_FPGA.Native_28\ => \Using_FPGA.Native_30\,
      \Using_FPGA.Native_29\ => \Using_FPGA.Native_31\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_5\,
      \Using_FPGA.Native_30\ => \Using_FPGA.Native_32\,
      \Using_FPGA.Native_31\ => \Using_FPGA.Native_33\,
      \Using_FPGA.Native_32\ => \Using_FPGA.Native_34\,
      \Using_FPGA.Native_33\ => \Using_FPGA.Native_35\,
      \Using_FPGA.Native_34\ => \Using_FPGA.Native_36\,
      \Using_FPGA.Native_35\ => \Using_FPGA.Native_37\,
      \Using_FPGA.Native_36\ => \Using_FPGA.Native_38\,
      \Using_FPGA.Native_37\ => \Using_FPGA.Native_39\,
      \Using_FPGA.Native_38\ => \Using_FPGA.Native_40\,
      \Using_FPGA.Native_39\ => \Using_FPGA.Native_41\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_6\,
      \Using_FPGA.Native_40\ => \Using_FPGA.Native_42\,
      \Using_FPGA.Native_41\ => \Using_FPGA.Native_43\,
      \Using_FPGA.Native_42\ => \Using_FPGA.Native_44\,
      \Using_FPGA.Native_43\ => \Using_FPGA.Native_45\,
      \Using_FPGA.Native_44\ => \Using_FPGA.Native_46\,
      \Using_FPGA.Native_45\ => \Using_FPGA.Native_47\,
      \Using_FPGA.Native_46\ => \Using_FPGA.Native_48\,
      \Using_FPGA.Native_47\ => \Using_FPGA.Native_49\,
      \Using_FPGA.Native_48\ => \Using_FPGA.Native_50\,
      \Using_FPGA.Native_49\ => \Using_FPGA.Native_51\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_7\,
      \Using_FPGA.Native_50\ => \Using_FPGA.Native_52\,
      \Using_FPGA.Native_51\ => \Using_FPGA.Native_53\,
      \Using_FPGA.Native_52\ => \Using_FPGA.Native_54\,
      \Using_FPGA.Native_53\ => \Using_FPGA.Native_55\,
      \Using_FPGA.Native_54\ => \Using_FPGA.Native_56\,
      \Using_FPGA.Native_55\ => \Using_FPGA.Native_57\,
      \Using_FPGA.Native_56\(31 downto 0) => \Using_FPGA.Native_66\(31 downto 0),
      \Using_FPGA.Native_57\(31 downto 0) => \Using_FPGA.Native_67\(31 downto 0),
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_8\,
      \Using_FPGA.Native_7\ => \Using_FPGA.Native_9\,
      \Using_FPGA.Native_8\ => \Using_FPGA.Native_10\,
      \Using_FPGA.Native_9\ => \Using_FPGA.Native_11\,
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      ex_byte_access => ex_byte_access,
      ex_doublet_access => ex_doublet_access,
      ex_reverse_mem_access => ex_reverse_mem_access,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      \mem_byte_selects_reg[1]\(0) => Operand_Select_I_n_96,
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_op1_sel_spr => of_op1_sel_spr,
      of_pause_reg => of_pause_reg,
      sync_reset => sync_reset
    );
Register_File_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti
     port map (
      Clk => Clk,
      DID(1) => \WB_MEM_Result_reg[0]\,
      DID(0) => \WB_MEM_Result_reg[1]\,
      GPR_Op1(0 to 31) => GPR_Op1(0 to 31),
      GPR_Op2(0 to 31) => GPR_Op2(0 to 31),
      GPR_Op3(0 to 31) => GPR_Op3(0 to 31),
      WB_GPR_Wr_Addr(0 to 4) => WB_GPR_Wr_Addr(0 to 4),
      \WB_MEM_Result_reg[10]\(1) => \WB_MEM_Result_reg[10]\,
      \WB_MEM_Result_reg[10]\(0) => \WB_MEM_Result_reg[11]\,
      \WB_MEM_Result_reg[12]\(1) => \WB_MEM_Result_reg[12]\,
      \WB_MEM_Result_reg[12]\(0) => \WB_MEM_Result_reg[13]\,
      \WB_MEM_Result_reg[14]\(1) => \WB_MEM_Result_reg[14]\,
      \WB_MEM_Result_reg[14]\(0) => \WB_MEM_Result_reg[15]\,
      \WB_MEM_Result_reg[16]\(1) => \WB_MEM_Result_reg[16]\,
      \WB_MEM_Result_reg[16]\(0) => \WB_MEM_Result_reg[17]\,
      \WB_MEM_Result_reg[18]\(1) => \WB_MEM_Result_reg[18]\,
      \WB_MEM_Result_reg[18]\(0) => \WB_MEM_Result_reg[19]\,
      \WB_MEM_Result_reg[20]\(1) => \WB_MEM_Result_reg[20]\,
      \WB_MEM_Result_reg[20]\(0) => \WB_MEM_Result_reg[21]\,
      \WB_MEM_Result_reg[22]\(1) => \WB_MEM_Result_reg[22]\,
      \WB_MEM_Result_reg[22]\(0) => \WB_MEM_Result_reg[23]\,
      \WB_MEM_Result_reg[24]\(1) => \WB_MEM_Result_reg[24]\,
      \WB_MEM_Result_reg[24]\(0) => \WB_MEM_Result_reg[25]\,
      \WB_MEM_Result_reg[26]\(1) => \WB_MEM_Result_reg[26]\,
      \WB_MEM_Result_reg[26]\(0) => \WB_MEM_Result_reg[27]\,
      \WB_MEM_Result_reg[28]\(1) => \WB_MEM_Result_reg[28]\,
      \WB_MEM_Result_reg[28]\(0) => \WB_MEM_Result_reg[29]\,
      \WB_MEM_Result_reg[2]\(1) => \WB_MEM_Result_reg[2]\,
      \WB_MEM_Result_reg[2]\(0) => \WB_MEM_Result_reg[3]\,
      \WB_MEM_Result_reg[30]\(1) => \WB_MEM_Result_reg[30]\,
      \WB_MEM_Result_reg[30]\(0) => \WB_MEM_Result_reg[31]\,
      \WB_MEM_Result_reg[4]\(1) => \WB_MEM_Result_reg[4]\,
      \WB_MEM_Result_reg[4]\(0) => \WB_MEM_Result_reg[5]\,
      \WB_MEM_Result_reg[6]\(1) => \WB_MEM_Result_reg[6]\,
      \WB_MEM_Result_reg[6]\(0) => \WB_MEM_Result_reg[7]\,
      \WB_MEM_Result_reg[8]\(1) => \WB_MEM_Result_reg[8]\,
      \WB_MEM_Result_reg[8]\(0) => \WB_MEM_Result_reg[9]\,
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(4) => of_imm_data(0),
      of_imm_data(3) => of_imm_data(1),
      of_imm_data(2) => of_imm_data(2),
      of_imm_data(1) => of_imm_data(3),
      of_imm_data(0) => of_imm_data(4),
      wb_exception_i_reg => wb_exception_i_reg
    );
Shift_Logic_Module_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti
     port map (
      \EX_Op1_reg[24]\ => \EX_Op1_reg[24]\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_0\,
      in0 => in0,
      \out\ => \out\
    );
\Using_DAXI_ALU_Carry.Direct_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290
     port map (
      ex_MSR(0) => \^ex_msr\(1),
      ex_pre_alu_carry => ex_pre_alu_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => ex_use_carry,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      lopt_9 => lopt_8,
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
\Using_DAXI_ALU_Carry.Post_MUXCY_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291
     port map (
      ex_alu_carryin => ex_alu_carryin,
      ex_pre_alu_carry => ex_pre_alu_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\
    );
\Using_DAXI_ALU_Carry.direct_lut_INST\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1\
     port map (
      muxcy_di => muxcy_di,
      muxcy_sel => muxcy_sel
    );
Zero_Detect_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti
     port map (
      Q(29) => \^using_fpga.native_1\(0),
      Q(28) => ex_branch_cmp_op1(1),
      Q(27) => ex_branch_cmp_op1(2),
      Q(26) => ex_branch_cmp_op1(3),
      Q(25) => ex_branch_cmp_op1(4),
      Q(24) => ex_branch_cmp_op1(5),
      Q(23) => ex_branch_cmp_op1(6),
      Q(22) => ex_branch_cmp_op1(7),
      Q(21) => ex_branch_cmp_op1(8),
      Q(20) => ex_branch_cmp_op1(9),
      Q(19) => ex_branch_cmp_op1(10),
      Q(18) => ex_branch_cmp_op1(11),
      Q(17) => ex_branch_cmp_op1(12),
      Q(16) => ex_branch_cmp_op1(13),
      Q(15) => ex_branch_cmp_op1(14),
      Q(14) => ex_branch_cmp_op1(15),
      Q(13) => ex_branch_cmp_op1(16),
      Q(12) => ex_branch_cmp_op1(17),
      Q(11) => ex_branch_cmp_op1(18),
      Q(10) => ex_branch_cmp_op1(19),
      Q(9) => ex_branch_cmp_op1(20),
      Q(8) => ex_branch_cmp_op1(21),
      Q(7) => ex_branch_cmp_op1(22),
      Q(6) => ex_branch_cmp_op1(23),
      Q(5) => ex_branch_cmp_op1(24),
      Q(4) => ex_branch_cmp_op1(25),
      Q(3) => ex_branch_cmp_op1(26),
      Q(2) => ex_branch_cmp_op1(27),
      Q(1) => ex_branch_cmp_op1(28),
      Q(0) => ex_branch_cmp_op1(29),
      \Zero_Detecting[0].nibble_Zero_reg\ => \Zero_Detecting[0].nibble_Zero_reg\,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      lopt => lopt_9,
      lopt_1 => lopt_10,
      lopt_2 => lopt_11
    );
exception_registers_I1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti
     port map (
      Clk => Clk,
      DI => \saved_pc_reg[31]\,
      I1_0 => I1_0,
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\,
      \WB_MEM_Result_reg[16]\(1) => \WB_MEM_Result_reg[16]\,
      \WB_MEM_Result_reg[16]\(0) => \WB_MEM_Result_reg[17]\,
      \WB_MEM_Result_reg[18]\(1) => \WB_MEM_Result_reg[18]\,
      \WB_MEM_Result_reg[18]\(0) => \WB_MEM_Result_reg[19]\,
      \WB_MEM_Result_reg[20]\(1) => \WB_MEM_Result_reg[20]\,
      \WB_MEM_Result_reg[20]\(0) => \WB_MEM_Result_reg[21]\,
      \WB_MEM_Result_reg[22]\(1) => \WB_MEM_Result_reg[22]\,
      \WB_MEM_Result_reg[22]\(0) => \WB_MEM_Result_reg[23]\,
      \WB_MEM_Result_reg[24]\(1) => \WB_MEM_Result_reg[24]\,
      \WB_MEM_Result_reg[24]\(0) => \WB_MEM_Result_reg[25]\,
      \WB_MEM_Result_reg[26]\(1) => \WB_MEM_Result_reg[26]\,
      \WB_MEM_Result_reg[26]\(0) => \WB_MEM_Result_reg[27]\,
      \WB_MEM_Result_reg[28]\(1) => \WB_MEM_Result_reg[28]\,
      \WB_MEM_Result_reg[28]\(0) => \WB_MEM_Result_reg[29]\,
      \WB_MEM_Result_reg[30]\(1) => \WB_MEM_Result_reg[30]\,
      \WB_MEM_Result_reg[30]\(0) => \WB_MEM_Result_reg[31]\,
      \data_rd_reg_reg[16]\(15 downto 0) => \data_rd_reg_reg[16]\(15 downto 0),
      inside_handler => inside_handler,
      inside_handler_reg => inside_handler_reg,
      \mem_pc_i_reg[0]\(31 downto 0) => \mem_pc_i_reg[0]\(31 downto 0),
      mem_valid_reg => mem_valid_reg,
      read_register_MSR_1_reg => read_register_MSR_1_reg,
      \saved_pc_reg[0]\ => \saved_pc_reg[0]\,
      \saved_pc_reg[10]\ => \saved_pc_reg[10]\,
      \saved_pc_reg[11]\ => \saved_pc_reg[11]\,
      \saved_pc_reg[12]\ => \saved_pc_reg[12]\,
      \saved_pc_reg[13]\ => \saved_pc_reg[13]\,
      \saved_pc_reg[14]\ => \saved_pc_reg[14]\,
      \saved_pc_reg[15]\ => \saved_pc_reg[15]\,
      \saved_pc_reg[16]\ => \saved_pc_reg[16]\,
      \saved_pc_reg[17]\ => \saved_pc_reg[17]\,
      \saved_pc_reg[18]\ => \saved_pc_reg[18]\,
      \saved_pc_reg[19]\ => \saved_pc_reg[19]\,
      \saved_pc_reg[1]\ => \saved_pc_reg[1]\,
      \saved_pc_reg[20]\ => \saved_pc_reg[20]\,
      \saved_pc_reg[21]\ => \saved_pc_reg[21]\,
      \saved_pc_reg[22]\ => \saved_pc_reg[22]\,
      \saved_pc_reg[23]\ => \saved_pc_reg[23]\,
      \saved_pc_reg[24]\ => \saved_pc_reg[24]\,
      \saved_pc_reg[25]\ => \saved_pc_reg[25]\,
      \saved_pc_reg[26]\ => \saved_pc_reg[26]\,
      \saved_pc_reg[27]\ => \saved_pc_reg[27]\,
      \saved_pc_reg[28]\ => \saved_pc_reg[28]\,
      \saved_pc_reg[29]\ => \saved_pc_reg[29]\,
      \saved_pc_reg[2]\ => \saved_pc_reg[2]\,
      \saved_pc_reg[30]\ => \saved_pc_reg[30]\,
      \saved_pc_reg[3]\ => \saved_pc_reg[3]\,
      \saved_pc_reg[4]\ => \saved_pc_reg[4]\,
      \saved_pc_reg[5]\ => \saved_pc_reg[5]\,
      \saved_pc_reg[6]\ => \saved_pc_reg[6]\,
      \saved_pc_reg[7]\ => \saved_pc_reg[7]\,
      \saved_pc_reg[8]\ => \saved_pc_reg[8]\,
      \saved_pc_reg[9]\ => \saved_pc_reg[9]\,
      stat_stop(0) => stat_stop(0),
      sync_reset => sync_reset,
      \wb_MSR_i_reg[28]\ => \^lockstep_out_reg[2995]\,
      \wb_MSR_i_reg[29]\ => \^lockstep_out_reg[2996]\,
      \wb_MSR_i_reg[30]\ => \^lockstep_out_reg[2997]\,
      wb_excep_return_addr(0 to 31) => wb_excep_return_addr(0 to 31),
      \wb_exception_kind_i_reg[28]\(0) => \wb_exception_kind_i_reg[28]\(0),
      wb_gpr_wr_dbg => wb_gpr_wr_dbg,
      wb_valid_reg => wb_valid_reg
    );
msr_reg_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti
     port map (
      Clk => Clk,
      \LOCKSTEP_Out_reg[2995]\ => \^lockstep_out_reg[2995]\,
      \LOCKSTEP_Out_reg[2996]\ => \^lockstep_out_reg[2996]\,
      \LOCKSTEP_Out_reg[2997]\ => \^lockstep_out_reg[2997]\,
      \Using_FPGA.Native\ => \Using_FPGA.Native_58\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_59\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_60\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_61\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_62\,
      \Using_FPGA.Native_4\ => \Using_FPGA.Native_63\,
      \Using_FPGA.Native_5\ => \Using_FPGA.Native_64\,
      \Using_FPGA.Native_6\ => \Using_FPGA.Native_65\,
      ex_MSR(2 downto 0) => \^ex_msr\(2 downto 0),
      mem_MSR(2 downto 0) => mem_MSR(2 downto 0),
      of_MSR(1 downto 0) => of_MSR(1 downto 0),
      sync_reset => sync_reset,
      \wb_exception_kind_i_reg[28]\ => \wb_exception_kind_i_reg[28]_0\,
      wb_piperun => wb_piperun
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Stat is
  port (
    Dbg_Intr : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_delay_slot : out STD_LOGIC;
    inside_handler : out STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[1]_0\ : out STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[4]_0\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    \all_statistics_counters[0].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[5].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[4].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[3].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[2].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[1].ready_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wb_instr_reg[6]\ : in STD_LOGIC;
    inside_handler_reg_0 : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Interrupt : in STD_LOGIC;
    \Dbg_Reg_En_7__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_4__s_port_\ : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    stat116_out : in STD_LOGIC;
    \stat_select_reg[0][2]_0\ : in STD_LOGIC;
    stat3_out : in STD_LOGIC;
    \wb_instr_reg[4]\ : in STD_LOGIC;
    stat6_out : in STD_LOGIC;
    \stat_select_reg[5][2]_0\ : in STD_LOGIC;
    \stat_select_reg[4][2]_0\ : in STD_LOGIC;
    \stat_select_reg[3][2]_0\ : in STD_LOGIC;
    \stat_select_reg[2][2]_0\ : in STD_LOGIC;
    \stat_select_reg[1][2]_0\ : in STD_LOGIC;
    \stat_select_reg[0][2]_1\ : in STD_LOGIC;
    stat22_out : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_0\ : in STD_LOGIC;
    \stat_select_reg[0][1]_0\ : in STD_LOGIC;
    \stat_select_reg[5][2]_1\ : in STD_LOGIC;
    \stat_select_reg[5][1]_0\ : in STD_LOGIC;
    \stat_select_reg[4][2]_1\ : in STD_LOGIC;
    \stat_select_reg[4][1]_0\ : in STD_LOGIC;
    \stat_select_reg[3][2]_1\ : in STD_LOGIC;
    \stat_select_reg[3][1]_0\ : in STD_LOGIC;
    \stat_select_reg[2][2]_1\ : in STD_LOGIC;
    \stat_select_reg[2][1]_0\ : in STD_LOGIC;
    \stat_select_reg[1][2]_1\ : in STD_LOGIC;
    \stat_select_reg[1][1]_0\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_instr_reg[5]\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_1\ : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    stat_stop : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.shift_datain_reg[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Stat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Stat is
  signal \Dbg_Intr0__0\ : STD_LOGIC;
  signal \Dbg_Reg_En_4__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_7__s_net_1\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_30_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_31_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_33_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_41_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_42_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_43_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_44_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_58_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_59_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_60_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_61_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_62_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_63_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_64_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_65_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Serial_Dbg_Intf.any_cmd_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\ : STD_LOGIC;
  signal \^serial_dbg_intf.command_reg_reg[4]_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_incr_TClk_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_select[2]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.data_read_select_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^serial_dbg_intf.status_reg_reg[1]_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_select[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_select[1]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_select[2]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_11\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_12\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_13\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_14\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_15\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_16\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_17\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_18\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_19\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_20\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_21\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_22\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_23\ : STD_LOGIC;
  signal access_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \all_statistics_counters[0].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[0].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[0].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_14_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_7_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[0].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_1\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_10\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_11\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_12\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_13\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_14\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_15\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_16\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_17\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_18\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_19\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_2\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_20\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_21\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_22\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_23\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_24\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_25\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_26\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_27\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_28\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_29\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_3\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_30\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_31\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_32\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_33\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_4\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_5\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_6\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_7\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_8\ : STD_LOGIC;
  signal \all_statistics_counters[1].Debug_Stat_Counter_i_n_9\ : STD_LOGIC;
  signal \all_statistics_counters[1].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[1].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[1].ready_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_11_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_18_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_20_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_31_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[1].request_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_1\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_10\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_11\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_12\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_13\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_14\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_15\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_16\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_17\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_18\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_19\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_2\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_20\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_21\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_22\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_23\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_24\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_25\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_26\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_27\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_28\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_29\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_3\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_30\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_31\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_32\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_33\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_4\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_5\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_6\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_7\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_8\ : STD_LOGIC;
  signal \all_statistics_counters[2].Debug_Stat_Counter_i_n_9\ : STD_LOGIC;
  signal \all_statistics_counters[2].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[2].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[2].ready_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_14_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_7_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[2].request_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_1\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_10\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_11\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_12\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_13\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_14\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_15\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_16\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_17\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_18\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_19\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_2\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_20\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_21\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_22\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_23\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_24\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_25\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_26\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_27\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_28\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_29\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_3\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_30\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_31\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_32\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_33\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_4\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_5\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_6\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_7\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_8\ : STD_LOGIC;
  signal \all_statistics_counters[3].Debug_Stat_Counter_i_n_9\ : STD_LOGIC;
  signal \all_statistics_counters[3].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[3].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[3].ready_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_14_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_7_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[3].request_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_1\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_10\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_11\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_12\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_13\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_14\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_15\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_16\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_17\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_18\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_19\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_2\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_20\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_21\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_22\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_23\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_24\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_25\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_26\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_27\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_28\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_29\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_3\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_30\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_31\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_32\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_33\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_4\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_5\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_6\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_7\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_8\ : STD_LOGIC;
  signal \all_statistics_counters[4].Debug_Stat_Counter_i_n_9\ : STD_LOGIC;
  signal \all_statistics_counters[4].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[4].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[4].ready_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_14_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_7_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[4].request_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_1\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_10\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_11\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_12\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_13\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_14\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_15\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_16\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_17\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_18\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_19\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_2\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_20\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_21\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_22\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_23\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_24\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_25\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_26\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_27\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_28\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_29\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_3\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_30\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_31\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_4\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_5\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_6\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_64\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_65\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_7\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_8\ : STD_LOGIC;
  signal \all_statistics_counters[5].Debug_Stat_Counter_i_n_9\ : STD_LOGIC;
  signal \all_statistics_counters[5].ready_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].ready_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].ready_i_3_n_0\ : STD_LOGIC;
  signal \^all_statistics_counters[5].ready_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \all_statistics_counters[5].ready_reg_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_10_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_13_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_14_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_1_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_2_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_4_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_5_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_7_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_8_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_i_9_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_reg_i_3_n_0\ : STD_LOGIC;
  signal \all_statistics_counters[5].request_reg_n_0\ : STD_LOGIC;
  signal any_cmd : STD_LOGIC;
  signal clear_cmd : STD_LOGIC;
  signal command_Reg_En : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal command_reg_clear : STD_LOGIC;
  signal command_reg_rst : STD_LOGIC;
  signal control_Reg_En : STD_LOGIC;
  signal control_incr : STD_LOGIC;
  signal control_incr_TClk : STD_LOGIC;
  signal control_reg_rst : STD_LOGIC;
  signal control_rst : STD_LOGIC;
  signal control_rst_i_1_n_0 : STD_LOGIC;
  signal control_select : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_select[0]_i_1_n_0\ : STD_LOGIC;
  signal \control_select[1]_i_1_n_0\ : STD_LOGIC;
  signal \control_select[2]_i_1_n_0\ : STD_LOGIC;
  signal cycle_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cycle_count_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_Write_Reg_En : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \data_sample_reg[0]_12\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \data_sample_reg_reg[0]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[1]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[2]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[3]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[4]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[5]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[6]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[7]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_sample_reg_reg[8]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_write : STD_LOGIC;
  signal data_write_TClk : STD_LOGIC;
  signal data_write_reg : STD_LOGIC_VECTOR ( 0 to 31 );
  signal data_write_reg_rst : STD_LOGIC;
  signal data_write_rst : STD_LOGIC;
  signal data_write_rst0 : STD_LOGIC;
  signal data_write_select : STD_LOGIC;
  signal \data_write_select[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_write_select_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^inside_handler\ : STD_LOGIC;
  signal interrupt_1 : STD_LOGIC;
  signal interrupt_1_i_1_n_0 : STD_LOGIC;
  signal min_max : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal new_arvalid : STD_LOGIC;
  signal new_arvalid_i_1_n_0 : STD_LOGIC;
  signal new_awvalid : STD_LOGIC;
  signal new_awvalid_i_1_n_0 : STD_LOGIC;
  signal new_bvalid : STD_LOGIC;
  signal new_bvalid_i_1_n_0 : STD_LOGIC;
  signal new_interrupt_i_1_n_0 : STD_LOGIC;
  signal new_interrupt_reg_n_0 : STD_LOGIC;
  signal new_rvalid : STD_LOGIC;
  signal new_rvalid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_1_in44_in : STD_LOGIC;
  signal p_1_in47_in : STD_LOGIC;
  signal p_1_in80_in : STD_LOGIC;
  signal p_1_in81_in : STD_LOGIC;
  signal p_1_in82_in : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal p_78_out : STD_LOGIC;
  signal ready : STD_LOGIC;
  signal request : STD_LOGIC;
  signal reset_cmd : STD_LOGIC;
  signal \sample_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \sample_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sample_2_reg_n_0_[3]\ : STD_LOGIC;
  signal sample_cmd : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 10 );
  signal sel : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal start_cmd : STD_LOGIC;
  signal stat0119_out : STD_LOGIC;
  signal stat0129_out : STD_LOGIC;
  signal stat_pause : STD_LOGIC;
  signal \stat_select[0]_8\ : STD_LOGIC;
  signal \stat_select[1]_11\ : STD_LOGIC;
  signal \stat_select[2]_10\ : STD_LOGIC;
  signal \stat_select[3]_9\ : STD_LOGIC;
  signal \stat_select[4]_7\ : STD_LOGIC;
  signal \stat_select[5]_6\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \stat_select_reg_n_0_[5][5]\ : STD_LOGIC;
  signal status : STD_LOGIC_VECTOR ( 0 to 1 );
  signal status_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal status_reg_rst : STD_LOGIC;
  signal \status_sample_reg[0]_36\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \status_sample_reg_reg[0]_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_sample_reg_reg[1]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_sample_reg_reg[2]_24\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_sample_reg_reg[3]_25\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_sample_reg_reg[4]_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \status_sample_reg_reg[5]_27\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal status_select : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_cmd : STD_LOGIC;
  signal trace_EX_PipeRun_i : STD_LOGIC;
  signal trace_MB_Halted_i : STD_LOGIC;
  signal trace_MEM_PipeRun_i : STD_LOGIC;
  signal trace_OF_PipeRun_i : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \Serial_Dbg_Intf.clear_cmd_reg\ : label is "Serial_Dbg_Intf.clear_cmd_reg";
  attribute ORIG_CELL_NAME of \Serial_Dbg_Intf.clear_cmd_reg_rep\ : label is "Serial_Dbg_Intf.clear_cmd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.data_read_select[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.data_read_select[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.data_read_select[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.data_read_select[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.status_select[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.status_select[2]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_32\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \all_statistics_counters[1].request_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \control_select[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \control_select[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_write_select[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_write_select[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \data_write_select[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_write_select[3]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of interrupt_1_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of new_interrupt_i_1 : label is "soft_lutpair23";
begin
  \Dbg_Reg_En_4__s_net_1\ <= \Dbg_Reg_En_4__s_port_\;
  \Dbg_Reg_En_7__s_net_1\ <= \Dbg_Reg_En_7__s_port_\;
  Dbg_Trig_Ack_Out(1 downto 0) <= \^dbg_trig_ack_out\(1 downto 0);
  Dbg_Trig_In(1 downto 0) <= \^dbg_trig_in\(1 downto 0);
  \Serial_Dbg_Intf.command_reg_reg[4]_0\ <= \^serial_dbg_intf.command_reg_reg[4]_0\;
  \Serial_Dbg_Intf.status_reg_reg[1]_0\ <= \^serial_dbg_intf.status_reg_reg[1]_0\;
  \all_statistics_counters[0].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[0].ready_reg_0\(2 downto 0);
  \all_statistics_counters[1].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[1].ready_reg_0\(2 downto 0);
  \all_statistics_counters[2].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[2].ready_reg_0\(2 downto 0);
  \all_statistics_counters[3].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[3].ready_reg_0\(2 downto 0);
  \all_statistics_counters[4].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[4].ready_reg_0\(2 downto 0);
  \all_statistics_counters[5].ready_reg_0\(2 downto 0) <= \^all_statistics_counters[5].ready_reg_0\(2 downto 0);
  inside_handler <= \^inside_handler\;
Dbg_Intr0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \all_statistics_counters[1].Debug_Stat_Counter_i_n_33\,
      I1 => \all_statistics_counters[2].Debug_Stat_Counter_i_n_33\,
      I2 => \all_statistics_counters[5].Debug_Stat_Counter_i_n_65\,
      I3 => status(1),
      I4 => \all_statistics_counters[3].Debug_Stat_Counter_i_n_33\,
      I5 => \all_statistics_counters[4].Debug_Stat_Counter_i_n_33\,
      O => \Dbg_Intr0__0\
    );
Dbg_Intr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Dbg_Intr0__0\,
      Q => Dbg_Intr,
      R => sync_reset
    );
Dbg_TDO_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004700470000FF47"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_30_n_0,
      I1 => Q(4),
      I2 => Dbg_TDO_INST_0_i_31_n_0,
      I3 => \Dbg_Reg_En_7__s_net_1\,
      I4 => Dbg_TDO_INST_0_i_33_n_0,
      I5 => \Dbg_Reg_En_4__s_net_1\,
      O => Dbg_TDO
    );
Dbg_TDO_INST_0_i_30: unisim.vcomponents.MUXF8
     port map (
      I0 => Dbg_TDO_INST_0_i_41_n_0,
      I1 => Dbg_TDO_INST_0_i_42_n_0,
      O => Dbg_TDO_INST_0_i_30_n_0,
      S => Q(3)
    );
Dbg_TDO_INST_0_i_31: unisim.vcomponents.MUXF8
     port map (
      I0 => Dbg_TDO_INST_0_i_43_n_0,
      I1 => Dbg_TDO_INST_0_i_44_n_0,
      O => Dbg_TDO_INST_0_i_31_n_0,
      S => Q(3)
    );
Dbg_TDO_INST_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => status_reg(1),
      I1 => Q(0),
      I2 => status_reg(0),
      O => Dbg_TDO_INST_0_i_33_n_0
    );
Dbg_TDO_INST_0_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_58_n_0,
      I1 => Dbg_TDO_INST_0_i_59_n_0,
      O => Dbg_TDO_INST_0_i_41_n_0,
      S => Q(2)
    );
Dbg_TDO_INST_0_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_60_n_0,
      I1 => Dbg_TDO_INST_0_i_61_n_0,
      O => Dbg_TDO_INST_0_i_42_n_0,
      S => Q(2)
    );
Dbg_TDO_INST_0_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_62_n_0,
      I1 => Dbg_TDO_INST_0_i_63_n_0,
      O => Dbg_TDO_INST_0_i_43_n_0,
      S => Q(2)
    );
Dbg_TDO_INST_0_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_64_n_0,
      I1 => Dbg_TDO_INST_0_i_65_n_0,
      O => Dbg_TDO_INST_0_i_44_n_0,
      S => Q(2)
    );
Dbg_TDO_INST_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(19),
      I1 => data_read_reg(18),
      I2 => Q(1),
      I3 => data_read_reg(17),
      I4 => Q(0),
      I5 => data_read_reg(16),
      O => Dbg_TDO_INST_0_i_58_n_0
    );
Dbg_TDO_INST_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(23),
      I1 => data_read_reg(22),
      I2 => Q(1),
      I3 => data_read_reg(21),
      I4 => Q(0),
      I5 => data_read_reg(20),
      O => Dbg_TDO_INST_0_i_59_n_0
    );
Dbg_TDO_INST_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(27),
      I1 => data_read_reg(26),
      I2 => Q(1),
      I3 => data_read_reg(25),
      I4 => Q(0),
      I5 => data_read_reg(24),
      O => Dbg_TDO_INST_0_i_60_n_0
    );
Dbg_TDO_INST_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(31),
      I1 => data_read_reg(30),
      I2 => Q(1),
      I3 => data_read_reg(29),
      I4 => Q(0),
      I5 => data_read_reg(28),
      O => Dbg_TDO_INST_0_i_61_n_0
    );
Dbg_TDO_INST_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(3),
      I1 => data_read_reg(2),
      I2 => Q(1),
      I3 => data_read_reg(1),
      I4 => Q(0),
      I5 => data_read_reg(0),
      O => Dbg_TDO_INST_0_i_62_n_0
    );
Dbg_TDO_INST_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(7),
      I1 => data_read_reg(6),
      I2 => Q(1),
      I3 => data_read_reg(5),
      I4 => Q(0),
      I5 => data_read_reg(4),
      O => Dbg_TDO_INST_0_i_63_n_0
    );
Dbg_TDO_INST_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(11),
      I1 => data_read_reg(10),
      I2 => Q(1),
      I3 => data_read_reg(9),
      I4 => Q(0),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_64_n_0
    );
Dbg_TDO_INST_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data_read_reg(15),
      I1 => data_read_reg(14),
      I2 => Q(1),
      I3 => data_read_reg(13),
      I4 => Q(0),
      I5 => data_read_reg(12),
      O => Dbg_TDO_INST_0_i_65_n_0
    );
\Serial_Dbg_Intf.Start_Ack_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_21\,
      Q => \^dbg_trig_ack_out\(0),
      R => '0'
    );
\Serial_Dbg_Intf.Started_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_22\,
      Q => \^dbg_trig_in\(0),
      R => '0'
    );
\Serial_Dbg_Intf.Stop_Ack_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_20\,
      Q => \^dbg_trig_ack_out\(1),
      R => '0'
    );
\Serial_Dbg_Intf.Stopped_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_11\,
      Q => \^dbg_trig_in\(1),
      R => '0'
    );
\Serial_Dbg_Intf.any_cmd_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => reset_cmd,
      I1 => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      I2 => start_cmd,
      I3 => sample_cmd,
      I4 => stop_cmd,
      O => \Serial_Dbg_Intf.any_cmd_i_1_n_0\
    );
\Serial_Dbg_Intf.any_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.any_cmd_i_1_n_0\,
      Q => any_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.clear_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_17\,
      Q => clear_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.clear_cmd_reg_rep\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_19\,
      Q => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      R => sync_reset
    );
\Serial_Dbg_Intf.command_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => Dbg_Reg_En(2),
      I2 => \^serial_dbg_intf.command_reg_reg[4]_0\,
      O => command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => command_reg_clear,
      O => command_reg_rst
    );
\Serial_Dbg_Intf.command_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(4),
      I5 => Dbg_Reg_En(7),
      O => \^serial_dbg_intf.command_reg_reg[4]_0\
    );
\Serial_Dbg_Intf.command_reg_clear_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => any_cmd,
      Q => command_reg_clear,
      R => sync_reset
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(4),
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(3),
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.command_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(2),
      Q => command_reg(2)
    );
\Serial_Dbg_Intf.command_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(1),
      Q => command_reg(3)
    );
\Serial_Dbg_Intf.command_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => command_Reg_En,
      CLR => command_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(0),
      Q => command_reg(4)
    );
\Serial_Dbg_Intf.control_incr_TClk_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Dbg_Reg_En(6),
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(1),
      I4 => \Serial_Dbg_Intf.control_incr_TClk_i_3_n_0\,
      O => control_Reg_En
    );
\Serial_Dbg_Intf.control_incr_TClk_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => control_rst,
      O => control_reg_rst
    );
\Serial_Dbg_Intf.control_incr_TClk_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Dbg_Reg_En(4),
      I1 => Dbg_Reg_En(0),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(2),
      O => \Serial_Dbg_Intf.control_incr_TClk_i_3_n_0\
    );
\Serial_Dbg_Intf.control_incr_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => control_Reg_En,
      Q => control_incr_TClk
    );
\Serial_Dbg_Intf.control_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_16\,
      Q => control_incr,
      R => sync_reset
    );
\Serial_Dbg_Intf.control_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(5),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\
    );
\Serial_Dbg_Intf.control_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(4),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.control_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(3),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.control_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(2),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.control_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(1),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\
    );
\Serial_Dbg_Intf.control_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => control_Reg_En,
      CLR => control_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(0),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\
    );
\Serial_Dbg_Intf.data_read_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Dbg_Capture,
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_Reg_En(2),
      I3 => \^serial_dbg_intf.command_reg_reg[4]_0\,
      O => p_77_out
    );
\Serial_Dbg_Intf.data_read_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(31),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[0]_i_4_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[0]_i_5_n_0\,
      O => \data_sample_reg[0]_12\(0)
    );
\Serial_Dbg_Intf.data_read_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => reset_cmd,
      O => status_reg_rst
    );
\Serial_Dbg_Intf.data_read_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(31),
      I1 => \data_sample_reg_reg[6]_19\(31),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(31),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(31),
      O => \Serial_Dbg_Intf.data_read_reg[0]_i_4_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(31),
      I1 => \data_sample_reg_reg[2]_15\(31),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(31),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(31),
      O => \Serial_Dbg_Intf.data_read_reg[0]_i_5_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(21),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[10]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[10]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(10)
    );
\Serial_Dbg_Intf.data_read_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(21),
      I1 => \data_sample_reg_reg[6]_19\(21),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(21),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(21),
      O => \Serial_Dbg_Intf.data_read_reg[10]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(21),
      I1 => \data_sample_reg_reg[2]_15\(21),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(21),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(21),
      O => \Serial_Dbg_Intf.data_read_reg[10]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(20),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[11]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[11]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(11)
    );
\Serial_Dbg_Intf.data_read_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(20),
      I1 => \data_sample_reg_reg[6]_19\(20),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(20),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(20),
      O => \Serial_Dbg_Intf.data_read_reg[11]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(20),
      I1 => \data_sample_reg_reg[2]_15\(20),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(20),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(20),
      O => \Serial_Dbg_Intf.data_read_reg[11]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(19),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[12]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[12]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(12)
    );
\Serial_Dbg_Intf.data_read_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(19),
      I1 => \data_sample_reg_reg[6]_19\(19),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(19),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(19),
      O => \Serial_Dbg_Intf.data_read_reg[12]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(19),
      I1 => \data_sample_reg_reg[2]_15\(19),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(19),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(19),
      O => \Serial_Dbg_Intf.data_read_reg[12]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(18),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[13]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[13]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(13)
    );
\Serial_Dbg_Intf.data_read_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(18),
      I1 => \data_sample_reg_reg[6]_19\(18),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(18),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(18),
      O => \Serial_Dbg_Intf.data_read_reg[13]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(18),
      I1 => \data_sample_reg_reg[2]_15\(18),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(18),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(18),
      O => \Serial_Dbg_Intf.data_read_reg[13]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(17),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[14]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[14]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(14)
    );
\Serial_Dbg_Intf.data_read_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(17),
      I1 => \data_sample_reg_reg[6]_19\(17),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(17),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(17),
      O => \Serial_Dbg_Intf.data_read_reg[14]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(17),
      I1 => \data_sample_reg_reg[2]_15\(17),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(17),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(17),
      O => \Serial_Dbg_Intf.data_read_reg[14]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(16),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[15]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[15]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(15)
    );
\Serial_Dbg_Intf.data_read_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(16),
      I1 => \data_sample_reg_reg[6]_19\(16),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(16),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(16),
      O => \Serial_Dbg_Intf.data_read_reg[15]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(16),
      I1 => \data_sample_reg_reg[2]_15\(16),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(16),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(16),
      O => \Serial_Dbg_Intf.data_read_reg[15]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(15),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[16]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[16]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(16)
    );
\Serial_Dbg_Intf.data_read_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(15),
      I1 => \data_sample_reg_reg[6]_19\(15),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(15),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(15),
      O => \Serial_Dbg_Intf.data_read_reg[16]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(15),
      I1 => \data_sample_reg_reg[2]_15\(15),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(15),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(15),
      O => \Serial_Dbg_Intf.data_read_reg[16]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(14),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[17]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[17]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(17)
    );
\Serial_Dbg_Intf.data_read_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(14),
      I1 => \data_sample_reg_reg[6]_19\(14),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(14),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(14),
      O => \Serial_Dbg_Intf.data_read_reg[17]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(14),
      I1 => \data_sample_reg_reg[2]_15\(14),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(14),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(14),
      O => \Serial_Dbg_Intf.data_read_reg[17]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(13),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[18]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[18]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(18)
    );
\Serial_Dbg_Intf.data_read_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(13),
      I1 => \data_sample_reg_reg[6]_19\(13),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(13),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(13),
      O => \Serial_Dbg_Intf.data_read_reg[18]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(13),
      I1 => \data_sample_reg_reg[2]_15\(13),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(13),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(13),
      O => \Serial_Dbg_Intf.data_read_reg[18]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(12),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[19]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[19]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(19)
    );
\Serial_Dbg_Intf.data_read_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(12),
      I1 => \data_sample_reg_reg[6]_19\(12),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(12),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(12),
      O => \Serial_Dbg_Intf.data_read_reg[19]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(12),
      I1 => \data_sample_reg_reg[2]_15\(12),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(12),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(12),
      O => \Serial_Dbg_Intf.data_read_reg[19]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(30),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[1]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[1]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(1)
    );
\Serial_Dbg_Intf.data_read_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(30),
      I1 => \data_sample_reg_reg[6]_19\(30),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(30),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(30),
      O => \Serial_Dbg_Intf.data_read_reg[1]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(30),
      I1 => \data_sample_reg_reg[2]_15\(30),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(30),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(30),
      O => \Serial_Dbg_Intf.data_read_reg[1]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(11),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[20]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[20]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(20)
    );
\Serial_Dbg_Intf.data_read_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(11),
      I1 => \data_sample_reg_reg[6]_19\(11),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(11),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(11),
      O => \Serial_Dbg_Intf.data_read_reg[20]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(11),
      I1 => \data_sample_reg_reg[2]_15\(11),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(11),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(11),
      O => \Serial_Dbg_Intf.data_read_reg[20]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(10),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[21]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[21]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(21)
    );
\Serial_Dbg_Intf.data_read_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(10),
      I1 => \data_sample_reg_reg[6]_19\(10),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(10),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(10),
      O => \Serial_Dbg_Intf.data_read_reg[21]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(10),
      I1 => \data_sample_reg_reg[2]_15\(10),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(10),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(10),
      O => \Serial_Dbg_Intf.data_read_reg[21]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(9),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[22]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[22]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(22)
    );
\Serial_Dbg_Intf.data_read_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(9),
      I1 => \data_sample_reg_reg[6]_19\(9),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(9),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(9),
      O => \Serial_Dbg_Intf.data_read_reg[22]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(9),
      I1 => \data_sample_reg_reg[2]_15\(9),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(9),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(9),
      O => \Serial_Dbg_Intf.data_read_reg[22]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(8),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[23]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[23]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(23)
    );
\Serial_Dbg_Intf.data_read_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(8),
      I1 => \data_sample_reg_reg[6]_19\(8),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(8),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(8),
      O => \Serial_Dbg_Intf.data_read_reg[23]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(8),
      I1 => \data_sample_reg_reg[2]_15\(8),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(8),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(8),
      O => \Serial_Dbg_Intf.data_read_reg[23]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(7),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[24]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[24]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(24)
    );
\Serial_Dbg_Intf.data_read_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(7),
      I1 => \data_sample_reg_reg[6]_19\(7),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(7),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(7),
      O => \Serial_Dbg_Intf.data_read_reg[24]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(7),
      I1 => \data_sample_reg_reg[2]_15\(7),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(7),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(7),
      O => \Serial_Dbg_Intf.data_read_reg[24]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(6),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[25]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[25]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(25)
    );
\Serial_Dbg_Intf.data_read_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(6),
      I1 => \data_sample_reg_reg[6]_19\(6),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(6),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(6),
      O => \Serial_Dbg_Intf.data_read_reg[25]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(6),
      I1 => \data_sample_reg_reg[2]_15\(6),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(6),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(6),
      O => \Serial_Dbg_Intf.data_read_reg[25]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(5),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[26]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[26]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(26)
    );
\Serial_Dbg_Intf.data_read_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(5),
      I1 => \data_sample_reg_reg[6]_19\(5),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(5),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(5),
      O => \Serial_Dbg_Intf.data_read_reg[26]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(5),
      I1 => \data_sample_reg_reg[2]_15\(5),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(5),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(5),
      O => \Serial_Dbg_Intf.data_read_reg[26]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(4),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[27]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[27]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(27)
    );
\Serial_Dbg_Intf.data_read_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(4),
      I1 => \data_sample_reg_reg[6]_19\(4),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(4),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(4),
      O => \Serial_Dbg_Intf.data_read_reg[27]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(4),
      I1 => \data_sample_reg_reg[2]_15\(4),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(4),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(4),
      O => \Serial_Dbg_Intf.data_read_reg[27]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(3),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[28]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[28]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(28)
    );
\Serial_Dbg_Intf.data_read_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(3),
      I1 => \data_sample_reg_reg[6]_19\(3),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(3),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(3),
      O => \Serial_Dbg_Intf.data_read_reg[28]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(3),
      I1 => \data_sample_reg_reg[2]_15\(3),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(3),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(3),
      O => \Serial_Dbg_Intf.data_read_reg[28]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(2),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[29]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[29]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(29)
    );
\Serial_Dbg_Intf.data_read_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(2),
      I1 => \data_sample_reg_reg[6]_19\(2),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(2),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(2),
      O => \Serial_Dbg_Intf.data_read_reg[29]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(2),
      I1 => \data_sample_reg_reg[2]_15\(2),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(2),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(2),
      O => \Serial_Dbg_Intf.data_read_reg[29]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(29),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[2]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[2]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(2)
    );
\Serial_Dbg_Intf.data_read_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(29),
      I1 => \data_sample_reg_reg[6]_19\(29),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(29),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(29),
      O => \Serial_Dbg_Intf.data_read_reg[2]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(29),
      I1 => \data_sample_reg_reg[2]_15\(29),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(29),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(29),
      O => \Serial_Dbg_Intf.data_read_reg[2]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(1),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[30]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[30]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(30)
    );
\Serial_Dbg_Intf.data_read_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(1),
      I1 => \data_sample_reg_reg[6]_19\(1),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(1),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(1),
      O => \Serial_Dbg_Intf.data_read_reg[30]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(1),
      I1 => \data_sample_reg_reg[2]_15\(1),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(1),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(1),
      O => \Serial_Dbg_Intf.data_read_reg[30]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(0),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[31]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[31]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(31)
    );
\Serial_Dbg_Intf.data_read_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(0),
      I1 => \data_sample_reg_reg[6]_19\(0),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(0),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(0),
      O => \Serial_Dbg_Intf.data_read_reg[31]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(0),
      I1 => \data_sample_reg_reg[2]_15\(0),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(0),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(0),
      O => \Serial_Dbg_Intf.data_read_reg[31]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(28),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[3]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[3]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(3)
    );
\Serial_Dbg_Intf.data_read_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(28),
      I1 => \data_sample_reg_reg[6]_19\(28),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(28),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(28),
      O => \Serial_Dbg_Intf.data_read_reg[3]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(28),
      I1 => \data_sample_reg_reg[2]_15\(28),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(28),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(28),
      O => \Serial_Dbg_Intf.data_read_reg[3]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(27),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[4]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[4]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(4)
    );
\Serial_Dbg_Intf.data_read_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(27),
      I1 => \data_sample_reg_reg[6]_19\(27),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(27),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(27),
      O => \Serial_Dbg_Intf.data_read_reg[4]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(27),
      I1 => \data_sample_reg_reg[2]_15\(27),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(27),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(27),
      O => \Serial_Dbg_Intf.data_read_reg[4]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(26),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[5]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[5]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(5)
    );
\Serial_Dbg_Intf.data_read_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(26),
      I1 => \data_sample_reg_reg[6]_19\(26),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(26),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(26),
      O => \Serial_Dbg_Intf.data_read_reg[5]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(26),
      I1 => \data_sample_reg_reg[2]_15\(26),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(26),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(26),
      O => \Serial_Dbg_Intf.data_read_reg[5]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(25),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[6]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[6]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(6)
    );
\Serial_Dbg_Intf.data_read_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(25),
      I1 => \data_sample_reg_reg[6]_19\(25),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(25),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(25),
      O => \Serial_Dbg_Intf.data_read_reg[6]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(25),
      I1 => \data_sample_reg_reg[2]_15\(25),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(25),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(25),
      O => \Serial_Dbg_Intf.data_read_reg[6]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(24),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[7]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[7]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(7)
    );
\Serial_Dbg_Intf.data_read_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(24),
      I1 => \data_sample_reg_reg[6]_19\(24),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(24),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(24),
      O => \Serial_Dbg_Intf.data_read_reg[7]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(24),
      I1 => \data_sample_reg_reg[2]_15\(24),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(24),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(24),
      O => \Serial_Dbg_Intf.data_read_reg[7]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(23),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[8]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[8]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(8)
    );
\Serial_Dbg_Intf.data_read_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(23),
      I1 => \data_sample_reg_reg[6]_19\(23),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(23),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(23),
      O => \Serial_Dbg_Intf.data_read_reg[8]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(23),
      I1 => \data_sample_reg_reg[2]_15\(23),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(23),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(23),
      O => \Serial_Dbg_Intf.data_read_reg[8]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_sample_reg_reg[8]_21\(22),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I2 => \Serial_Dbg_Intf.data_read_reg[9]_i_2_n_0\,
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I4 => \Serial_Dbg_Intf.data_read_reg[9]_i_3_n_0\,
      O => \data_sample_reg[0]_12\(9)
    );
\Serial_Dbg_Intf.data_read_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[7]_20\(22),
      I1 => \data_sample_reg_reg[6]_19\(22),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[5]_18\(22),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[4]_17\(22),
      O => \Serial_Dbg_Intf.data_read_reg[9]_i_2_n_0\
    );
\Serial_Dbg_Intf.data_read_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_sample_reg_reg[3]_16\(22),
      I1 => \data_sample_reg_reg[2]_15\(22),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \data_sample_reg_reg[1]_14\(22),
      I4 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I5 => \data_sample_reg_reg[0]_13\(22),
      O => \Serial_Dbg_Intf.data_read_reg[9]_i_3_n_0\
    );
\Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(0),
      Q => data_read_reg(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(10),
      Q => data_read_reg(10)
    );
\Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(11),
      Q => data_read_reg(11)
    );
\Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(12),
      Q => data_read_reg(12)
    );
\Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(13),
      Q => data_read_reg(13)
    );
\Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(14),
      Q => data_read_reg(14)
    );
\Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(15),
      Q => data_read_reg(15)
    );
\Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(16),
      Q => data_read_reg(16)
    );
\Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(17),
      Q => data_read_reg(17)
    );
\Serial_Dbg_Intf.data_read_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(18),
      Q => data_read_reg(18)
    );
\Serial_Dbg_Intf.data_read_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(19),
      Q => data_read_reg(19)
    );
\Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(1),
      Q => data_read_reg(1)
    );
\Serial_Dbg_Intf.data_read_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(20),
      Q => data_read_reg(20)
    );
\Serial_Dbg_Intf.data_read_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(21),
      Q => data_read_reg(21)
    );
\Serial_Dbg_Intf.data_read_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(22),
      Q => data_read_reg(22)
    );
\Serial_Dbg_Intf.data_read_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(23),
      Q => data_read_reg(23)
    );
\Serial_Dbg_Intf.data_read_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(24),
      Q => data_read_reg(24)
    );
\Serial_Dbg_Intf.data_read_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(25),
      Q => data_read_reg(25)
    );
\Serial_Dbg_Intf.data_read_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(26),
      Q => data_read_reg(26)
    );
\Serial_Dbg_Intf.data_read_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(27),
      Q => data_read_reg(27)
    );
\Serial_Dbg_Intf.data_read_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(28),
      Q => data_read_reg(28)
    );
\Serial_Dbg_Intf.data_read_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(29),
      Q => data_read_reg(29)
    );
\Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(2),
      Q => data_read_reg(2)
    );
\Serial_Dbg_Intf.data_read_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(30),
      Q => data_read_reg(30)
    );
\Serial_Dbg_Intf.data_read_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(31),
      Q => data_read_reg(31)
    );
\Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(3),
      Q => data_read_reg(3)
    );
\Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(4),
      Q => data_read_reg(4)
    );
\Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(5),
      Q => data_read_reg(5)
    );
\Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(6),
      Q => data_read_reg(6)
    );
\Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(7),
      Q => data_read_reg(7)
    );
\Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(8),
      Q => data_read_reg(8)
    );
\Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \data_sample_reg[0]_12\(9),
      Q => data_read_reg(9)
    );
\Serial_Dbg_Intf.data_read_select[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\Serial_Dbg_Intf.data_read_select[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\Serial_Dbg_Intf.data_read_select[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      O => \Serial_Dbg_Intf.data_read_select[2]_i_1_n_0\
    );
\Serial_Dbg_Intf.data_read_select[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \Serial_Dbg_Intf.data_read_select_reg__0\(3),
      I1 => \Serial_Dbg_Intf.data_read_select_reg__0\(0),
      I2 => \Serial_Dbg_Intf.data_read_select_reg__0\(1),
      I3 => \Serial_Dbg_Intf.data_read_select_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\Serial_Dbg_Intf.data_read_select_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \p_0_in__0\(0),
      Q => \Serial_Dbg_Intf.data_read_select_reg__0\(0)
    );
\Serial_Dbg_Intf.data_read_select_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \p_0_in__0\(1),
      Q => \Serial_Dbg_Intf.data_read_select_reg__0\(1)
    );
\Serial_Dbg_Intf.data_read_select_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \Serial_Dbg_Intf.data_read_select[2]_i_1_n_0\,
      Q => \Serial_Dbg_Intf.data_read_select_reg__0\(2)
    );
\Serial_Dbg_Intf.data_read_select_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_77_out,
      CLR => status_reg_rst,
      D => \p_0_in__0\(3),
      Q => \Serial_Dbg_Intf.data_read_select_reg__0\(3)
    );
\Serial_Dbg_Intf.data_write_TClk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(5),
      I2 => \^serial_dbg_intf.status_reg_reg[1]_0\,
      O => data_Write_Reg_En
    );
\Serial_Dbg_Intf.data_write_TClk_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => data_write_rst,
      O => data_write_reg_rst
    );
\Serial_Dbg_Intf.data_write_TClk_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(3),
      I3 => Dbg_Reg_En(7),
      I4 => Dbg_Reg_En(0),
      I5 => Dbg_Reg_En(4),
      O => \^serial_dbg_intf.status_reg_reg[1]_0\
    );
\Serial_Dbg_Intf.data_write_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => data_Write_Reg_En,
      Q => data_write_TClk
    );
\Serial_Dbg_Intf.data_write_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_18\,
      Q => data_write,
      R => sync_reset
    );
\Serial_Dbg_Intf.data_write_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(31),
      Q => data_write_reg(0)
    );
\Serial_Dbg_Intf.data_write_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(21),
      Q => data_write_reg(10)
    );
\Serial_Dbg_Intf.data_write_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(20),
      Q => data_write_reg(11)
    );
\Serial_Dbg_Intf.data_write_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(19),
      Q => data_write_reg(12)
    );
\Serial_Dbg_Intf.data_write_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(18),
      Q => data_write_reg(13)
    );
\Serial_Dbg_Intf.data_write_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(17),
      Q => data_write_reg(14)
    );
\Serial_Dbg_Intf.data_write_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(16),
      Q => data_write_reg(15)
    );
\Serial_Dbg_Intf.data_write_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(15),
      Q => data_write_reg(16)
    );
\Serial_Dbg_Intf.data_write_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(14),
      Q => data_write_reg(17)
    );
\Serial_Dbg_Intf.data_write_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(13),
      Q => data_write_reg(18)
    );
\Serial_Dbg_Intf.data_write_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(12),
      Q => data_write_reg(19)
    );
\Serial_Dbg_Intf.data_write_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(30),
      Q => data_write_reg(1)
    );
\Serial_Dbg_Intf.data_write_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(11),
      Q => data_write_reg(20)
    );
\Serial_Dbg_Intf.data_write_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(10),
      Q => data_write_reg(21)
    );
\Serial_Dbg_Intf.data_write_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(9),
      Q => data_write_reg(22)
    );
\Serial_Dbg_Intf.data_write_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(8),
      Q => data_write_reg(23)
    );
\Serial_Dbg_Intf.data_write_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(7),
      Q => data_write_reg(24)
    );
\Serial_Dbg_Intf.data_write_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(6),
      Q => data_write_reg(25)
    );
\Serial_Dbg_Intf.data_write_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(5),
      Q => data_write_reg(26)
    );
\Serial_Dbg_Intf.data_write_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(4),
      Q => data_write_reg(27)
    );
\Serial_Dbg_Intf.data_write_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(3),
      Q => data_write_reg(28)
    );
\Serial_Dbg_Intf.data_write_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(2),
      Q => data_write_reg(29)
    );
\Serial_Dbg_Intf.data_write_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(29),
      Q => data_write_reg(2)
    );
\Serial_Dbg_Intf.data_write_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(1),
      Q => data_write_reg(30)
    );
\Serial_Dbg_Intf.data_write_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(0),
      Q => data_write_reg(31)
    );
\Serial_Dbg_Intf.data_write_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(28),
      Q => data_write_reg(3)
    );
\Serial_Dbg_Intf.data_write_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(27),
      Q => data_write_reg(4)
    );
\Serial_Dbg_Intf.data_write_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(26),
      Q => data_write_reg(5)
    );
\Serial_Dbg_Intf.data_write_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(25),
      Q => data_write_reg(6)
    );
\Serial_Dbg_Intf.data_write_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(24),
      Q => data_write_reg(7)
    );
\Serial_Dbg_Intf.data_write_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(23),
      Q => data_write_reg(8)
    );
\Serial_Dbg_Intf.data_write_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => data_Write_Reg_En,
      CLR => data_write_reg_rst,
      D => \Serial_Dbg_Intf.shift_datain_reg[4]\(22),
      Q => data_write_reg(9)
    );
\Serial_Dbg_Intf.reset_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_12\,
      Q => reset_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_13\,
      Q => sample_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(0),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(10),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[10]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(1),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(2),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(3),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(4),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[5]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(6),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => p_1_in44_in,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => p_1_in47_in,
      R => sync_reset
    );
\Serial_Dbg_Intf.sample_synced_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(9),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[9]\,
      R => sync_reset
    );
\Serial_Dbg_Intf.start_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_15\,
      Q => start_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.stat_pause_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_23\,
      Q => stat_pause,
      R => '0'
    );
\Serial_Dbg_Intf.status_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \status_sample_reg_reg[5]_27\(1),
      I1 => status_select(0),
      I2 => \status_sample_reg_reg[4]_26\(1),
      I3 => status_select(2),
      I4 => \Serial_Dbg_Intf.status_reg[0]_i_2_n_0\,
      O => \status_sample_reg[0]_36\(0)
    );
\Serial_Dbg_Intf.status_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \status_sample_reg_reg[3]_25\(1),
      I1 => \status_sample_reg_reg[2]_24\(1),
      I2 => status_select(1),
      I3 => \status_sample_reg_reg[1]_23\(1),
      I4 => status_select(0),
      I5 => \status_sample_reg_reg[0]_22\(1),
      O => \Serial_Dbg_Intf.status_reg[0]_i_2_n_0\
    );
\Serial_Dbg_Intf.status_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \status_sample_reg_reg[5]_27\(0),
      I1 => status_select(0),
      I2 => \status_sample_reg_reg[4]_26\(0),
      I3 => status_select(2),
      I4 => \Serial_Dbg_Intf.status_reg[1]_i_2_n_0\,
      O => \status_sample_reg[0]_36\(1)
    );
\Serial_Dbg_Intf.status_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \status_sample_reg_reg[3]_25\(0),
      I1 => \status_sample_reg_reg[2]_24\(0),
      I2 => status_select(1),
      I3 => \status_sample_reg_reg[1]_23\(0),
      I4 => status_select(0),
      I5 => \status_sample_reg_reg[0]_22\(0),
      O => \Serial_Dbg_Intf.status_reg[1]_i_2_n_0\
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_78_out,
      CLR => status_reg_rst,
      D => \status_sample_reg[0]_36\(0),
      Q => status_reg(0)
    );
\Serial_Dbg_Intf.status_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_78_out,
      CLR => status_reg_rst,
      D => \status_sample_reg[0]_36\(1),
      Q => status_reg(1)
    );
\Serial_Dbg_Intf.status_select[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => status_select(0),
      O => \Serial_Dbg_Intf.status_select[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.status_select[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => status_select(0),
      I1 => status_select(1),
      O => \Serial_Dbg_Intf.status_select[1]_i_1_n_0\
    );
\Serial_Dbg_Intf.status_select[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Dbg_Capture,
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(5),
      I3 => \^serial_dbg_intf.status_reg_reg[1]_0\,
      O => p_78_out
    );
\Serial_Dbg_Intf.status_select[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => status_select(0),
      I1 => status_select(1),
      I2 => status_select(2),
      O => \Serial_Dbg_Intf.status_select[2]_i_2_n_0\
    );
\Serial_Dbg_Intf.status_select_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_78_out,
      CLR => status_reg_rst,
      D => \Serial_Dbg_Intf.status_select[0]_i_1_n_0\,
      Q => status_select(0)
    );
\Serial_Dbg_Intf.status_select_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_78_out,
      CLR => status_reg_rst,
      D => \Serial_Dbg_Intf.status_select[1]_i_1_n_0\,
      Q => status_select(1)
    );
\Serial_Dbg_Intf.status_select_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => p_78_out,
      CLR => status_reg_rst,
      D => \Serial_Dbg_Intf.status_select[2]_i_2_n_0\,
      Q => status_select(2)
    );
\Serial_Dbg_Intf.stop_cmd_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_14\,
      Q => stop_cmd,
      R => sync_reset
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized3\
     port map (
      Clk => Clk,
      D(10) => sample_synced(0),
      D(9) => sample_synced(1),
      D(8) => sample_synced(2),
      D(7) => sample_synced(3),
      D(6) => sample_synced(4),
      D(5) => sample_synced(5),
      D(4) => sample_synced(6),
      D(3) => sample_synced(7),
      D(2) => sample_synced(8),
      D(1) => sample_synced(9),
      D(0) => sample_synced(10),
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => \^dbg_trig_ack_out\(1 downto 0),
      Dbg_Trig_In(1 downto 0) => \^dbg_trig_in\(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Q(10) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0]\,
      Q(9) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1]\,
      Q(8) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2]\,
      Q(7) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3]\,
      Q(6) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4]\,
      Q(5) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[5]\,
      Q(4) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6]\,
      Q(3) => p_1_in44_in,
      Q(2) => p_1_in47_in,
      Q(1) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[9]\,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[10]\,
      \Serial_Dbg_Intf.Start_Ack_reg\ => \Serial_Dbg_Intf.sync_sample_n_21\,
      \Serial_Dbg_Intf.Started_reg\ => \Serial_Dbg_Intf.sync_sample_n_22\,
      \Serial_Dbg_Intf.Stop_Ack_reg\ => \Serial_Dbg_Intf.sync_sample_n_20\,
      \Serial_Dbg_Intf.Stopped_reg\ => \Serial_Dbg_Intf.sync_sample_n_11\,
      \Serial_Dbg_Intf.clear_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_17\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.sync_sample_n_19\,
      \Serial_Dbg_Intf.command_reg_reg[0]\(4) => command_reg(0),
      \Serial_Dbg_Intf.command_reg_reg[0]\(3) => command_reg(1),
      \Serial_Dbg_Intf.command_reg_reg[0]\(2) => command_reg(2),
      \Serial_Dbg_Intf.command_reg_reg[0]\(1) => command_reg(3),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => command_reg(4),
      \Serial_Dbg_Intf.control_incr_TClk_reg\(0) => control_incr_TClk,
      \Serial_Dbg_Intf.control_incr_reg\ => \Serial_Dbg_Intf.sync_sample_n_16\,
      \Serial_Dbg_Intf.data_write_TClk_reg\(0) => data_write_TClk,
      \Serial_Dbg_Intf.data_write_reg\ => \Serial_Dbg_Intf.sync_sample_n_18\,
      \Serial_Dbg_Intf.reset_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_12\,
      \Serial_Dbg_Intf.sample_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_13\,
      \Serial_Dbg_Intf.start_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_15\,
      \Serial_Dbg_Intf.stat_pause_reg\ => \Serial_Dbg_Intf.sync_sample_n_23\,
      \Serial_Dbg_Intf.stop_cmd_reg\ => \Serial_Dbg_Intf.sync_sample_n_14\,
      start_cmd => start_cmd,
      stat_pause => stat_pause,
      stop_cmd => stop_cmd,
      sync_reset => sync_reset
    );
\all_statistics_counters[0].Debug_Stat_Counter_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter
     port map (
      Clk => Clk,
      D(1) => status(0),
      D(0) => status(1),
      Q(31 downto 0) => access_count(31 downto 0),
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      clear_cmd => clear_cmd,
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      ready => ready,
      request => request,
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\all_statistics_counters[0].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[0].ready_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[0][4]\,
      I2 => \all_statistics_counters[0].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[0][5]\,
      I4 => \all_statistics_counters[0].request_i_4_n_0\,
      O => \all_statistics_counters[0].ready_i_1_n_0\
    );
\all_statistics_counters[0].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[0].ready_i_3_n_0\,
      I1 => \stat_select_reg_n_0_[0][3]\,
      I2 => \^all_statistics_counters[0].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[0].ready_reg_0\(1),
      I5 => \^all_statistics_counters[0].ready_reg_0\(2),
      O => \all_statistics_counters[0].ready_i_2_n_0\
    );
\all_statistics_counters[0].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[0].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[0].ready_reg_0\(0),
      I5 => \^all_statistics_counters[0].ready_reg_0\(1),
      O => \all_statistics_counters[0].ready_i_3_n_0\
    );
\all_statistics_counters[0].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[0].ready_i_1_n_0\,
      Q => ready,
      R => '0'
    );
\all_statistics_counters[0].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[0].request_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[0][4]\,
      I2 => \all_statistics_counters[0].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[0][5]\,
      I4 => \all_statistics_counters[0].request_i_4_n_0\,
      O => \all_statistics_counters[0].request_i_1_n_0\
    );
\all_statistics_counters[0].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[0].ready_reg_0\(1),
      I1 => \^all_statistics_counters[0].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[0].ready_reg_0\(2),
      O => \all_statistics_counters[0].request_i_10_n_0\
    );
\all_statistics_counters[0].request_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[0].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[0].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[0].request_i_13_n_0\
    );
\all_statistics_counters[0].request_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[0].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[0].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[0].request_i_14_n_0\
    );
\all_statistics_counters[0].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[0].request_i_5_n_0\,
      I1 => \stat_select_reg_n_0_[0][3]\,
      I2 => \^all_statistics_counters[0].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[0].ready_reg_0\(1),
      I5 => \^all_statistics_counters[0].ready_reg_0\(2),
      O => \all_statistics_counters[0].request_i_2_n_0\
    );
\all_statistics_counters[0].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[0].request_i_8_n_0\,
      I1 => \all_statistics_counters[0].request_i_9_n_0\,
      I2 => \stat_select_reg_n_0_[0][4]\,
      I3 => \all_statistics_counters[0].request_i_10_n_0\,
      I4 => \stat_select_reg_n_0_[0][3]\,
      I5 => \stat_select_reg[0][2]_1\,
      O => \all_statistics_counters[0].request_i_4_n_0\
    );
\all_statistics_counters[0].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[0].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[0].ready_reg_0\(0),
      I5 => \^all_statistics_counters[0].ready_reg_0\(1),
      O => \all_statistics_counters[0].request_i_5_n_0\
    );
\all_statistics_counters[0].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[0].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[0].ready_reg_0\(1),
      I4 => \^all_statistics_counters[0].ready_reg_0\(2),
      I5 => \all_statistics_counters[0].request_i_13_n_0\,
      O => \all_statistics_counters[0].request_i_7_n_0\
    );
\all_statistics_counters[0].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[0].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[0].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[0].ready_reg_0\(2),
      I5 => \all_statistics_counters[0].request_i_14_n_0\,
      O => \all_statistics_counters[0].request_i_8_n_0\
    );
\all_statistics_counters[0].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[0].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[0].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[0].ready_reg_0\(2),
      I5 => \stat_select_reg[0][1]_0\,
      O => \all_statistics_counters[0].request_i_9_n_0\
    );
\all_statistics_counters[0].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[0].request_i_1_n_0\,
      Q => request,
      R => '0'
    );
\all_statistics_counters[0].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[0][2]_0\,
      I1 => \all_statistics_counters[0].request_i_7_n_0\,
      O => \all_statistics_counters[0].request_reg_i_3_n_0\,
      S => \stat_select_reg_n_0_[0][3]\
    );
\all_statistics_counters[1].Debug_Stat_Counter_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_31
     port map (
      Clk => Clk,
      D(1) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_32\,
      D(0) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_33\,
      Q(31) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_0\,
      Q(30) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_1\,
      Q(29) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_2\,
      Q(28) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_3\,
      Q(27) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_4\,
      Q(26) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_5\,
      Q(25) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_6\,
      Q(24) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_7\,
      Q(23) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_8\,
      Q(22) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_9\,
      Q(21) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_10\,
      Q(20) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_11\,
      Q(19) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_12\,
      Q(18) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_13\,
      Q(17) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_14\,
      Q(16) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_15\,
      Q(15) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_16\,
      Q(14) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_17\,
      Q(13) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_18\,
      Q(12) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_19\,
      Q(11) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_20\,
      Q(10) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_21\,
      Q(9) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_22\,
      Q(8) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_23\,
      Q(7) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_24\,
      Q(6) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_25\,
      Q(5) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_26\,
      Q(4) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_27\,
      Q(3) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_28\,
      Q(2) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_29\,
      Q(1) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_30\,
      Q(0) => \all_statistics_counters[1].Debug_Stat_Counter_i_n_31\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      \all_statistics_counters[1].ready_reg\ => \all_statistics_counters[1].ready_reg_n_0\,
      \all_statistics_counters[1].request_reg\ => \all_statistics_counters[1].request_reg_n_0\,
      clear_cmd => clear_cmd,
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\all_statistics_counters[1].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[1].ready_i_2_n_0\,
      I1 => sel(4),
      I2 => \all_statistics_counters[1].request_reg_i_3_n_0\,
      I3 => sel(5),
      I4 => \all_statistics_counters[1].request_i_4_n_0\,
      O => \all_statistics_counters[1].ready_i_1_n_0\
    );
\all_statistics_counters[1].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[1].ready_i_3_n_0\,
      I1 => sel(3),
      I2 => \^all_statistics_counters[1].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[1].ready_reg_0\(1),
      I5 => \^all_statistics_counters[1].ready_reg_0\(2),
      O => \all_statistics_counters[1].ready_i_2_n_0\
    );
\all_statistics_counters[1].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[1].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[1].ready_reg_0\(0),
      I5 => \^all_statistics_counters[1].ready_reg_0\(1),
      O => \all_statistics_counters[1].ready_i_3_n_0\
    );
\all_statistics_counters[1].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[1].ready_i_1_n_0\,
      Q => \all_statistics_counters[1].ready_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[1].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_2_n_0\,
      I1 => sel(4),
      I2 => \all_statistics_counters[1].request_reg_i_3_n_0\,
      I3 => sel(5),
      I4 => \all_statistics_counters[1].request_i_4_n_0\,
      O => \all_statistics_counters[1].request_i_1_n_0\
    );
\all_statistics_counters[1].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[1].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[1].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[1].ready_reg_0\(2),
      I5 => \stat_select_reg[1][1]_0\,
      O => \all_statistics_counters[1].request_i_10_n_0\
    );
\all_statistics_counters[1].request_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[1].ready_reg_0\(1),
      I1 => \^all_statistics_counters[1].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[1].ready_reg_0\(2),
      O => \all_statistics_counters[1].request_i_11_n_0\
    );
\all_statistics_counters[1].request_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[1].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[1].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[1].request_i_18_n_0\
    );
\all_statistics_counters[1].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_5_n_0\,
      I1 => sel(3),
      I2 => \^all_statistics_counters[1].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[1].ready_reg_0\(1),
      I5 => \^all_statistics_counters[1].ready_reg_0\(2),
      O => \all_statistics_counters[1].request_i_2_n_0\
    );
\all_statistics_counters[1].request_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[1].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[1].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[1].request_i_20_n_0\
    );
\all_statistics_counters[1].request_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trace_MB_Halted_i,
      I1 => trace_MEM_PipeRun_i,
      I2 => trace_EX_PipeRun_i,
      O => \all_statistics_counters[1].request_i_31_n_0\
    );
\all_statistics_counters[1].request_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trace_OF_PipeRun_i,
      I1 => trace_MEM_PipeRun_i,
      I2 => trace_MB_Halted_i,
      I3 => trace_EX_PipeRun_i,
      O => stat0119_out
    );
\all_statistics_counters[1].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[1].request_i_9_n_0\,
      I1 => \all_statistics_counters[1].request_i_10_n_0\,
      I2 => sel(4),
      I3 => \all_statistics_counters[1].request_i_11_n_0\,
      I4 => sel(3),
      I5 => \stat_select_reg[1][2]_1\,
      O => \all_statistics_counters[1].request_i_4_n_0\
    );
\all_statistics_counters[1].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[1].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[1].ready_reg_0\(0),
      I5 => \^all_statistics_counters[1].ready_reg_0\(1),
      O => \all_statistics_counters[1].request_i_5_n_0\
    );
\all_statistics_counters[1].request_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trace_EX_PipeRun_i,
      I1 => trace_MEM_PipeRun_i,
      I2 => trace_MB_Halted_i,
      I3 => trace_OF_PipeRun_i,
      O => stat0129_out
    );
\all_statistics_counters[1].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[1].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[1].ready_reg_0\(1),
      I4 => \^all_statistics_counters[1].ready_reg_0\(2),
      I5 => \all_statistics_counters[1].request_i_18_n_0\,
      O => \all_statistics_counters[1].request_i_8_n_0\
    );
\all_statistics_counters[1].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[1].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[1].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[1].ready_reg_0\(2),
      I5 => \all_statistics_counters[1].request_i_20_n_0\,
      O => \all_statistics_counters[1].request_i_9_n_0\
    );
\all_statistics_counters[1].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[1].request_i_1_n_0\,
      Q => \all_statistics_counters[1].request_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[1].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[1][2]_0\,
      I1 => \all_statistics_counters[1].request_i_8_n_0\,
      O => \all_statistics_counters[1].request_reg_i_3_n_0\,
      S => sel(3)
    );
\all_statistics_counters[2].Debug_Stat_Counter_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_32
     port map (
      Clk => Clk,
      D(1) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_32\,
      D(0) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_33\,
      Q(31) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_0\,
      Q(30) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_1\,
      Q(29) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_2\,
      Q(28) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_3\,
      Q(27) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_4\,
      Q(26) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_5\,
      Q(25) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_6\,
      Q(24) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_7\,
      Q(23) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_8\,
      Q(22) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_9\,
      Q(21) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_10\,
      Q(20) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_11\,
      Q(19) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_12\,
      Q(18) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_13\,
      Q(17) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_14\,
      Q(16) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_15\,
      Q(15) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_16\,
      Q(14) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_17\,
      Q(13) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_18\,
      Q(12) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_19\,
      Q(11) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_20\,
      Q(10) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_21\,
      Q(9) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_22\,
      Q(8) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_23\,
      Q(7) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_24\,
      Q(6) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_25\,
      Q(5) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_26\,
      Q(4) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_27\,
      Q(3) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_28\,
      Q(2) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_29\,
      Q(1) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_30\,
      Q(0) => \all_statistics_counters[2].Debug_Stat_Counter_i_n_31\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      \all_statistics_counters[2].ready_reg\ => \all_statistics_counters[2].ready_reg_n_0\,
      \all_statistics_counters[2].request_reg\ => \all_statistics_counters[2].request_reg_n_0\,
      clear_cmd => clear_cmd,
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\all_statistics_counters[2].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[2].ready_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[2][4]\,
      I2 => \all_statistics_counters[2].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[2][5]\,
      I4 => \all_statistics_counters[2].request_i_4_n_0\,
      O => \all_statistics_counters[2].ready_i_1_n_0\
    );
\all_statistics_counters[2].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[2].ready_i_3_n_0\,
      I1 => \stat_select_reg_n_0_[2][3]\,
      I2 => \^all_statistics_counters[2].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[2].ready_reg_0\(1),
      I5 => \^all_statistics_counters[2].ready_reg_0\(2),
      O => \all_statistics_counters[2].ready_i_2_n_0\
    );
\all_statistics_counters[2].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[2].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[2].ready_reg_0\(0),
      I5 => \^all_statistics_counters[2].ready_reg_0\(1),
      O => \all_statistics_counters[2].ready_i_3_n_0\
    );
\all_statistics_counters[2].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[2].ready_i_1_n_0\,
      Q => \all_statistics_counters[2].ready_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[2].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[2].request_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[2][4]\,
      I2 => \all_statistics_counters[2].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[2][5]\,
      I4 => \all_statistics_counters[2].request_i_4_n_0\,
      O => \all_statistics_counters[2].request_i_1_n_0\
    );
\all_statistics_counters[2].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[2].ready_reg_0\(1),
      I1 => \^all_statistics_counters[2].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[2].ready_reg_0\(2),
      O => \all_statistics_counters[2].request_i_10_n_0\
    );
\all_statistics_counters[2].request_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[2].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[2].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[2].request_i_13_n_0\
    );
\all_statistics_counters[2].request_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[2].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[2].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[2].request_i_14_n_0\
    );
\all_statistics_counters[2].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[2].request_i_5_n_0\,
      I1 => \stat_select_reg_n_0_[2][3]\,
      I2 => \^all_statistics_counters[2].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[2].ready_reg_0\(1),
      I5 => \^all_statistics_counters[2].ready_reg_0\(2),
      O => \all_statistics_counters[2].request_i_2_n_0\
    );
\all_statistics_counters[2].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[2].request_i_8_n_0\,
      I1 => \all_statistics_counters[2].request_i_9_n_0\,
      I2 => \stat_select_reg_n_0_[2][4]\,
      I3 => \all_statistics_counters[2].request_i_10_n_0\,
      I4 => \stat_select_reg_n_0_[2][3]\,
      I5 => \stat_select_reg[2][2]_1\,
      O => \all_statistics_counters[2].request_i_4_n_0\
    );
\all_statistics_counters[2].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[2].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[2].ready_reg_0\(0),
      I5 => \^all_statistics_counters[2].ready_reg_0\(1),
      O => \all_statistics_counters[2].request_i_5_n_0\
    );
\all_statistics_counters[2].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[2].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[2].ready_reg_0\(1),
      I4 => \^all_statistics_counters[2].ready_reg_0\(2),
      I5 => \all_statistics_counters[2].request_i_13_n_0\,
      O => \all_statistics_counters[2].request_i_7_n_0\
    );
\all_statistics_counters[2].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[2].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[2].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[2].ready_reg_0\(2),
      I5 => \all_statistics_counters[2].request_i_14_n_0\,
      O => \all_statistics_counters[2].request_i_8_n_0\
    );
\all_statistics_counters[2].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[2].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[2].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[2].ready_reg_0\(2),
      I5 => \stat_select_reg[2][1]_0\,
      O => \all_statistics_counters[2].request_i_9_n_0\
    );
\all_statistics_counters[2].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[2].request_i_1_n_0\,
      Q => \all_statistics_counters[2].request_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[2].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[2][2]_0\,
      I1 => \all_statistics_counters[2].request_i_7_n_0\,
      O => \all_statistics_counters[2].request_reg_i_3_n_0\,
      S => \stat_select_reg_n_0_[2][3]\
    );
\all_statistics_counters[3].Debug_Stat_Counter_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_33
     port map (
      Clk => Clk,
      D(1) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_32\,
      D(0) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_33\,
      Q(31) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_0\,
      Q(30) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_1\,
      Q(29) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_2\,
      Q(28) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_3\,
      Q(27) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_4\,
      Q(26) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_5\,
      Q(25) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_6\,
      Q(24) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_7\,
      Q(23) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_8\,
      Q(22) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_9\,
      Q(21) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_10\,
      Q(20) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_11\,
      Q(19) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_12\,
      Q(18) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_13\,
      Q(17) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_14\,
      Q(16) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_15\,
      Q(15) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_16\,
      Q(14) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_17\,
      Q(13) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_18\,
      Q(12) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_19\,
      Q(11) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_20\,
      Q(10) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_21\,
      Q(9) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_22\,
      Q(8) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_23\,
      Q(7) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_24\,
      Q(6) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_25\,
      Q(5) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_26\,
      Q(4) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_27\,
      Q(3) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_28\,
      Q(2) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_29\,
      Q(1) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_30\,
      Q(0) => \all_statistics_counters[3].Debug_Stat_Counter_i_n_31\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      \all_statistics_counters[3].ready_reg\ => \all_statistics_counters[3].ready_reg_n_0\,
      \all_statistics_counters[3].request_reg\ => \all_statistics_counters[3].request_reg_n_0\,
      clear_cmd => clear_cmd,
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\all_statistics_counters[3].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[3].ready_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[3][4]\,
      I2 => \all_statistics_counters[3].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[3][5]\,
      I4 => \all_statistics_counters[3].request_i_4_n_0\,
      O => \all_statistics_counters[3].ready_i_1_n_0\
    );
\all_statistics_counters[3].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[3].ready_i_3_n_0\,
      I1 => \stat_select_reg_n_0_[3][3]\,
      I2 => \^all_statistics_counters[3].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[3].ready_reg_0\(1),
      I5 => \^all_statistics_counters[3].ready_reg_0\(2),
      O => \all_statistics_counters[3].ready_i_2_n_0\
    );
\all_statistics_counters[3].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[3].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[3].ready_reg_0\(0),
      I5 => \^all_statistics_counters[3].ready_reg_0\(1),
      O => \all_statistics_counters[3].ready_i_3_n_0\
    );
\all_statistics_counters[3].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[3].ready_i_1_n_0\,
      Q => \all_statistics_counters[3].ready_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[3].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[3].request_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[3][4]\,
      I2 => \all_statistics_counters[3].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[3][5]\,
      I4 => \all_statistics_counters[3].request_i_4_n_0\,
      O => \all_statistics_counters[3].request_i_1_n_0\
    );
\all_statistics_counters[3].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[3].ready_reg_0\(1),
      I1 => \^all_statistics_counters[3].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[3].ready_reg_0\(2),
      O => \all_statistics_counters[3].request_i_10_n_0\
    );
\all_statistics_counters[3].request_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[3].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[3].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[3].request_i_13_n_0\
    );
\all_statistics_counters[3].request_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[3].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[3].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[3].request_i_14_n_0\
    );
\all_statistics_counters[3].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[3].request_i_5_n_0\,
      I1 => \stat_select_reg_n_0_[3][3]\,
      I2 => \^all_statistics_counters[3].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[3].ready_reg_0\(1),
      I5 => \^all_statistics_counters[3].ready_reg_0\(2),
      O => \all_statistics_counters[3].request_i_2_n_0\
    );
\all_statistics_counters[3].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[3].request_i_8_n_0\,
      I1 => \all_statistics_counters[3].request_i_9_n_0\,
      I2 => \stat_select_reg_n_0_[3][4]\,
      I3 => \all_statistics_counters[3].request_i_10_n_0\,
      I4 => \stat_select_reg_n_0_[3][3]\,
      I5 => \stat_select_reg[3][2]_1\,
      O => \all_statistics_counters[3].request_i_4_n_0\
    );
\all_statistics_counters[3].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[3].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[3].ready_reg_0\(0),
      I5 => \^all_statistics_counters[3].ready_reg_0\(1),
      O => \all_statistics_counters[3].request_i_5_n_0\
    );
\all_statistics_counters[3].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[3].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[3].ready_reg_0\(1),
      I4 => \^all_statistics_counters[3].ready_reg_0\(2),
      I5 => \all_statistics_counters[3].request_i_13_n_0\,
      O => \all_statistics_counters[3].request_i_7_n_0\
    );
\all_statistics_counters[3].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[3].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[3].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[3].ready_reg_0\(2),
      I5 => \all_statistics_counters[3].request_i_14_n_0\,
      O => \all_statistics_counters[3].request_i_8_n_0\
    );
\all_statistics_counters[3].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[3].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[3].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[3].ready_reg_0\(2),
      I5 => \stat_select_reg[3][1]_0\,
      O => \all_statistics_counters[3].request_i_9_n_0\
    );
\all_statistics_counters[3].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[3].request_i_1_n_0\,
      Q => \all_statistics_counters[3].request_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[3].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[3][2]_0\,
      I1 => \all_statistics_counters[3].request_i_7_n_0\,
      O => \all_statistics_counters[3].request_reg_i_3_n_0\,
      S => \stat_select_reg_n_0_[3][3]\
    );
\all_statistics_counters[4].Debug_Stat_Counter_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter_34
     port map (
      Clk => Clk,
      D(1) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_32\,
      D(0) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_33\,
      Q(31) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_0\,
      Q(30) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_1\,
      Q(29) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_2\,
      Q(28) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_3\,
      Q(27) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_4\,
      Q(26) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_5\,
      Q(25) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_6\,
      Q(24) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_7\,
      Q(23) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_8\,
      Q(22) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_9\,
      Q(21) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_10\,
      Q(20) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_11\,
      Q(19) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_12\,
      Q(18) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_13\,
      Q(17) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_14\,
      Q(16) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_15\,
      Q(15) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_16\,
      Q(14) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_17\,
      Q(13) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_18\,
      Q(12) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_19\,
      Q(11) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_20\,
      Q(10) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_21\,
      Q(9) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_22\,
      Q(8) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_23\,
      Q(7) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_24\,
      Q(6) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_25\,
      Q(5) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_26\,
      Q(4) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_27\,
      Q(3) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_28\,
      Q(2) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_29\,
      Q(1) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_30\,
      Q(0) => \all_statistics_counters[4].Debug_Stat_Counter_i_n_31\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      \all_statistics_counters[4].ready_reg\ => \all_statistics_counters[4].ready_reg_n_0\,
      \all_statistics_counters[4].request_reg\ => \all_statistics_counters[4].request_reg_n_0\,
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      stat_pause => stat_pause,
      sync_reset => sync_reset
    );
\all_statistics_counters[4].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[4].ready_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[4][4]\,
      I2 => \all_statistics_counters[4].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[4][5]\,
      I4 => \all_statistics_counters[4].request_i_4_n_0\,
      O => \all_statistics_counters[4].ready_i_1_n_0\
    );
\all_statistics_counters[4].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[4].ready_i_3_n_0\,
      I1 => \stat_select_reg_n_0_[4][3]\,
      I2 => \^all_statistics_counters[4].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[4].ready_reg_0\(1),
      I5 => \^all_statistics_counters[4].ready_reg_0\(2),
      O => \all_statistics_counters[4].ready_i_2_n_0\
    );
\all_statistics_counters[4].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[4].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[4].ready_reg_0\(0),
      I5 => \^all_statistics_counters[4].ready_reg_0\(1),
      O => \all_statistics_counters[4].ready_i_3_n_0\
    );
\all_statistics_counters[4].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[4].ready_i_1_n_0\,
      Q => \all_statistics_counters[4].ready_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[4].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[4].request_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[4][4]\,
      I2 => \all_statistics_counters[4].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[4][5]\,
      I4 => \all_statistics_counters[4].request_i_4_n_0\,
      O => \all_statistics_counters[4].request_i_1_n_0\
    );
\all_statistics_counters[4].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[4].ready_reg_0\(1),
      I1 => \^all_statistics_counters[4].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[4].ready_reg_0\(2),
      O => \all_statistics_counters[4].request_i_10_n_0\
    );
\all_statistics_counters[4].request_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[4].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[4].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[4].request_i_13_n_0\
    );
\all_statistics_counters[4].request_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[4].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[4].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[4].request_i_14_n_0\
    );
\all_statistics_counters[4].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[4].request_i_5_n_0\,
      I1 => \stat_select_reg_n_0_[4][3]\,
      I2 => \^all_statistics_counters[4].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[4].ready_reg_0\(1),
      I5 => \^all_statistics_counters[4].ready_reg_0\(2),
      O => \all_statistics_counters[4].request_i_2_n_0\
    );
\all_statistics_counters[4].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[4].request_i_8_n_0\,
      I1 => \all_statistics_counters[4].request_i_9_n_0\,
      I2 => \stat_select_reg_n_0_[4][4]\,
      I3 => \all_statistics_counters[4].request_i_10_n_0\,
      I4 => \stat_select_reg_n_0_[4][3]\,
      I5 => \stat_select_reg[4][2]_1\,
      O => \all_statistics_counters[4].request_i_4_n_0\
    );
\all_statistics_counters[4].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[4].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[4].ready_reg_0\(0),
      I5 => \^all_statistics_counters[4].ready_reg_0\(1),
      O => \all_statistics_counters[4].request_i_5_n_0\
    );
\all_statistics_counters[4].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[4].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[4].ready_reg_0\(1),
      I4 => \^all_statistics_counters[4].ready_reg_0\(2),
      I5 => \all_statistics_counters[4].request_i_13_n_0\,
      O => \all_statistics_counters[4].request_i_7_n_0\
    );
\all_statistics_counters[4].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[4].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[4].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[4].ready_reg_0\(2),
      I5 => \all_statistics_counters[4].request_i_14_n_0\,
      O => \all_statistics_counters[4].request_i_8_n_0\
    );
\all_statistics_counters[4].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[4].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[4].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[4].ready_reg_0\(2),
      I5 => \stat_select_reg[4][1]_0\,
      O => \all_statistics_counters[4].request_i_9_n_0\
    );
\all_statistics_counters[4].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[4].request_i_1_n_0\,
      Q => \all_statistics_counters[4].request_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[4].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[4][2]_0\,
      I1 => \all_statistics_counters[4].request_i_7_n_0\,
      O => \all_statistics_counters[4].request_reg_i_3_n_0\,
      S => \stat_select_reg_n_0_[4][3]\
    );
\all_statistics_counters[5].Debug_Stat_Counter_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_debug_stat_counter__parameterized5\
     port map (
      Clk => Clk,
      D(31 downto 0) => min_max(31 downto 0),
      Q(31) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_0\,
      Q(30) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_1\,
      Q(29) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_2\,
      Q(28) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_3\,
      Q(27) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_4\,
      Q(26) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_5\,
      Q(25) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_6\,
      Q(24) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_7\,
      Q(23) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_8\,
      Q(22) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_9\,
      Q(21) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_10\,
      Q(20) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_11\,
      Q(19) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_12\,
      Q(18) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_13\,
      Q(17) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_14\,
      Q(16) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_15\,
      Q(15) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_16\,
      Q(14) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_17\,
      Q(13) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_18\,
      Q(12) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_19\,
      Q(11) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_20\,
      Q(10) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_21\,
      Q(9) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_22\,
      Q(8) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_23\,
      Q(7) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_24\,
      Q(6) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_25\,
      Q(5) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_26\,
      Q(4) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_27\,
      Q(3) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_28\,
      Q(2) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_29\,
      Q(1) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_30\,
      Q(0) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_31\,
      \Serial_Dbg_Intf.clear_cmd_reg_rep\ => \Serial_Dbg_Intf.clear_cmd_reg_rep_n_0\,
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(31) => data_write_reg(0),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(30) => data_write_reg(1),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(29) => data_write_reg(2),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(28) => data_write_reg(3),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(27) => data_write_reg(4),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(26) => data_write_reg(5),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(25) => data_write_reg(6),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(24) => data_write_reg(7),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(23) => data_write_reg(8),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(22) => data_write_reg(9),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(21) => data_write_reg(10),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(20) => data_write_reg(11),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(19) => data_write_reg(12),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(18) => data_write_reg(13),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(17) => data_write_reg(14),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(16) => data_write_reg(15),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(15) => data_write_reg(16),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(14) => data_write_reg(17),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(13) => data_write_reg(18),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(12) => data_write_reg(19),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(11) => data_write_reg(20),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(10) => data_write_reg(21),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(9) => data_write_reg(22),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(8) => data_write_reg(23),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(7) => data_write_reg(24),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(6) => data_write_reg(25),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(5) => data_write_reg(26),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(4) => data_write_reg(27),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(3) => data_write_reg(28),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(2) => data_write_reg(29),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(1) => data_write_reg(30),
      \Serial_Dbg_Intf.data_write_reg_reg[0]\(0) => data_write_reg(31),
      \all_statistics_counters[5].ready_reg\ => \all_statistics_counters[5].ready_reg_n_0\,
      \all_statistics_counters[5].request_reg\ => \all_statistics_counters[5].request_reg_n_0\,
      \data_sample_reg_reg[6][0]\(31 downto 0) => cycle_count(31 downto 0),
      \data_sample_reg_reg[7][0]\(31 downto 0) => cycle_count_2(31 downto 0),
      data_write => data_write,
      \data_write_select_reg[3]\(3 downto 0) => \data_write_select_reg__0\(3 downto 0),
      stat_pause => stat_pause,
      \status_sample_reg_reg[5][0]\(1) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_64\,
      \status_sample_reg_reg[5][0]\(0) => \all_statistics_counters[5].Debug_Stat_Counter_i_n_65\,
      sync_reset => sync_reset
    );
\all_statistics_counters[5].ready_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[5].ready_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[5][4]\,
      I2 => \all_statistics_counters[5].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[5][5]\,
      I4 => \all_statistics_counters[5].request_i_4_n_0\,
      O => \all_statistics_counters[5].ready_i_1_n_0\
    );
\all_statistics_counters[5].ready_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[5].ready_i_3_n_0\,
      I1 => \stat_select_reg_n_0_[5][3]\,
      I2 => \^all_statistics_counters[5].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[5].ready_reg_0\(1),
      I5 => \^all_statistics_counters[5].ready_reg_0\(2),
      O => \all_statistics_counters[5].ready_i_2_n_0\
    );
\all_statistics_counters[5].ready_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_rvalid,
      I1 => new_bvalid,
      I2 => \^all_statistics_counters[5].ready_reg_0\(2),
      I3 => stat_stop(0),
      I4 => \^all_statistics_counters[5].ready_reg_0\(0),
      I5 => \^all_statistics_counters[5].ready_reg_0\(1),
      O => \all_statistics_counters[5].ready_i_3_n_0\
    );
\all_statistics_counters[5].ready_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[5].ready_i_1_n_0\,
      Q => \all_statistics_counters[5].ready_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[5].request_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \all_statistics_counters[5].request_i_2_n_0\,
      I1 => \stat_select_reg_n_0_[5][4]\,
      I2 => \all_statistics_counters[5].request_reg_i_3_n_0\,
      I3 => \stat_select_reg_n_0_[5][5]\,
      I4 => \all_statistics_counters[5].request_i_4_n_0\,
      O => \all_statistics_counters[5].request_i_1_n_0\
    );
\all_statistics_counters[5].request_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010400000"
    )
        port map (
      I0 => \^all_statistics_counters[5].ready_reg_0\(1),
      I1 => \^all_statistics_counters[5].ready_reg_0\(0),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(2),
      I4 => stat116_out,
      I5 => \^all_statistics_counters[5].ready_reg_0\(2),
      O => \all_statistics_counters[5].request_i_10_n_0\
    );
\all_statistics_counters[5].request_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B3B330008080"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg\(0),
      I1 => \^all_statistics_counters[5].ready_reg_0\(1),
      I2 => wb_valid_reg,
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg\(1),
      I4 => \^all_statistics_counters[5].ready_reg_0\(0),
      I5 => stat6_out,
      O => \all_statistics_counters[5].request_i_13_n_0\
    );
\all_statistics_counters[5].request_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Performace_Debug_Control.dbg_state_nohalt_reg_1\,
      I1 => \all_statistics_counters[1].request_i_31_n_0\,
      I2 => \^all_statistics_counters[5].ready_reg_0\(1),
      I3 => stat0119_out,
      I4 => \^all_statistics_counters[5].ready_reg_0\(0),
      I5 => wb_valid_reg_0,
      O => \all_statistics_counters[5].request_i_14_n_0\
    );
\all_statistics_counters[5].request_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \all_statistics_counters[5].request_i_5_n_0\,
      I1 => \stat_select_reg_n_0_[5][3]\,
      I2 => \^all_statistics_counters[5].ready_reg_0\(0),
      I3 => stat0129_out,
      I4 => \^all_statistics_counters[5].ready_reg_0\(1),
      I5 => \^all_statistics_counters[5].ready_reg_0\(2),
      O => \all_statistics_counters[5].request_i_2_n_0\
    );
\all_statistics_counters[5].request_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \all_statistics_counters[5].request_i_8_n_0\,
      I1 => \all_statistics_counters[5].request_i_9_n_0\,
      I2 => \stat_select_reg_n_0_[5][4]\,
      I3 => \all_statistics_counters[5].request_i_10_n_0\,
      I4 => \stat_select_reg_n_0_[5][3]\,
      I5 => \stat_select_reg[5][2]_1\,
      O => \all_statistics_counters[5].request_i_4_n_0\
    );
\all_statistics_counters[5].request_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0A0A00F000000"
    )
        port map (
      I0 => new_arvalid,
      I1 => new_awvalid,
      I2 => \^all_statistics_counters[5].ready_reg_0\(2),
      I3 => new_interrupt_reg_n_0,
      I4 => \^all_statistics_counters[5].ready_reg_0\(0),
      I5 => \^all_statistics_counters[5].ready_reg_0\(1),
      O => \all_statistics_counters[5].request_i_5_n_0\
    );
\all_statistics_counters[5].request_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => stat3_out,
      I1 => \^all_statistics_counters[5].ready_reg_0\(0),
      I2 => \wb_instr_reg[4]\,
      I3 => \^all_statistics_counters[5].ready_reg_0\(1),
      I4 => \^all_statistics_counters[5].ready_reg_0\(2),
      I5 => \all_statistics_counters[5].request_i_13_n_0\,
      O => \all_statistics_counters[5].request_i_7_n_0\
    );
\all_statistics_counters[5].request_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[5].ready_reg_0\(1),
      I1 => wb_exception_i_reg,
      I2 => \^all_statistics_counters[5].ready_reg_0\(0),
      I3 => \wb_instr_reg[5]\,
      I4 => \^all_statistics_counters[5].ready_reg_0\(2),
      I5 => \all_statistics_counters[5].request_i_14_n_0\,
      O => \all_statistics_counters[5].request_i_8_n_0\
    );
\all_statistics_counters[5].request_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \^all_statistics_counters[5].ready_reg_0\(1),
      I1 => stat22_out,
      I2 => \^all_statistics_counters[5].ready_reg_0\(0),
      I3 => \Performace_Debug_Control.dbg_state_nohalt_reg_0\,
      I4 => \^all_statistics_counters[5].ready_reg_0\(2),
      I5 => \stat_select_reg[5][1]_0\,
      O => \all_statistics_counters[5].request_i_9_n_0\
    );
\all_statistics_counters[5].request_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \all_statistics_counters[5].request_i_1_n_0\,
      Q => \all_statistics_counters[5].request_reg_n_0\,
      R => '0'
    );
\all_statistics_counters[5].request_reg_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \stat_select_reg[5][2]_0\,
      I1 => \all_statistics_counters[5].request_i_7_n_0\,
      O => \all_statistics_counters[5].request_reg_i_3_n_0\,
      S => \stat_select_reg_n_0_[5][3]\
    );
control_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_incr,
      I1 => reset_cmd,
      O => control_rst_i_1_n_0
    );
control_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => control_rst_i_1_n_0,
      Q => control_rst,
      R => sync_reset
    );
\control_select[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => control_select(0),
      I1 => control_incr,
      I2 => reset_cmd,
      I3 => sync_reset,
      O => \control_select[0]_i_1_n_0\
    );
\control_select[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => control_select(1),
      I1 => control_incr,
      I2 => control_select(0),
      I3 => reset_cmd,
      I4 => sync_reset,
      O => \control_select[1]_i_1_n_0\
    );
\control_select[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006AAA"
    )
        port map (
      I0 => control_select(2),
      I1 => control_incr,
      I2 => control_select(1),
      I3 => control_select(0),
      I4 => reset_cmd,
      I5 => sync_reset,
      O => \control_select[2]_i_1_n_0\
    );
\control_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \control_select[0]_i_1_n_0\,
      Q => control_select(0),
      R => '0'
    );
\control_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \control_select[1]_i_1_n_0\,
      Q => control_select(1),
      R => '0'
    );
\control_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \control_select[2]_i_1_n_0\,
      Q => control_select(2),
      R => '0'
    );
\data_sample_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(31),
      Q => \data_sample_reg_reg[0]_13\(31),
      R => sync_reset
    );
\data_sample_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(21),
      Q => \data_sample_reg_reg[0]_13\(21),
      R => sync_reset
    );
\data_sample_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(20),
      Q => \data_sample_reg_reg[0]_13\(20),
      R => sync_reset
    );
\data_sample_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(19),
      Q => \data_sample_reg_reg[0]_13\(19),
      R => sync_reset
    );
\data_sample_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(18),
      Q => \data_sample_reg_reg[0]_13\(18),
      R => sync_reset
    );
\data_sample_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(17),
      Q => \data_sample_reg_reg[0]_13\(17),
      R => sync_reset
    );
\data_sample_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(16),
      Q => \data_sample_reg_reg[0]_13\(16),
      R => sync_reset
    );
\data_sample_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(15),
      Q => \data_sample_reg_reg[0]_13\(15),
      R => sync_reset
    );
\data_sample_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(14),
      Q => \data_sample_reg_reg[0]_13\(14),
      R => sync_reset
    );
\data_sample_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(13),
      Q => \data_sample_reg_reg[0]_13\(13),
      R => sync_reset
    );
\data_sample_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(12),
      Q => \data_sample_reg_reg[0]_13\(12),
      R => sync_reset
    );
\data_sample_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(30),
      Q => \data_sample_reg_reg[0]_13\(30),
      R => sync_reset
    );
\data_sample_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(11),
      Q => \data_sample_reg_reg[0]_13\(11),
      R => sync_reset
    );
\data_sample_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(10),
      Q => \data_sample_reg_reg[0]_13\(10),
      R => sync_reset
    );
\data_sample_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(9),
      Q => \data_sample_reg_reg[0]_13\(9),
      R => sync_reset
    );
\data_sample_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(8),
      Q => \data_sample_reg_reg[0]_13\(8),
      R => sync_reset
    );
\data_sample_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(7),
      Q => \data_sample_reg_reg[0]_13\(7),
      R => sync_reset
    );
\data_sample_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(6),
      Q => \data_sample_reg_reg[0]_13\(6),
      R => sync_reset
    );
\data_sample_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(5),
      Q => \data_sample_reg_reg[0]_13\(5),
      R => sync_reset
    );
\data_sample_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(4),
      Q => \data_sample_reg_reg[0]_13\(4),
      R => sync_reset
    );
\data_sample_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(3),
      Q => \data_sample_reg_reg[0]_13\(3),
      R => sync_reset
    );
\data_sample_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(2),
      Q => \data_sample_reg_reg[0]_13\(2),
      R => sync_reset
    );
\data_sample_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(29),
      Q => \data_sample_reg_reg[0]_13\(29),
      R => sync_reset
    );
\data_sample_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(1),
      Q => \data_sample_reg_reg[0]_13\(1),
      R => sync_reset
    );
\data_sample_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(0),
      Q => \data_sample_reg_reg[0]_13\(0),
      R => sync_reset
    );
\data_sample_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(28),
      Q => \data_sample_reg_reg[0]_13\(28),
      R => sync_reset
    );
\data_sample_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(27),
      Q => \data_sample_reg_reg[0]_13\(27),
      R => sync_reset
    );
\data_sample_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(26),
      Q => \data_sample_reg_reg[0]_13\(26),
      R => sync_reset
    );
\data_sample_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(25),
      Q => \data_sample_reg_reg[0]_13\(25),
      R => sync_reset
    );
\data_sample_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(24),
      Q => \data_sample_reg_reg[0]_13\(24),
      R => sync_reset
    );
\data_sample_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(23),
      Q => \data_sample_reg_reg[0]_13\(23),
      R => sync_reset
    );
\data_sample_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => access_count(22),
      Q => \data_sample_reg_reg[0]_13\(22),
      R => sync_reset
    );
\data_sample_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_0\,
      Q => \data_sample_reg_reg[1]_14\(31),
      R => sync_reset
    );
\data_sample_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_10\,
      Q => \data_sample_reg_reg[1]_14\(21),
      R => sync_reset
    );
\data_sample_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_11\,
      Q => \data_sample_reg_reg[1]_14\(20),
      R => sync_reset
    );
\data_sample_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_12\,
      Q => \data_sample_reg_reg[1]_14\(19),
      R => sync_reset
    );
\data_sample_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_13\,
      Q => \data_sample_reg_reg[1]_14\(18),
      R => sync_reset
    );
\data_sample_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_14\,
      Q => \data_sample_reg_reg[1]_14\(17),
      R => sync_reset
    );
\data_sample_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_15\,
      Q => \data_sample_reg_reg[1]_14\(16),
      R => sync_reset
    );
\data_sample_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_16\,
      Q => \data_sample_reg_reg[1]_14\(15),
      R => sync_reset
    );
\data_sample_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_17\,
      Q => \data_sample_reg_reg[1]_14\(14),
      R => sync_reset
    );
\data_sample_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_18\,
      Q => \data_sample_reg_reg[1]_14\(13),
      R => sync_reset
    );
\data_sample_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_19\,
      Q => \data_sample_reg_reg[1]_14\(12),
      R => sync_reset
    );
\data_sample_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_1\,
      Q => \data_sample_reg_reg[1]_14\(30),
      R => sync_reset
    );
\data_sample_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_20\,
      Q => \data_sample_reg_reg[1]_14\(11),
      R => sync_reset
    );
\data_sample_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_21\,
      Q => \data_sample_reg_reg[1]_14\(10),
      R => sync_reset
    );
\data_sample_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_22\,
      Q => \data_sample_reg_reg[1]_14\(9),
      R => sync_reset
    );
\data_sample_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_23\,
      Q => \data_sample_reg_reg[1]_14\(8),
      R => sync_reset
    );
\data_sample_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_24\,
      Q => \data_sample_reg_reg[1]_14\(7),
      R => sync_reset
    );
\data_sample_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_25\,
      Q => \data_sample_reg_reg[1]_14\(6),
      R => sync_reset
    );
\data_sample_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_26\,
      Q => \data_sample_reg_reg[1]_14\(5),
      R => sync_reset
    );
\data_sample_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_27\,
      Q => \data_sample_reg_reg[1]_14\(4),
      R => sync_reset
    );
\data_sample_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_28\,
      Q => \data_sample_reg_reg[1]_14\(3),
      R => sync_reset
    );
\data_sample_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_29\,
      Q => \data_sample_reg_reg[1]_14\(2),
      R => sync_reset
    );
\data_sample_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_2\,
      Q => \data_sample_reg_reg[1]_14\(29),
      R => sync_reset
    );
\data_sample_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_30\,
      Q => \data_sample_reg_reg[1]_14\(1),
      R => sync_reset
    );
\data_sample_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_31\,
      Q => \data_sample_reg_reg[1]_14\(0),
      R => sync_reset
    );
\data_sample_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_3\,
      Q => \data_sample_reg_reg[1]_14\(28),
      R => sync_reset
    );
\data_sample_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_4\,
      Q => \data_sample_reg_reg[1]_14\(27),
      R => sync_reset
    );
\data_sample_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_5\,
      Q => \data_sample_reg_reg[1]_14\(26),
      R => sync_reset
    );
\data_sample_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_6\,
      Q => \data_sample_reg_reg[1]_14\(25),
      R => sync_reset
    );
\data_sample_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_7\,
      Q => \data_sample_reg_reg[1]_14\(24),
      R => sync_reset
    );
\data_sample_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_8\,
      Q => \data_sample_reg_reg[1]_14\(23),
      R => sync_reset
    );
\data_sample_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_9\,
      Q => \data_sample_reg_reg[1]_14\(22),
      R => sync_reset
    );
\data_sample_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_0\,
      Q => \data_sample_reg_reg[2]_15\(31),
      R => sync_reset
    );
\data_sample_reg_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_10\,
      Q => \data_sample_reg_reg[2]_15\(21),
      R => sync_reset
    );
\data_sample_reg_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_11\,
      Q => \data_sample_reg_reg[2]_15\(20),
      R => sync_reset
    );
\data_sample_reg_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_12\,
      Q => \data_sample_reg_reg[2]_15\(19),
      R => sync_reset
    );
\data_sample_reg_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_13\,
      Q => \data_sample_reg_reg[2]_15\(18),
      R => sync_reset
    );
\data_sample_reg_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_14\,
      Q => \data_sample_reg_reg[2]_15\(17),
      R => sync_reset
    );
\data_sample_reg_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_15\,
      Q => \data_sample_reg_reg[2]_15\(16),
      R => sync_reset
    );
\data_sample_reg_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_16\,
      Q => \data_sample_reg_reg[2]_15\(15),
      R => sync_reset
    );
\data_sample_reg_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_17\,
      Q => \data_sample_reg_reg[2]_15\(14),
      R => sync_reset
    );
\data_sample_reg_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_18\,
      Q => \data_sample_reg_reg[2]_15\(13),
      R => sync_reset
    );
\data_sample_reg_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_19\,
      Q => \data_sample_reg_reg[2]_15\(12),
      R => sync_reset
    );
\data_sample_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_1\,
      Q => \data_sample_reg_reg[2]_15\(30),
      R => sync_reset
    );
\data_sample_reg_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_20\,
      Q => \data_sample_reg_reg[2]_15\(11),
      R => sync_reset
    );
\data_sample_reg_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_21\,
      Q => \data_sample_reg_reg[2]_15\(10),
      R => sync_reset
    );
\data_sample_reg_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_22\,
      Q => \data_sample_reg_reg[2]_15\(9),
      R => sync_reset
    );
\data_sample_reg_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_23\,
      Q => \data_sample_reg_reg[2]_15\(8),
      R => sync_reset
    );
\data_sample_reg_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_24\,
      Q => \data_sample_reg_reg[2]_15\(7),
      R => sync_reset
    );
\data_sample_reg_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_25\,
      Q => \data_sample_reg_reg[2]_15\(6),
      R => sync_reset
    );
\data_sample_reg_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_26\,
      Q => \data_sample_reg_reg[2]_15\(5),
      R => sync_reset
    );
\data_sample_reg_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_27\,
      Q => \data_sample_reg_reg[2]_15\(4),
      R => sync_reset
    );
\data_sample_reg_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_28\,
      Q => \data_sample_reg_reg[2]_15\(3),
      R => sync_reset
    );
\data_sample_reg_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_29\,
      Q => \data_sample_reg_reg[2]_15\(2),
      R => sync_reset
    );
\data_sample_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_2\,
      Q => \data_sample_reg_reg[2]_15\(29),
      R => sync_reset
    );
\data_sample_reg_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_30\,
      Q => \data_sample_reg_reg[2]_15\(1),
      R => sync_reset
    );
\data_sample_reg_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_31\,
      Q => \data_sample_reg_reg[2]_15\(0),
      R => sync_reset
    );
\data_sample_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_3\,
      Q => \data_sample_reg_reg[2]_15\(28),
      R => sync_reset
    );
\data_sample_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_4\,
      Q => \data_sample_reg_reg[2]_15\(27),
      R => sync_reset
    );
\data_sample_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_5\,
      Q => \data_sample_reg_reg[2]_15\(26),
      R => sync_reset
    );
\data_sample_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_6\,
      Q => \data_sample_reg_reg[2]_15\(25),
      R => sync_reset
    );
\data_sample_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_7\,
      Q => \data_sample_reg_reg[2]_15\(24),
      R => sync_reset
    );
\data_sample_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_8\,
      Q => \data_sample_reg_reg[2]_15\(23),
      R => sync_reset
    );
\data_sample_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_9\,
      Q => \data_sample_reg_reg[2]_15\(22),
      R => sync_reset
    );
\data_sample_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_0\,
      Q => \data_sample_reg_reg[3]_16\(31),
      R => sync_reset
    );
\data_sample_reg_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_10\,
      Q => \data_sample_reg_reg[3]_16\(21),
      R => sync_reset
    );
\data_sample_reg_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_11\,
      Q => \data_sample_reg_reg[3]_16\(20),
      R => sync_reset
    );
\data_sample_reg_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_12\,
      Q => \data_sample_reg_reg[3]_16\(19),
      R => sync_reset
    );
\data_sample_reg_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_13\,
      Q => \data_sample_reg_reg[3]_16\(18),
      R => sync_reset
    );
\data_sample_reg_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_14\,
      Q => \data_sample_reg_reg[3]_16\(17),
      R => sync_reset
    );
\data_sample_reg_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_15\,
      Q => \data_sample_reg_reg[3]_16\(16),
      R => sync_reset
    );
\data_sample_reg_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_16\,
      Q => \data_sample_reg_reg[3]_16\(15),
      R => sync_reset
    );
\data_sample_reg_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_17\,
      Q => \data_sample_reg_reg[3]_16\(14),
      R => sync_reset
    );
\data_sample_reg_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_18\,
      Q => \data_sample_reg_reg[3]_16\(13),
      R => sync_reset
    );
\data_sample_reg_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_19\,
      Q => \data_sample_reg_reg[3]_16\(12),
      R => sync_reset
    );
\data_sample_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_1\,
      Q => \data_sample_reg_reg[3]_16\(30),
      R => sync_reset
    );
\data_sample_reg_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_20\,
      Q => \data_sample_reg_reg[3]_16\(11),
      R => sync_reset
    );
\data_sample_reg_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_21\,
      Q => \data_sample_reg_reg[3]_16\(10),
      R => sync_reset
    );
\data_sample_reg_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_22\,
      Q => \data_sample_reg_reg[3]_16\(9),
      R => sync_reset
    );
\data_sample_reg_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_23\,
      Q => \data_sample_reg_reg[3]_16\(8),
      R => sync_reset
    );
\data_sample_reg_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_24\,
      Q => \data_sample_reg_reg[3]_16\(7),
      R => sync_reset
    );
\data_sample_reg_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_25\,
      Q => \data_sample_reg_reg[3]_16\(6),
      R => sync_reset
    );
\data_sample_reg_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_26\,
      Q => \data_sample_reg_reg[3]_16\(5),
      R => sync_reset
    );
\data_sample_reg_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_27\,
      Q => \data_sample_reg_reg[3]_16\(4),
      R => sync_reset
    );
\data_sample_reg_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_28\,
      Q => \data_sample_reg_reg[3]_16\(3),
      R => sync_reset
    );
\data_sample_reg_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_29\,
      Q => \data_sample_reg_reg[3]_16\(2),
      R => sync_reset
    );
\data_sample_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_2\,
      Q => \data_sample_reg_reg[3]_16\(29),
      R => sync_reset
    );
\data_sample_reg_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_30\,
      Q => \data_sample_reg_reg[3]_16\(1),
      R => sync_reset
    );
\data_sample_reg_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_31\,
      Q => \data_sample_reg_reg[3]_16\(0),
      R => sync_reset
    );
\data_sample_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_3\,
      Q => \data_sample_reg_reg[3]_16\(28),
      R => sync_reset
    );
\data_sample_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_4\,
      Q => \data_sample_reg_reg[3]_16\(27),
      R => sync_reset
    );
\data_sample_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_5\,
      Q => \data_sample_reg_reg[3]_16\(26),
      R => sync_reset
    );
\data_sample_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_6\,
      Q => \data_sample_reg_reg[3]_16\(25),
      R => sync_reset
    );
\data_sample_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_7\,
      Q => \data_sample_reg_reg[3]_16\(24),
      R => sync_reset
    );
\data_sample_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_8\,
      Q => \data_sample_reg_reg[3]_16\(23),
      R => sync_reset
    );
\data_sample_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_9\,
      Q => \data_sample_reg_reg[3]_16\(22),
      R => sync_reset
    );
\data_sample_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_0\,
      Q => \data_sample_reg_reg[4]_17\(31),
      R => sync_reset
    );
\data_sample_reg_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_10\,
      Q => \data_sample_reg_reg[4]_17\(21),
      R => sync_reset
    );
\data_sample_reg_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_11\,
      Q => \data_sample_reg_reg[4]_17\(20),
      R => sync_reset
    );
\data_sample_reg_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_12\,
      Q => \data_sample_reg_reg[4]_17\(19),
      R => sync_reset
    );
\data_sample_reg_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_13\,
      Q => \data_sample_reg_reg[4]_17\(18),
      R => sync_reset
    );
\data_sample_reg_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_14\,
      Q => \data_sample_reg_reg[4]_17\(17),
      R => sync_reset
    );
\data_sample_reg_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_15\,
      Q => \data_sample_reg_reg[4]_17\(16),
      R => sync_reset
    );
\data_sample_reg_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_16\,
      Q => \data_sample_reg_reg[4]_17\(15),
      R => sync_reset
    );
\data_sample_reg_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_17\,
      Q => \data_sample_reg_reg[4]_17\(14),
      R => sync_reset
    );
\data_sample_reg_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_18\,
      Q => \data_sample_reg_reg[4]_17\(13),
      R => sync_reset
    );
\data_sample_reg_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_19\,
      Q => \data_sample_reg_reg[4]_17\(12),
      R => sync_reset
    );
\data_sample_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_1\,
      Q => \data_sample_reg_reg[4]_17\(30),
      R => sync_reset
    );
\data_sample_reg_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_20\,
      Q => \data_sample_reg_reg[4]_17\(11),
      R => sync_reset
    );
\data_sample_reg_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_21\,
      Q => \data_sample_reg_reg[4]_17\(10),
      R => sync_reset
    );
\data_sample_reg_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_22\,
      Q => \data_sample_reg_reg[4]_17\(9),
      R => sync_reset
    );
\data_sample_reg_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_23\,
      Q => \data_sample_reg_reg[4]_17\(8),
      R => sync_reset
    );
\data_sample_reg_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_24\,
      Q => \data_sample_reg_reg[4]_17\(7),
      R => sync_reset
    );
\data_sample_reg_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_25\,
      Q => \data_sample_reg_reg[4]_17\(6),
      R => sync_reset
    );
\data_sample_reg_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_26\,
      Q => \data_sample_reg_reg[4]_17\(5),
      R => sync_reset
    );
\data_sample_reg_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_27\,
      Q => \data_sample_reg_reg[4]_17\(4),
      R => sync_reset
    );
\data_sample_reg_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_28\,
      Q => \data_sample_reg_reg[4]_17\(3),
      R => sync_reset
    );
\data_sample_reg_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_29\,
      Q => \data_sample_reg_reg[4]_17\(2),
      R => sync_reset
    );
\data_sample_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_2\,
      Q => \data_sample_reg_reg[4]_17\(29),
      R => sync_reset
    );
\data_sample_reg_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_30\,
      Q => \data_sample_reg_reg[4]_17\(1),
      R => sync_reset
    );
\data_sample_reg_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_31\,
      Q => \data_sample_reg_reg[4]_17\(0),
      R => sync_reset
    );
\data_sample_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_3\,
      Q => \data_sample_reg_reg[4]_17\(28),
      R => sync_reset
    );
\data_sample_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_4\,
      Q => \data_sample_reg_reg[4]_17\(27),
      R => sync_reset
    );
\data_sample_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_5\,
      Q => \data_sample_reg_reg[4]_17\(26),
      R => sync_reset
    );
\data_sample_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_6\,
      Q => \data_sample_reg_reg[4]_17\(25),
      R => sync_reset
    );
\data_sample_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_7\,
      Q => \data_sample_reg_reg[4]_17\(24),
      R => sync_reset
    );
\data_sample_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_8\,
      Q => \data_sample_reg_reg[4]_17\(23),
      R => sync_reset
    );
\data_sample_reg_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_9\,
      Q => \data_sample_reg_reg[4]_17\(22),
      R => sync_reset
    );
\data_sample_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_0\,
      Q => \data_sample_reg_reg[5]_18\(31),
      R => sync_reset
    );
\data_sample_reg_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_10\,
      Q => \data_sample_reg_reg[5]_18\(21),
      R => sync_reset
    );
\data_sample_reg_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_11\,
      Q => \data_sample_reg_reg[5]_18\(20),
      R => sync_reset
    );
\data_sample_reg_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_12\,
      Q => \data_sample_reg_reg[5]_18\(19),
      R => sync_reset
    );
\data_sample_reg_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_13\,
      Q => \data_sample_reg_reg[5]_18\(18),
      R => sync_reset
    );
\data_sample_reg_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_14\,
      Q => \data_sample_reg_reg[5]_18\(17),
      R => sync_reset
    );
\data_sample_reg_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_15\,
      Q => \data_sample_reg_reg[5]_18\(16),
      R => sync_reset
    );
\data_sample_reg_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_16\,
      Q => \data_sample_reg_reg[5]_18\(15),
      R => sync_reset
    );
\data_sample_reg_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_17\,
      Q => \data_sample_reg_reg[5]_18\(14),
      R => sync_reset
    );
\data_sample_reg_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_18\,
      Q => \data_sample_reg_reg[5]_18\(13),
      R => sync_reset
    );
\data_sample_reg_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_19\,
      Q => \data_sample_reg_reg[5]_18\(12),
      R => sync_reset
    );
\data_sample_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_1\,
      Q => \data_sample_reg_reg[5]_18\(30),
      R => sync_reset
    );
\data_sample_reg_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_20\,
      Q => \data_sample_reg_reg[5]_18\(11),
      R => sync_reset
    );
\data_sample_reg_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_21\,
      Q => \data_sample_reg_reg[5]_18\(10),
      R => sync_reset
    );
\data_sample_reg_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_22\,
      Q => \data_sample_reg_reg[5]_18\(9),
      R => sync_reset
    );
\data_sample_reg_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_23\,
      Q => \data_sample_reg_reg[5]_18\(8),
      R => sync_reset
    );
\data_sample_reg_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_24\,
      Q => \data_sample_reg_reg[5]_18\(7),
      R => sync_reset
    );
\data_sample_reg_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_25\,
      Q => \data_sample_reg_reg[5]_18\(6),
      R => sync_reset
    );
\data_sample_reg_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_26\,
      Q => \data_sample_reg_reg[5]_18\(5),
      R => sync_reset
    );
\data_sample_reg_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_27\,
      Q => \data_sample_reg_reg[5]_18\(4),
      R => sync_reset
    );
\data_sample_reg_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_28\,
      Q => \data_sample_reg_reg[5]_18\(3),
      R => sync_reset
    );
\data_sample_reg_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_29\,
      Q => \data_sample_reg_reg[5]_18\(2),
      R => sync_reset
    );
\data_sample_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_2\,
      Q => \data_sample_reg_reg[5]_18\(29),
      R => sync_reset
    );
\data_sample_reg_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_30\,
      Q => \data_sample_reg_reg[5]_18\(1),
      R => sync_reset
    );
\data_sample_reg_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_31\,
      Q => \data_sample_reg_reg[5]_18\(0),
      R => sync_reset
    );
\data_sample_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_3\,
      Q => \data_sample_reg_reg[5]_18\(28),
      R => sync_reset
    );
\data_sample_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_4\,
      Q => \data_sample_reg_reg[5]_18\(27),
      R => sync_reset
    );
\data_sample_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_5\,
      Q => \data_sample_reg_reg[5]_18\(26),
      R => sync_reset
    );
\data_sample_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_6\,
      Q => \data_sample_reg_reg[5]_18\(25),
      R => sync_reset
    );
\data_sample_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_7\,
      Q => \data_sample_reg_reg[5]_18\(24),
      R => sync_reset
    );
\data_sample_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_8\,
      Q => \data_sample_reg_reg[5]_18\(23),
      R => sync_reset
    );
\data_sample_reg_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_9\,
      Q => \data_sample_reg_reg[5]_18\(22),
      R => sync_reset
    );
\data_sample_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(31),
      Q => \data_sample_reg_reg[6]_19\(31),
      R => sync_reset
    );
\data_sample_reg_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(21),
      Q => \data_sample_reg_reg[6]_19\(21),
      R => sync_reset
    );
\data_sample_reg_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(20),
      Q => \data_sample_reg_reg[6]_19\(20),
      R => sync_reset
    );
\data_sample_reg_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(19),
      Q => \data_sample_reg_reg[6]_19\(19),
      R => sync_reset
    );
\data_sample_reg_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(18),
      Q => \data_sample_reg_reg[6]_19\(18),
      R => sync_reset
    );
\data_sample_reg_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(17),
      Q => \data_sample_reg_reg[6]_19\(17),
      R => sync_reset
    );
\data_sample_reg_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(16),
      Q => \data_sample_reg_reg[6]_19\(16),
      R => sync_reset
    );
\data_sample_reg_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(15),
      Q => \data_sample_reg_reg[6]_19\(15),
      R => sync_reset
    );
\data_sample_reg_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(14),
      Q => \data_sample_reg_reg[6]_19\(14),
      R => sync_reset
    );
\data_sample_reg_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(13),
      Q => \data_sample_reg_reg[6]_19\(13),
      R => sync_reset
    );
\data_sample_reg_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(12),
      Q => \data_sample_reg_reg[6]_19\(12),
      R => sync_reset
    );
\data_sample_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(30),
      Q => \data_sample_reg_reg[6]_19\(30),
      R => sync_reset
    );
\data_sample_reg_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(11),
      Q => \data_sample_reg_reg[6]_19\(11),
      R => sync_reset
    );
\data_sample_reg_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(10),
      Q => \data_sample_reg_reg[6]_19\(10),
      R => sync_reset
    );
\data_sample_reg_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(9),
      Q => \data_sample_reg_reg[6]_19\(9),
      R => sync_reset
    );
\data_sample_reg_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(8),
      Q => \data_sample_reg_reg[6]_19\(8),
      R => sync_reset
    );
\data_sample_reg_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(7),
      Q => \data_sample_reg_reg[6]_19\(7),
      R => sync_reset
    );
\data_sample_reg_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(6),
      Q => \data_sample_reg_reg[6]_19\(6),
      R => sync_reset
    );
\data_sample_reg_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(5),
      Q => \data_sample_reg_reg[6]_19\(5),
      R => sync_reset
    );
\data_sample_reg_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(4),
      Q => \data_sample_reg_reg[6]_19\(4),
      R => sync_reset
    );
\data_sample_reg_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(3),
      Q => \data_sample_reg_reg[6]_19\(3),
      R => sync_reset
    );
\data_sample_reg_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(2),
      Q => \data_sample_reg_reg[6]_19\(2),
      R => sync_reset
    );
\data_sample_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(29),
      Q => \data_sample_reg_reg[6]_19\(29),
      R => sync_reset
    );
\data_sample_reg_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(1),
      Q => \data_sample_reg_reg[6]_19\(1),
      R => sync_reset
    );
\data_sample_reg_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(0),
      Q => \data_sample_reg_reg[6]_19\(0),
      R => sync_reset
    );
\data_sample_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(28),
      Q => \data_sample_reg_reg[6]_19\(28),
      R => sync_reset
    );
\data_sample_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(27),
      Q => \data_sample_reg_reg[6]_19\(27),
      R => sync_reset
    );
\data_sample_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(26),
      Q => \data_sample_reg_reg[6]_19\(26),
      R => sync_reset
    );
\data_sample_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(25),
      Q => \data_sample_reg_reg[6]_19\(25),
      R => sync_reset
    );
\data_sample_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(24),
      Q => \data_sample_reg_reg[6]_19\(24),
      R => sync_reset
    );
\data_sample_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(23),
      Q => \data_sample_reg_reg[6]_19\(23),
      R => sync_reset
    );
\data_sample_reg_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count(22),
      Q => \data_sample_reg_reg[6]_19\(22),
      R => sync_reset
    );
\data_sample_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(31),
      Q => \data_sample_reg_reg[7]_20\(31),
      R => sync_reset
    );
\data_sample_reg_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(21),
      Q => \data_sample_reg_reg[7]_20\(21),
      R => sync_reset
    );
\data_sample_reg_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(20),
      Q => \data_sample_reg_reg[7]_20\(20),
      R => sync_reset
    );
\data_sample_reg_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(19),
      Q => \data_sample_reg_reg[7]_20\(19),
      R => sync_reset
    );
\data_sample_reg_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(18),
      Q => \data_sample_reg_reg[7]_20\(18),
      R => sync_reset
    );
\data_sample_reg_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(17),
      Q => \data_sample_reg_reg[7]_20\(17),
      R => sync_reset
    );
\data_sample_reg_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(16),
      Q => \data_sample_reg_reg[7]_20\(16),
      R => sync_reset
    );
\data_sample_reg_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(15),
      Q => \data_sample_reg_reg[7]_20\(15),
      R => sync_reset
    );
\data_sample_reg_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(14),
      Q => \data_sample_reg_reg[7]_20\(14),
      R => sync_reset
    );
\data_sample_reg_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(13),
      Q => \data_sample_reg_reg[7]_20\(13),
      R => sync_reset
    );
\data_sample_reg_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(12),
      Q => \data_sample_reg_reg[7]_20\(12),
      R => sync_reset
    );
\data_sample_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(30),
      Q => \data_sample_reg_reg[7]_20\(30),
      R => sync_reset
    );
\data_sample_reg_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(11),
      Q => \data_sample_reg_reg[7]_20\(11),
      R => sync_reset
    );
\data_sample_reg_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(10),
      Q => \data_sample_reg_reg[7]_20\(10),
      R => sync_reset
    );
\data_sample_reg_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(9),
      Q => \data_sample_reg_reg[7]_20\(9),
      R => sync_reset
    );
\data_sample_reg_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(8),
      Q => \data_sample_reg_reg[7]_20\(8),
      R => sync_reset
    );
\data_sample_reg_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(7),
      Q => \data_sample_reg_reg[7]_20\(7),
      R => sync_reset
    );
\data_sample_reg_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(6),
      Q => \data_sample_reg_reg[7]_20\(6),
      R => sync_reset
    );
\data_sample_reg_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(5),
      Q => \data_sample_reg_reg[7]_20\(5),
      R => sync_reset
    );
\data_sample_reg_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(4),
      Q => \data_sample_reg_reg[7]_20\(4),
      R => sync_reset
    );
\data_sample_reg_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(3),
      Q => \data_sample_reg_reg[7]_20\(3),
      R => sync_reset
    );
\data_sample_reg_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(2),
      Q => \data_sample_reg_reg[7]_20\(2),
      R => sync_reset
    );
\data_sample_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(29),
      Q => \data_sample_reg_reg[7]_20\(29),
      R => sync_reset
    );
\data_sample_reg_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(1),
      Q => \data_sample_reg_reg[7]_20\(1),
      R => sync_reset
    );
\data_sample_reg_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(0),
      Q => \data_sample_reg_reg[7]_20\(0),
      R => sync_reset
    );
\data_sample_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(28),
      Q => \data_sample_reg_reg[7]_20\(28),
      R => sync_reset
    );
\data_sample_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(27),
      Q => \data_sample_reg_reg[7]_20\(27),
      R => sync_reset
    );
\data_sample_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(26),
      Q => \data_sample_reg_reg[7]_20\(26),
      R => sync_reset
    );
\data_sample_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(25),
      Q => \data_sample_reg_reg[7]_20\(25),
      R => sync_reset
    );
\data_sample_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(24),
      Q => \data_sample_reg_reg[7]_20\(24),
      R => sync_reset
    );
\data_sample_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(23),
      Q => \data_sample_reg_reg[7]_20\(23),
      R => sync_reset
    );
\data_sample_reg_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => cycle_count_2(22),
      Q => \data_sample_reg_reg[7]_20\(22),
      R => sync_reset
    );
\data_sample_reg_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(31),
      Q => \data_sample_reg_reg[8]_21\(31),
      R => sync_reset
    );
\data_sample_reg_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(21),
      Q => \data_sample_reg_reg[8]_21\(21),
      R => sync_reset
    );
\data_sample_reg_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(20),
      Q => \data_sample_reg_reg[8]_21\(20),
      R => sync_reset
    );
\data_sample_reg_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(19),
      Q => \data_sample_reg_reg[8]_21\(19),
      R => sync_reset
    );
\data_sample_reg_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(18),
      Q => \data_sample_reg_reg[8]_21\(18),
      R => sync_reset
    );
\data_sample_reg_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(17),
      Q => \data_sample_reg_reg[8]_21\(17),
      R => sync_reset
    );
\data_sample_reg_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(16),
      Q => \data_sample_reg_reg[8]_21\(16),
      R => sync_reset
    );
\data_sample_reg_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(15),
      Q => \data_sample_reg_reg[8]_21\(15),
      R => sync_reset
    );
\data_sample_reg_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(14),
      Q => \data_sample_reg_reg[8]_21\(14),
      R => sync_reset
    );
\data_sample_reg_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(13),
      Q => \data_sample_reg_reg[8]_21\(13),
      R => sync_reset
    );
\data_sample_reg_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(12),
      Q => \data_sample_reg_reg[8]_21\(12),
      R => sync_reset
    );
\data_sample_reg_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(30),
      Q => \data_sample_reg_reg[8]_21\(30),
      R => sync_reset
    );
\data_sample_reg_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(11),
      Q => \data_sample_reg_reg[8]_21\(11),
      R => sync_reset
    );
\data_sample_reg_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(10),
      Q => \data_sample_reg_reg[8]_21\(10),
      R => sync_reset
    );
\data_sample_reg_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(9),
      Q => \data_sample_reg_reg[8]_21\(9),
      R => sync_reset
    );
\data_sample_reg_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(8),
      Q => \data_sample_reg_reg[8]_21\(8),
      R => sync_reset
    );
\data_sample_reg_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(7),
      Q => \data_sample_reg_reg[8]_21\(7),
      R => sync_reset
    );
\data_sample_reg_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(6),
      Q => \data_sample_reg_reg[8]_21\(6),
      R => sync_reset
    );
\data_sample_reg_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(5),
      Q => \data_sample_reg_reg[8]_21\(5),
      R => sync_reset
    );
\data_sample_reg_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(4),
      Q => \data_sample_reg_reg[8]_21\(4),
      R => sync_reset
    );
\data_sample_reg_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(3),
      Q => \data_sample_reg_reg[8]_21\(3),
      R => sync_reset
    );
\data_sample_reg_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(2),
      Q => \data_sample_reg_reg[8]_21\(2),
      R => sync_reset
    );
\data_sample_reg_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(29),
      Q => \data_sample_reg_reg[8]_21\(29),
      R => sync_reset
    );
\data_sample_reg_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(1),
      Q => \data_sample_reg_reg[8]_21\(1),
      R => sync_reset
    );
\data_sample_reg_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(0),
      Q => \data_sample_reg_reg[8]_21\(0),
      R => sync_reset
    );
\data_sample_reg_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(28),
      Q => \data_sample_reg_reg[8]_21\(28),
      R => sync_reset
    );
\data_sample_reg_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(27),
      Q => \data_sample_reg_reg[8]_21\(27),
      R => sync_reset
    );
\data_sample_reg_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(26),
      Q => \data_sample_reg_reg[8]_21\(26),
      R => sync_reset
    );
\data_sample_reg_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(25),
      Q => \data_sample_reg_reg[8]_21\(25),
      R => sync_reset
    );
\data_sample_reg_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(24),
      Q => \data_sample_reg_reg[8]_21\(24),
      R => sync_reset
    );
\data_sample_reg_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(23),
      Q => \data_sample_reg_reg[8]_21\(23),
      R => sync_reset
    );
\data_sample_reg_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => min_max(22),
      Q => \data_sample_reg_reg[8]_21\(22),
      R => sync_reset
    );
data_write_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => data_write,
      I1 => reset_cmd,
      I2 => sync_reset,
      O => data_write_rst0
    );
data_write_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => data_write_rst0,
      Q => data_write_rst,
      R => '0'
    );
\data_write_select[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_write_select_reg__0\(0),
      O => \data_write_select[0]_i_1_n_0\
    );
\data_write_select[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_write_select_reg__0\(1),
      I1 => \data_write_select_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\data_write_select[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_write_select_reg__0\(2),
      I1 => \data_write_select_reg__0\(0),
      I2 => \data_write_select_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\data_write_select[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => reset_cmd,
      O => data_write_select
    );
\data_write_select[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \data_write_select_reg__0\(3),
      I1 => \data_write_select_reg__0\(2),
      I2 => \data_write_select_reg__0\(1),
      I3 => \data_write_select_reg__0\(0),
      O => \p_0_in__1\(3)
    );
\data_write_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_write,
      D => \data_write_select[0]_i_1_n_0\,
      Q => \data_write_select_reg__0\(0),
      R => data_write_select
    );
\data_write_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_write,
      D => \p_0_in__1\(1),
      Q => \data_write_select_reg__0\(1),
      R => data_write_select
    );
\data_write_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_write,
      D => \p_0_in__1\(2),
      Q => \data_write_select_reg__0\(2),
      R => data_write_select
    );
\data_write_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => data_write,
      D => \p_0_in__1\(3),
      Q => \data_write_select_reg__0\(3),
      R => data_write_select
    );
in_delay_slot_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \wb_instr_reg[6]\,
      Q => in_delay_slot,
      R => sync_reset
    );
inside_handler_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => inside_handler_reg_0,
      Q => \^inside_handler\,
      R => '0'
    );
interrupt_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^inside_handler\,
      I1 => Interrupt,
      I2 => sync_reset,
      O => interrupt_1_i_1_n_0
    );
interrupt_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => interrupt_1_i_1_n_0,
      Q => interrupt_1,
      R => '0'
    );
new_arvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in82_in,
      I1 => p_0_in,
      O => new_arvalid_i_1_n_0
    );
new_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_arvalid_i_1_n_0,
      Q => new_arvalid,
      R => sync_reset
    );
new_awvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in80_in,
      I1 => \sample_2_reg_n_0_[2]\,
      O => new_awvalid_i_1_n_0
    );
new_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_awvalid_i_1_n_0,
      Q => new_awvalid,
      R => sync_reset
    );
new_bvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sample_1_reg_n_0_[3]\,
      I1 => \sample_2_reg_n_0_[3]\,
      O => new_bvalid_i_1_n_0
    );
new_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_bvalid_i_1_n_0,
      Q => new_bvalid,
      R => sync_reset
    );
new_interrupt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^inside_handler\,
      I1 => interrupt_1,
      I2 => Interrupt,
      I3 => sync_reset,
      O => new_interrupt_i_1_n_0
    );
new_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_interrupt_i_1_n_0,
      Q => new_interrupt_reg_n_0,
      R => '0'
    );
new_rvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in81_in,
      I1 => \sample_2_reg_n_0_[1]\,
      O => new_rvalid_i_1_n_0
    );
new_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => new_rvalid_i_1_n_0,
      Q => new_rvalid,
      R => sync_reset
    );
\sample_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_state_nohalt_reg\(3),
      Q => p_1_in82_in,
      R => sync_reset
    );
\sample_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_RVALID(1),
      Q => p_1_in81_in,
      R => sync_reset
    );
\sample_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_state_nohalt_reg\(4),
      Q => p_1_in80_in,
      R => sync_reset
    );
\sample_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => M_AXI_DP_RVALID(0),
      Q => \sample_1_reg_n_0_[3]\,
      R => sync_reset
    );
\sample_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_in82_in,
      Q => p_0_in,
      R => sync_reset
    );
\sample_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_in81_in,
      Q => \sample_2_reg_n_0_[1]\,
      R => sync_reset
    );
\sample_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_1_in80_in,
      Q => \sample_2_reg_n_0_[2]\,
      R => sync_reset
    );
\sample_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \sample_1_reg_n_0_[3]\,
      Q => \sample_2_reg_n_0_[3]\,
      R => sync_reset
    );
\stat_select[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => reset_cmd,
      I1 => control_incr,
      I2 => control_select(2),
      I3 => control_select(0),
      I4 => control_select(1),
      O => \stat_select[0]_8\
    );
\stat_select[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => control_select(1),
      I1 => control_select(0),
      I2 => reset_cmd,
      I3 => control_incr,
      I4 => control_select(2),
      O => \stat_select[1]_11\
    );
\stat_select[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => reset_cmd,
      I1 => control_incr,
      I2 => control_select(2),
      I3 => control_select(1),
      I4 => control_select(0),
      O => \stat_select[2]_10\
    );
\stat_select[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => reset_cmd,
      I1 => control_incr,
      I2 => control_select(2),
      I3 => control_select(0),
      I4 => control_select(1),
      O => \stat_select[3]_9\
    );
\stat_select[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => reset_cmd,
      I1 => control_incr,
      I2 => control_select(2),
      I3 => control_select(0),
      I4 => control_select(1),
      O => \stat_select[4]_7\
    );
\stat_select[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => control_select(1),
      I1 => control_select(0),
      I2 => reset_cmd,
      I3 => control_incr,
      I4 => control_select(2),
      O => \stat_select[5]_6\
    );
\stat_select_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[0].ready_reg_0\(0),
      R => sync_reset
    );
\stat_select_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[0].ready_reg_0\(1),
      S => sync_reset
    );
\stat_select_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[0].ready_reg_0\(2),
      S => sync_reset
    );
\stat_select_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => \stat_select_reg_n_0_[0][3]\,
      S => sync_reset
    );
\stat_select_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => \stat_select_reg_n_0_[0][4]\,
      S => sync_reset
    );
\stat_select_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[0]_8\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => \stat_select_reg_n_0_[0][5]\,
      R => sync_reset
    );
\stat_select_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[1].ready_reg_0\(0),
      R => sync_reset
    );
\stat_select_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[1].ready_reg_0\(1),
      R => sync_reset
    );
\stat_select_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[1].ready_reg_0\(2),
      R => sync_reset
    );
\stat_select_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => sel(3),
      R => sync_reset
    );
\stat_select_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => sel(4),
      R => sync_reset
    );
\stat_select_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[1]_11\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => sel(5),
      R => sync_reset
    );
\stat_select_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[2].ready_reg_0\(0),
      S => sync_reset
    );
\stat_select_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[2].ready_reg_0\(1),
      S => sync_reset
    );
\stat_select_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[2].ready_reg_0\(2),
      R => sync_reset
    );
\stat_select_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => \stat_select_reg_n_0_[2][3]\,
      R => sync_reset
    );
\stat_select_reg[2][4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => \stat_select_reg_n_0_[2][4]\,
      S => sync_reset
    );
\stat_select_reg[2][5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[2]_10\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => \stat_select_reg_n_0_[2][5]\,
      S => sync_reset
    );
\stat_select_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[3].ready_reg_0\(0),
      R => sync_reset
    );
\stat_select_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[3].ready_reg_0\(1),
      R => sync_reset
    );
\stat_select_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[3].ready_reg_0\(2),
      S => sync_reset
    );
\stat_select_reg[3][3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => \stat_select_reg_n_0_[3][3]\,
      S => sync_reset
    );
\stat_select_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => \stat_select_reg_n_0_[3][4]\,
      R => sync_reset
    );
\stat_select_reg[3][5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[3]_9\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => \stat_select_reg_n_0_[3][5]\,
      S => sync_reset
    );
\stat_select_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[4].ready_reg_0\(0),
      S => sync_reset
    );
\stat_select_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[4].ready_reg_0\(1),
      R => sync_reset
    );
\stat_select_reg[4][2]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[4].ready_reg_0\(2),
      S => sync_reset
    );
\stat_select_reg[4][3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => \stat_select_reg_n_0_[4][3]\,
      S => sync_reset
    );
\stat_select_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => \stat_select_reg_n_0_[4][4]\,
      R => sync_reset
    );
\stat_select_reg[4][5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[4]_7\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => \stat_select_reg_n_0_[4][5]\,
      S => sync_reset
    );
\stat_select_reg[5][0]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[7]\,
      Q => \^all_statistics_counters[5].ready_reg_0\(0),
      S => sync_reset
    );
\stat_select_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[6]\,
      Q => \^all_statistics_counters[5].ready_reg_0\(1),
      R => sync_reset
    );
\stat_select_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      Q => \^all_statistics_counters[5].ready_reg_0\(2),
      R => sync_reset
    );
\stat_select_reg[5][3]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      Q => \stat_select_reg_n_0_[5][3]\,
      S => sync_reset
    );
\stat_select_reg[5][4]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      Q => \stat_select_reg_n_0_[5][4]\,
      S => sync_reset
    );
\stat_select_reg[5][5]\: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => \stat_select[5]_6\,
      D => \Serial_Dbg_Intf.control_reg_reg_n_0_[2]\,
      Q => \stat_select_reg_n_0_[5][5]\,
      S => sync_reset
    );
\status_sample_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => status(0),
      Q => \status_sample_reg_reg[0]_22\(1),
      R => sync_reset
    );
\status_sample_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => status(1),
      Q => \status_sample_reg_reg[0]_22\(0),
      R => sync_reset
    );
\status_sample_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_32\,
      Q => \status_sample_reg_reg[1]_23\(1),
      R => sync_reset
    );
\status_sample_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[1].Debug_Stat_Counter_i_n_33\,
      Q => \status_sample_reg_reg[1]_23\(0),
      R => sync_reset
    );
\status_sample_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_32\,
      Q => \status_sample_reg_reg[2]_24\(1),
      R => sync_reset
    );
\status_sample_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[2].Debug_Stat_Counter_i_n_33\,
      Q => \status_sample_reg_reg[2]_24\(0),
      R => sync_reset
    );
\status_sample_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_32\,
      Q => \status_sample_reg_reg[3]_25\(1),
      R => sync_reset
    );
\status_sample_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[3].Debug_Stat_Counter_i_n_33\,
      Q => \status_sample_reg_reg[3]_25\(0),
      R => sync_reset
    );
\status_sample_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_32\,
      Q => \status_sample_reg_reg[4]_26\(1),
      R => sync_reset
    );
\status_sample_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[4].Debug_Stat_Counter_i_n_33\,
      Q => \status_sample_reg_reg[4]_26\(0),
      R => sync_reset
    );
\status_sample_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_64\,
      Q => \status_sample_reg_reg[5]_27\(1),
      R => sync_reset
    );
\status_sample_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => sample_cmd,
      D => \all_statistics_counters[5].Debug_Stat_Counter_i_n_65\,
      Q => \status_sample_reg_reg[5]_27\(0),
      R => sync_reset
    );
trace_EX_PipeRun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => ex_branch_with_delayslot_reg,
      Q => trace_EX_PipeRun_i,
      R => '0'
    );
trace_MB_Halted_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_state_nohalt_reg\(5),
      Q => trace_MB_Halted_i,
      R => '0'
    );
trace_MEM_PipeRun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => mem_valid_reg,
      Q => trace_MEM_PipeRun_i,
      R => '0'
    );
trace_OF_PipeRun_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => of_pause_reg,
      Q => trace_OF_PipeRun_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Intr : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 5 downto 0 );
    in_delay_slot : out STD_LOGIC;
    \Serial_Dbg_Intf.stopped_i_reg\ : out STD_LOGIC;
    save_pc_next_next_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg_0\ : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 38 downto 0 );
    \Performace_Debug_Control.force_stop_cmd_1_reg_0\ : out STD_LOGIC;
    start_single_cmd : out STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\ : out STD_LOGIC;
    executing_reg_0 : out STD_LOGIC;
    saved_reset_mode_sleep : out STD_LOGIC;
    command_reg_clear_reg_0 : out STD_LOGIC;
    \Single_Synchronize.use_async_reset.sync_reg\ : out STD_LOGIC;
    \Performace_Debug_Control.wb_dbg_hit_reg[0]_0\ : out STD_LOGIC;
    \Performace_Debug_Control.normal_stop_cmd_1_reg_0\ : out STD_LOGIC;
    ex_pc_brk : out STD_LOGIC;
    ex_step_continue_hold : out STD_LOGIC;
    \Performace_Debug_Control.ex_step_continue_hold_reg_0\ : out STD_LOGIC;
    single_Step_N : out STD_LOGIC;
    single_Step_N_reg_0 : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\ : out STD_LOGIC;
    saved_reset_mode_dbg_halt : out STD_LOGIC;
    \Performace_Debug_Control.force_stop_i_reg_0\ : out STD_LOGIC;
    Sleep_Out : out STD_LOGIC;
    \mem_pc_i_reg[31]\ : out STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[29]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Serial_Dbg_Intf.instr_read_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_0\ : out STD_LOGIC;
    inside_handler : out STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[1]\ : out STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[4]\ : out STD_LOGIC;
    first_item : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_1\ : out STD_LOGIC;
    force_stop_i : out STD_LOGIC;
    single_step_count : out STD_LOGIC_VECTOR ( 0 to 1 );
    \Performace_Debug_Control.dbg_state_nohalt_reg_0\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_freeze_nohalt_reg_1\ : out STD_LOGIC;
    dbg_halt_reset_mode_reg_0 : out STD_LOGIC;
    dbg_freeze_nohalt0_in : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_1\ : out STD_LOGIC;
    exception_reg_0 : out STD_LOGIC;
    dbg_continue_i_reg_0 : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_2\ : out STD_LOGIC;
    \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0\ : out STD_LOGIC;
    \all_statistics_counters[0].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[5].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[4].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[3].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[2].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \all_statistics_counters[1].ready_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    branch_data190_out : out STD_LOGIC;
    branch_count0 : out STD_LOGIC;
    \writems_reg[0]\ : out STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_1\ : out STD_LOGIC;
    \save_sel_reg[0][1]\ : out STD_LOGIC;
    \save_sel_reg[0][0]\ : out STD_LOGIC;
    \saved_pc_reg[31]\ : out STD_LOGIC;
    \saved_load_get_reg[31]\ : out STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Clk : in STD_LOGIC;
    Clk : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    ex_branch_with_delayslot_reg : in STD_LOGIC;
    mem_valid_reg : in STD_LOGIC;
    of_pause_reg : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_2\ : in STD_LOGIC_VECTOR ( 185 downto 0 );
    \wb_instr_reg[6]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Async_Reset.sync_reset_reg\ : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    of_pc : in STD_LOGIC_VECTOR ( 0 to 31 );
    \Serial_Dbg_Intf.control_reg_reg[0]_0\ : in STD_LOGIC;
    S : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Pause : in STD_LOGIC;
    Sleep : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[8]_0\ : in STD_LOGIC;
    \wb_exception_kind_i_reg[30]\ : in STD_LOGIC;
    p_81_out : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    p_65_out : in STD_LOGIC;
    p_75_out : in STD_LOGIC;
    p_72_out : in STD_LOGIC;
    wb_read_imm_reg_1 : in STD_LOGIC;
    wb_read_imm_reg : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_hit_reg[0]_1\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_2\ : in STD_LOGIC;
    \Serial_Dbg_Intf.start_single_cmd_reg_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[0]_1\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_0\ : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_reg_0\ : in STD_LOGIC;
    \Use_Async_Reset.sync_reset_reg_1\ : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_reg_1\ : in STD_LOGIC;
    \Serial_Dbg_Intf.unchanged_reg_0\ : in STD_LOGIC;
    exception_reg_1 : in STD_LOGIC;
    executing_reg_1 : in STD_LOGIC;
    \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\ : in STD_LOGIC;
    single_Step_N_reg_1 : in STD_LOGIC;
    \Performace_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_3\ : in STD_LOGIC;
    \Serial_Dbg_Intf.continue_from_brk_reg_2\ : in STD_LOGIC;
    inside_handler_reg : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Interrupt : in STD_LOGIC;
    first_item_reg : in STD_LOGIC;
    handle_as_branch : in STD_LOGIC;
    \Dbg_Reg_En_1__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En[1]_0\ : in STD_LOGIC;
    \Dbg_Reg_En_7__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_4__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_6__s_port_\ : in STD_LOGIC;
    Read_Reg_En : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    dbg_clean_stop : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    mem_databus_access : in STD_LOGIC;
    Sleep_Decode : in STD_LOGIC;
    wb_gpr_wr_dbg : in STD_LOGIC;
    wb_pc_valid : in STD_LOGIC;
    wb_valid_reg : in STD_LOGIC;
    stat116_out : in STD_LOGIC;
    first_item_reg_0 : in STD_LOGIC;
    p_56_in : in STD_LOGIC;
    items1 : in STD_LOGIC;
    \wb_exception_kind_i_reg[31]\ : in STD_LOGIC;
    \Serial_Dbg_Intf.control_reg_reg[20]\ : in STD_LOGIC;
    \stat_select_reg[0][2]\ : in STD_LOGIC;
    stat3_out : in STD_LOGIC;
    \wb_instr_reg[4]\ : in STD_LOGIC;
    stat6_out : in STD_LOGIC;
    \stat_select_reg[5][2]\ : in STD_LOGIC;
    \stat_select_reg[4][2]\ : in STD_LOGIC;
    \stat_select_reg[3][2]\ : in STD_LOGIC;
    \stat_select_reg[2][2]\ : in STD_LOGIC;
    \stat_select_reg[1][2]\ : in STD_LOGIC;
    \stat_select_reg[0][2]_0\ : in STD_LOGIC;
    stat22_out : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_3\ : in STD_LOGIC;
    \stat_select_reg[0][1]\ : in STD_LOGIC;
    \stat_select_reg[5][2]_0\ : in STD_LOGIC;
    \stat_select_reg[5][1]\ : in STD_LOGIC;
    \stat_select_reg[4][2]_0\ : in STD_LOGIC;
    \stat_select_reg[4][1]\ : in STD_LOGIC;
    \stat_select_reg[3][2]_0\ : in STD_LOGIC;
    \stat_select_reg[3][1]\ : in STD_LOGIC;
    \stat_select_reg[2][2]_0\ : in STD_LOGIC;
    \stat_select_reg[2][1]\ : in STD_LOGIC;
    \stat_select_reg[1][2]_0\ : in STD_LOGIC;
    \stat_select_reg[1][1]\ : in STD_LOGIC;
    wb_exception_i_reg : in STD_LOGIC;
    \wb_instr_reg[5]\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_4\ : in STD_LOGIC;
    wb_valid_reg_0 : in STD_LOGIC;
    stat_stop : in STD_LOGIC_VECTOR ( 0 to 0 );
    save_pc_next_reg : in STD_LOGIC;
    \branch_count_reg[3]\ : in STD_LOGIC;
    stat0 : in STD_LOGIC;
    branch_count165_out : in STD_LOGIC;
    \wb_instr_reg[6]_0\ : in STD_LOGIC;
    \Performace_Debug_Control.dbg_state_nohalt_reg_5\ : in STD_LOGIC;
    \wb_instr_reg[2]\ : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Async_Reset.sync_reset_reg_2\ : in STD_LOGIC;
    first_item_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dbg_stop_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal Command_Reg_En : STD_LOGIC;
  signal Control_Reg_En : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Dbg_Reg_En_1__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_4__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_6__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_7__s_net_1\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_10_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_11_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_14_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_15_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_20_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_21_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_22_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_23_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_24_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_25_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_2_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_35_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_36_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_37_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_3_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_45_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_46_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_47_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_48_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_49_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_50_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_51_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_66_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_67_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_68_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_69_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_9_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Full_32_bit : STD_LOGIC;
  signal Full_32_bit_1 : STD_LOGIC;
  signal Instr_Insert_Reg_En : STD_LOGIC;
  signal Instr_Insert_Reg_En_1 : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal New_Dbg_Instr2_TCK : STD_LOGIC;
  signal New_Dbg_Instr_TCK : STD_LOGIC;
  signal \^performace_debug_control.dbg_freeze_nohalt_reg_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.dbg_stop_i_reg_n_0\ : STD_LOGIC;
  signal \^performace_debug_control.dbg_stop_if_delay_i_reg_0\ : STD_LOGIC;
  signal \^performace_debug_control.ex_step_continue_hold_reg_0\ : STD_LOGIC;
  signal \^performace_debug_control.force_stop_cmd_1_reg_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.force_stop_i_i_1_n_0\ : STD_LOGIC;
  signal \^performace_debug_control.force_stop_i_reg_0\ : STD_LOGIC;
  signal \^performace_debug_control.normal_stop_cmd_1_reg_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.normal_stop_i_i_1_n_0\ : STD_LOGIC;
  signal \^performace_debug_control.wb_dbg_hit_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Q0_out : STD_LOGIC;
  signal Q11_in : STD_LOGIC;
  signal Q2_in : STD_LOGIC;
  signal Q2_out : STD_LOGIC;
  signal Q3_in : STD_LOGIC;
  signal Q3_out : STD_LOGIC;
  signal Q4_out : STD_LOGIC;
  signal Q6_out : STD_LOGIC;
  signal \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.SRL16E_4_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.SRL16E_7_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\ : STD_LOGIC;
  signal \^serial_dbg_intf.continue_from_brk_tclk_reg_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \^serial_dbg_intf.instr_read_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.shift_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \^serial_dbg_intf.status_reg_reg[29]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_11\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_sample_n_12\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.sync_stop_CPU_n_0\ : STD_LOGIC;
  signal \^single_synchronize.use_async_reset.sync_reg\ : STD_LOGIC;
  signal \^sleep_out\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I_n_7\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I_n_5\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\ : STD_LOGIC;
  signal capture_1 : STD_LOGIC;
  signal command_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal command_reg_clear : STD_LOGIC;
  signal command_reg_clear_i_1_n_0 : STD_LOGIC;
  signal \^command_reg_clear_reg_0\ : STD_LOGIC;
  signal command_reg_rst : STD_LOGIC;
  signal continue_from_brk_TClk : STD_LOGIC;
  signal continue_from_brk_rst : STD_LOGIC;
  signal \data_rd_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_rd_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_rd_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal data_read_reg : STD_LOGIC_VECTOR ( 0 to 32 );
  signal dbg_brki_hit : STD_LOGIC;
  signal dbg_brki_hit_synced : STD_LOGIC;
  signal dbg_hit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dbg_stop_1 : STD_LOGIC;
  signal delay_slot_instr : STD_LOGIC;
  signal ex_brki_hit : STD_LOGIC;
  signal ex_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of ex_piperun_for_ce : signal is std.standard.true;
  signal force_stop_TClk : STD_LOGIC;
  signal force_stop_cmd_1 : STD_LOGIC;
  signal force_stop_cmd_rst : STD_LOGIC;
  signal \^force_stop_i\ : STD_LOGIC;
  signal instr_read_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal m0_brki_hit : STD_LOGIC;
  signal m3_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of m3_piperun_for_ce : signal is std.standard.true;
  signal mb_halted_1 : STD_LOGIC;
  signal \^mem_pc_i_reg[31]\ : STD_LOGIC;
  signal no_sleeping : STD_LOGIC;
  signal normal_stop_TClk : STD_LOGIC;
  signal normal_stop_cmd_1 : STD_LOGIC;
  signal normal_stop_cmd_rst : STD_LOGIC;
  signal normal_stop_i : STD_LOGIC;
  signal of_piperun_for_ce : STD_LOGIC;
  attribute DIRECT_ENABLE of of_piperun_for_ce : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_0_in60_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal pause_synced : STD_LOGIC;
  signal read_register_MSR : STD_LOGIC;
  signal read_register_PC : STD_LOGIC;
  signal read_register_PC_1_reg_n_0 : STD_LOGIC;
  signal reset_bool_for_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of reset_bool_for_rst : signal is std.standard.true;
  signal running_clock : STD_LOGIC;
  signal running_clock_rst : STD_LOGIC;
  signal running_clock_synced : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 5 to 9 );
  signal \^saved_reset_mode_dbg_halt\ : STD_LOGIC;
  signal \^saved_reset_mode_sleep\ : STD_LOGIC;
  signal saved_reset_mode_sleep_i_1_n_0 : STD_LOGIC;
  signal shift_datain : STD_LOGIC_VECTOR ( 4 to 35 );
  signal \^single_step_n\ : STD_LOGIC;
  signal single_Step_N_i_1_n_0 : STD_LOGIC;
  signal \^single_step_n_reg_0\ : STD_LOGIC;
  signal single_Step_TClk : STD_LOGIC;
  signal \^single_step_count\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \single_step_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \single_step_count[1]_i_1_n_0\ : STD_LOGIC;
  signal sleep_synced : STD_LOGIC;
  signal \^start_single_cmd\ : STD_LOGIC;
  signal start_single_step_rst : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal sync_trig_ack_in_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_1 : STD_LOGIC;
  signal sync_trig_out_0_n_2 : STD_LOGIC;
  signal tdo_config_word1_0 : STD_LOGIC;
  signal tdo_config_word1_1 : STD_LOGIC;
  signal tdo_config_word1_17 : STD_LOGIC;
  signal tdo_config_word1_2 : STD_LOGIC;
  signal trace_hit_i : STD_LOGIC;
  signal trig_ack_in_0_synced : STD_LOGIC;
  signal trig_ack_in_0_synced_1 : STD_LOGIC;
  signal trig_out_0_synced : STD_LOGIC;
  signal trig_out_0_synced_1 : STD_LOGIC;
  signal wb_brki_hit : STD_LOGIC;
  signal wb_dbg_hit : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_14 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_15 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Serial_Dbg_Intf.shift_count[8]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of dbg_halt_reset_mode_i_2 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of saved_reset_mode_sleep_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of single_Step_N_i_1 : label is "soft_lutpair68";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  \Dbg_Reg_En_1__s_net_1\ <= \Dbg_Reg_En_1__s_port_\;
  \Dbg_Reg_En_4__s_net_1\ <= \Dbg_Reg_En_4__s_port_\;
  \Dbg_Reg_En_6__s_net_1\ <= \Dbg_Reg_En_6__s_port_\;
  \Dbg_Reg_En_7__s_net_1\ <= \Dbg_Reg_En_7__s_port_\;
  Dbg_Trig_Ack_Out(5 downto 0) <= \^dbg_trig_ack_out\(5 downto 0);
  Dbg_Trig_In(5 downto 0) <= \^dbg_trig_in\(5 downto 0);
  LOCKSTEP_Master_Out(38 downto 0) <= \^lockstep_master_out\(38 downto 0);
  \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\ <= \^performace_debug_control.dbg_freeze_nohalt_reg_0\;
  \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\ <= \^performace_debug_control.dbg_stop_if_delay_i_reg_0\;
  \Performace_Debug_Control.ex_step_continue_hold_reg_0\ <= \^performace_debug_control.ex_step_continue_hold_reg_0\;
  \Performace_Debug_Control.force_stop_cmd_1_reg_0\ <= \^performace_debug_control.force_stop_cmd_1_reg_0\;
  \Performace_Debug_Control.force_stop_i_reg_0\ <= \^performace_debug_control.force_stop_i_reg_0\;
  \Performace_Debug_Control.normal_stop_cmd_1_reg_0\ <= \^performace_debug_control.normal_stop_cmd_1_reg_0\;
  \Performace_Debug_Control.wb_dbg_hit_reg[0]_0\ <= \^performace_debug_control.wb_dbg_hit_reg[0]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0\ <= \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\;
  \Serial_Dbg_Intf.continue_from_brk_TClk_reg_0\ <= \^serial_dbg_intf.continue_from_brk_tclk_reg_0\;
  \Serial_Dbg_Intf.instr_read_reg_reg[0]_0\(1 downto 0) <= \^serial_dbg_intf.instr_read_reg_reg[0]_0\(1 downto 0);
  \Serial_Dbg_Intf.status_reg_reg[29]_0\(0) <= \^serial_dbg_intf.status_reg_reg[29]_0\(0);
  \Single_Synchronize.use_async_reset.sync_reg\ <= \^single_synchronize.use_async_reset.sync_reg\;
  Sleep_Out <= \^sleep_out\;
  command_reg_clear_reg_0 <= \^command_reg_clear_reg_0\;
  ex_piperun_for_ce <= ex_branch_with_delayslot_reg;
  force_stop_i <= \^force_stop_i\;
  m3_piperun_for_ce <= mem_valid_reg;
  \mem_pc_i_reg[31]\ <= \^mem_pc_i_reg[31]\;
  of_piperun_for_ce <= of_pause_reg;
  reset_bool_for_rst <= sync_reset;
  saved_reset_mode_dbg_halt <= \^saved_reset_mode_dbg_halt\;
  saved_reset_mode_sleep <= \^saved_reset_mode_sleep\;
  single_Step_N <= \^single_step_n\;
  single_Step_N_reg_0 <= \^single_step_n_reg_0\;
  single_step_count(0 to 1) <= \^single_step_count\(0 to 1);
  start_single_cmd <= \^start_single_cmd\;
Dbg_TDO_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2B2B2828282B28"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_22_n_0,
      I1 => A1,
      I2 => A2,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\,
      O => Dbg_TDO_INST_0_i_10_n_0
    );
Dbg_TDO_INST_0_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_24_n_0,
      I1 => Dbg_TDO_INST_0_i_25_n_0,
      O => Dbg_TDO_INST_0_i_11_n_0,
      S => Dbg_TDO_INST_0_i_23_n_0
    );
Dbg_TDO_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => Dbg_Reg_En(4),
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(6),
      I4 => \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\,
      O => Dbg_TDO_INST_0_i_14_n_0
    );
Dbg_TDO_INST_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      O => Dbg_TDO_INST_0_i_15_n_0
    );
Dbg_TDO_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFDDDE5555DDD"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      I1 => Dbg_TDO_INST_0_i_10_n_0,
      I2 => A1,
      I3 => A2,
      I4 => A3,
      I5 => Dbg_TDO_INST_0_i_11_n_0,
      O => Dbg_TDO_INST_0_i_2_n_0
    );
Dbg_TDO_INST_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A2,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      O => Dbg_TDO_INST_0_i_20_n_0
    );
Dbg_TDO_INST_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFAFACF0C0A0AC0"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_35_n_0,
      I1 => Dbg_TDO_INST_0_i_36_n_0,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      I3 => Dbg_TDO_INST_0_i_20_n_0,
      I4 => A3,
      I5 => Dbg_TDO_INST_0_i_37_n_0,
      O => Dbg_TDO_INST_0_i_21_n_0
    );
Dbg_TDO_INST_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => Dbg_TDO_INST_0_i_22_n_0
    );
Dbg_TDO_INST_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A1,
      I1 => A2,
      O => Dbg_TDO_INST_0_i_23_n_0
    );
Dbg_TDO_INST_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I5 => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\,
      O => Dbg_TDO_INST_0_i_24_n_0
    );
Dbg_TDO_INST_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\,
      O => Dbg_TDO_INST_0_i_25_n_0
    );
Dbg_TDO_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAAAAAAAAAAAAE"
    )
        port map (
      I0 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      I1 => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A1,
      I4 => A2,
      I5 => A3,
      O => Dbg_TDO_INST_0_i_3_n_0
    );
Dbg_TDO_INST_0_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_46_n_0,
      I1 => Dbg_TDO_INST_0_i_47_n_0,
      O => Dbg_TDO_INST_0_i_35_n_0,
      S => Dbg_TDO_INST_0_i_45_n_0
    );
Dbg_TDO_INST_0_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_48_n_0,
      I1 => Dbg_TDO_INST_0_i_49_n_0,
      O => Dbg_TDO_INST_0_i_36_n_0,
      S => Dbg_TDO_INST_0_i_45_n_0
    );
Dbg_TDO_INST_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => A3,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A2,
      I4 => Dbg_TDO_INST_0_i_50_n_0,
      I5 => Dbg_TDO_INST_0_i_51_n_0,
      O => Dbg_TDO_INST_0_i_37_n_0
    );
Dbg_TDO_INST_0_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A2,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      O => Dbg_TDO_INST_0_i_45_n_0
    );
Dbg_TDO_INST_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(1),
      I1 => data_read_reg(2),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(3),
      I5 => data_read_reg(4),
      O => Dbg_TDO_INST_0_i_46_n_0
    );
Dbg_TDO_INST_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(5),
      I1 => data_read_reg(6),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(7),
      I5 => data_read_reg(8),
      O => Dbg_TDO_INST_0_i_47_n_0
    );
Dbg_TDO_INST_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(9),
      I1 => data_read_reg(10),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(11),
      I5 => data_read_reg(12),
      O => Dbg_TDO_INST_0_i_48_n_0
    );
Dbg_TDO_INST_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(13),
      I1 => data_read_reg(14),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(15),
      I5 => data_read_reg(16),
      O => Dbg_TDO_INST_0_i_49_n_0
    );
Dbg_TDO_INST_0_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_66_n_0,
      I1 => Dbg_TDO_INST_0_i_67_n_0,
      O => Dbg_TDO_INST_0_i_50_n_0,
      S => Dbg_TDO_INST_0_i_45_n_0
    );
Dbg_TDO_INST_0_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => Dbg_TDO_INST_0_i_68_n_0,
      I1 => Dbg_TDO_INST_0_i_69_n_0,
      O => Dbg_TDO_INST_0_i_51_n_0,
      S => Dbg_TDO_INST_0_i_45_n_0
    );
Dbg_TDO_INST_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(25),
      I1 => data_read_reg(26),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(27),
      I5 => data_read_reg(28),
      O => Dbg_TDO_INST_0_i_66_n_0
    );
Dbg_TDO_INST_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(29),
      I1 => data_read_reg(30),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(31),
      I5 => data_read_reg(32),
      O => Dbg_TDO_INST_0_i_67_n_0
    );
Dbg_TDO_INST_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(17),
      I1 => data_read_reg(18),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(19),
      I5 => data_read_reg(20),
      O => Dbg_TDO_INST_0_i_68_n_0
    );
Dbg_TDO_INST_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data_read_reg(21),
      I1 => data_read_reg(22),
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => data_read_reg(23),
      I5 => data_read_reg(24),
      O => Dbg_TDO_INST_0_i_69_n_0
    );
Dbg_TDO_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333E00000002"
    )
        port map (
      I0 => data_read_reg(0),
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      I3 => A3,
      I4 => Dbg_TDO_INST_0_i_20_n_0,
      I5 => Dbg_TDO_INST_0_i_21_n_0,
      O => Dbg_TDO_INST_0_i_9_n_0
    );
Full_32_bit_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \wb_exception_kind_i_reg[30]\,
      D => wb_read_imm_reg_1,
      Q => Full_32_bit_1,
      R => reset_bool_for_rst
    );
Full_32_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \wb_exception_kind_i_reg[30]\,
      D => wb_read_imm_reg,
      Q => Full_32_bit,
      R => reset_bool_for_rst
    );
\LOCKSTEP_Master_Out[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^performace_debug_control.force_stop_cmd_1_reg_0\,
      I1 => mem_databus_access,
      O => \^lockstep_master_out\(38)
    );
\Performace_Debug_Control.dbg_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \wb_exception_kind_i_reg[30]\,
      D => wb_brki_hit,
      Q => dbg_brki_hit,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.dbg_freeze_nohalt_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \^performace_debug_control.force_stop_i_reg_0\,
      I1 => reset_bool_for_rst,
      I2 => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      I3 => \^single_step_n_reg_0\,
      I4 => \^q\(1),
      O => \Performace_Debug_Control.dbg_freeze_nohalt_reg_1\
    );
\Performace_Debug_Control.dbg_freeze_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_reg_1\,
      Q => \^mem_pc_i_reg[31]\,
      R => '0'
    );
\Performace_Debug_Control.dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \wb_exception_kind_i_reg[30]\,
      D => wb_dbg_hit,
      Q => dbg_hit(0),
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.dbg_state_nohalt_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F4F4F40"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => reset_bool_for_rst,
      I3 => \^performace_debug_control.dbg_stop_if_delay_i_reg_0\,
      I4 => \wb_exception_kind_i_reg[30]\,
      I5 => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      O => dbg_freeze_nohalt0_in
    );
\Performace_Debug_Control.dbg_state_nohalt_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^saved_reset_mode_dbg_halt\,
      I1 => \^performace_debug_control.dbg_stop_if_delay_i_reg_0\,
      I2 => \^q\(1),
      O => \Performace_Debug_Control.dbg_state_nohalt_reg_1\
    );
\Performace_Debug_Control.dbg_state_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_reg_0\,
      Q => \^performace_debug_control.force_stop_i_reg_0\,
      R => '0'
    );
\Performace_Debug_Control.dbg_stop_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Dbg_Stop,
      Q => dbg_stop_1,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.dbg_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_2,
      Q => \Performace_Debug_Control.dbg_stop_i_reg_n_0\,
      R => '0'
    );
\Performace_Debug_Control.dbg_stop_if_delay_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_3\,
      Q => \^lockstep_master_out\(32),
      R => '0'
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \wb_exception_kind_i_reg[30]\,
      I2 => \^performace_debug_control.dbg_stop_if_delay_i_reg_0\,
      I3 => \^sleep_out\,
      I4 => \^saved_reset_mode_sleep\,
      I5 => \^performace_debug_control.dbg_freeze_nohalt_reg_0\,
      O => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFD0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^single_step_n_reg_0\,
      I2 => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      I3 => reset_bool_for_rst,
      I4 => \^performace_debug_control.force_stop_i_reg_0\,
      I5 => \^performace_debug_control.dbg_freeze_nohalt_reg_0\,
      O => \Performace_Debug_Control.dbg_state_nohalt_reg_0\
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => reset_bool_for_rst,
      O => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_1\
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_2\,
      Q => \^single_synchronize.use_async_reset.sync_reg\,
      R => '0'
    );
\Performace_Debug_Control.ex_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \Serial_Dbg_Intf.control_reg_reg[8]_0\,
      Q => ex_brki_hit,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.ex_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      Q => ex_pc_brk,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.ex_dbg_pc_hit_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\,
      Q => \^lockstep_master_out\(35),
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.ex_dbg_pc_hit_single_step_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => single_Step_N_reg_1,
      Q => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_0\,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.ex_step_continue_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => \^performace_debug_control.ex_step_continue_hold_reg_0\,
      Q => ex_step_continue_hold,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.force_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^performace_debug_control.force_stop_cmd_1_reg_0\,
      Q => force_stop_cmd_1,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.force_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
        port map (
      I0 => \^force_stop_i\,
      I1 => \^performace_debug_control.force_stop_i_reg_0\,
      I2 => force_stop_cmd_1,
      I3 => \^performace_debug_control.force_stop_cmd_1_reg_0\,
      I4 => \wb_exception_kind_i_reg[30]\,
      I5 => reset_bool_for_rst,
      O => \Performace_Debug_Control.force_stop_i_i_1_n_0\
    );
\Performace_Debug_Control.force_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.force_stop_i_i_1_n_0\,
      Q => \^force_stop_i\,
      R => '0'
    );
\Performace_Debug_Control.m0_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_piperun_for_ce,
      D => ex_brki_hit,
      Q => m0_brki_hit,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.m0_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => ex_piperun_for_ce,
      D => \Performace_Debug_Control.ex_dbg_hit_reg[0]_1\,
      Q => \^performace_debug_control.wb_dbg_hit_reg[0]_0\,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.normal_stop_cmd_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^performace_debug_control.normal_stop_cmd_1_reg_0\,
      Q => normal_stop_cmd_1,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.normal_stop_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
        port map (
      I0 => normal_stop_i,
      I1 => \^performace_debug_control.force_stop_i_reg_0\,
      I2 => normal_stop_cmd_1,
      I3 => \^performace_debug_control.normal_stop_cmd_1_reg_0\,
      I4 => \wb_exception_kind_i_reg[30]\,
      I5 => reset_bool_for_rst,
      O => \Performace_Debug_Control.normal_stop_i_i_1_n_0\
    );
\Performace_Debug_Control.normal_stop_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.normal_stop_i_i_1_n_0\,
      Q => normal_stop_i,
      R => '0'
    );
\Performace_Debug_Control.step_continue_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.continue_from_brk_reg_2\,
      Q => \^performace_debug_control.ex_step_continue_hold_reg_0\,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.trig_ack_out_0_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_out_0_n_1,
      Q => \^dbg_trig_ack_out\(5),
      R => '0'
    );
\Performace_Debug_Control.trig_out_0_synced_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_out_0_synced,
      Q => trig_out_0_synced_1,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.wb_brki_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => m3_piperun_for_ce,
      D => m0_brki_hit,
      Q => wb_brki_hit,
      R => reset_bool_for_rst
    );
\Performace_Debug_Control.wb_dbg_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => m3_piperun_for_ce,
      D => \^performace_debug_control.wb_dbg_hit_reg[0]_0\,
      Q => wb_dbg_hit,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\,
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(5),
      I4 => Dbg_Reg_En(4),
      O => Instr_Insert_Reg_En
    );
\Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => Instr_Insert_Reg_En,
      Q => Instr_Insert_Reg_En_1
    );
\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => New_Dbg_Instr_TCK,
      Q => New_Dbg_Instr2_TCK
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => Dbg_TDO_INST_0_i_14_n_0,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => instr_read_reg(0),
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      I4 => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\,
      I5 => instr_read_reg(1),
      O => p_87_out
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => A2,
      I1 => A1,
      I2 => A3,
      O => \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2_n_0\
    );
\Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => p_87_out,
      Q => New_Dbg_Instr_TCK
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(5),
      Q => \^lockstep_master_out\(31)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(15),
      Q => \^lockstep_master_out\(21)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(16),
      Q => \^lockstep_master_out\(20)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(17),
      Q => \^lockstep_master_out\(19)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(18),
      Q => \^lockstep_master_out\(18)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(19),
      Q => \^lockstep_master_out\(17)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(20),
      Q => \^lockstep_master_out\(16)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(21),
      Q => \^lockstep_master_out\(15)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(22),
      Q => \^lockstep_master_out\(14)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(23),
      Q => \^lockstep_master_out\(13)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(24),
      Q => \^lockstep_master_out\(12)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(6),
      Q => \^lockstep_master_out\(30)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(25),
      Q => \^lockstep_master_out\(11)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(26),
      Q => \^lockstep_master_out\(10)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(27),
      Q => \^lockstep_master_out\(9)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(28),
      Q => \^lockstep_master_out\(8)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(29),
      Q => \^lockstep_master_out\(7)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(30),
      Q => \^lockstep_master_out\(6)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(31),
      Q => \^lockstep_master_out\(5)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(32),
      Q => \^lockstep_master_out\(4)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(33),
      Q => \^lockstep_master_out\(3)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(34),
      Q => \^lockstep_master_out\(2)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(7),
      Q => \^lockstep_master_out\(29)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(35),
      Q => \^lockstep_master_out\(1)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => Dbg_TDI,
      Q => \^lockstep_master_out\(0)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(8),
      Q => \^lockstep_master_out\(28)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(9),
      Q => \^lockstep_master_out\(27)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(10),
      Q => \^lockstep_master_out\(26)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(11),
      Q => \^lockstep_master_out\(25)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(12),
      Q => \^lockstep_master_out\(24)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(13),
      Q => \^lockstep_master_out\(23)
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => New_Dbg_Instr_TCK,
      CLR => AR(0),
      D => shift_datain(14),
      Q => \^lockstep_master_out\(22)
    );
\Serial_Dbg_Intf.SRL16E_1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0) => Dbg_Reg_En(7),
      \Dbg_Reg_En[1]\ => \Dbg_Reg_En_1__s_net_1\,
      \Dbg_Reg_En[1]_0\ => \Dbg_Reg_En[1]_0\,
      Dbg_TDO => Dbg_TDO,
      Q(5) => \Serial_Dbg_Intf.shift_count_reg_n_0_[8]\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      \Serial_Dbg_Intf.data_read_reg_reg[0]\ => Dbg_TDO_INST_0_i_9_n_0,
      \Serial_Dbg_Intf.instr_read_reg_reg[0]\ => \Use_Trace.Debug_Trace_I_n_5\,
      \Serial_Dbg_Intf.shift_count_reg[4]\ => Dbg_TDO_INST_0_i_2_n_0,
      \Serial_Dbg_Intf.shift_count_reg[4]_0\ => Dbg_TDO_INST_0_i_3_n_0,
      \Serial_Dbg_Intf.shift_count_reg[7]\ => \Serial_Dbg_Intf.SRL16E_4_n_0\,
      \Serial_Dbg_Intf.shift_count_reg[7]_0\ => Dbg_TDO_INST_0_i_15_n_0,
      tdo_config_word1_0 => tdo_config_word1_0,
      tdo_config_word1_1 => tdo_config_word1_1,
      tdo_config_word1_17 => tdo_config_word1_17
    );
\Serial_Dbg_Intf.SRL16E_2\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in
    );
\Serial_Dbg_Intf.SRL16E_3\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized19\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_in => Q2_in
    );
\Serial_Dbg_Intf.SRL16E_4\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized21\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.SRL16E_4_n_0\,
      Q(7) => \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\,
      Q(6) => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      Q(5) => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_out => Q0_out,
      Q2_in => Q2_in,
      Q3_in => Q3_in,
      \Serial_Dbg_Intf.shift_count_reg[5]\ => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      \Serial_Dbg_Intf.shift_count_reg[5]_0\ => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      \Serial_Dbg_Intf.shift_count_reg[6]\ => \Serial_Dbg_Intf.SRL16E_7_n_0\
    );
\Serial_Dbg_Intf.SRL16E_7\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized23\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.SRL16E_7_n_0\,
      Q(6) => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      Q(5) => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_2 => tdo_config_word1_2
    );
\Serial_Dbg_Intf.SRL16E_8\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized25\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_2 => tdo_config_word1_2
    );
\Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q6_out => Q6_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0\,
      Q(5) => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q11_in => Q11_in,
      Q6_out => Q6_out,
      tdo_config_word1_17 => tdo_config_word1_17
    );
\Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_out => Q3_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized13\
     port map (
      Dbg_Clk => Dbg_Clk,
      Dbg_TDO => \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0\,
      Q(5) => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q2_out => Q2_out,
      Q3_out => Q3_out,
      Q4_out => Q4_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized15\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q0_out => Q0_out
    );
\Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized17\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Q3_in => Q3_in
    );
\Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized29\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_0 => tdo_config_word1_0
    );
\Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized27\
     port map (
      Dbg_Clk => Dbg_Clk,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      tdo_config_word1_1 => tdo_config_word1_1
    );
\Serial_Dbg_Intf.capture_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => Dbg_Capture,
      Q => capture_1
    );
\Serial_Dbg_Intf.command_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => Dbg_Reg_En(4),
      I2 => Dbg_Reg_En(7),
      I3 => \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\,
      I4 => Dbg_Reg_En(6),
      O => Command_Reg_En
    );
\Serial_Dbg_Intf.command_reg[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => command_reg_clear,
      O => command_reg_rst
    );
\Serial_Dbg_Intf.command_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => command_reg_rst,
      D => shift_datain(34),
      Q => command_reg(0)
    );
\Serial_Dbg_Intf.command_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Command_Reg_En,
      CLR => command_reg_rst,
      D => shift_datain(35),
      Q => command_reg(1)
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      O => continue_from_brk_rst
    );
\Serial_Dbg_Intf.continue_from_brk_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => continue_from_brk_rst,
      D => shift_datain(28),
      Q => continue_from_brk_TClk
    );
\Serial_Dbg_Intf.continue_from_brk_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_10_out,
      Q => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.control_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => shift_datain(26),
      Q => \^q\(1)
    );
\Serial_Dbg_Intf.control_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => shift_datain(29),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\
    );
\Serial_Dbg_Intf.control_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => shift_datain(30),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.control_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => shift_datain(31),
      Q => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.control_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => AR(0),
      D => shift_datain(34),
      Q => \^q\(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[0]\,
      Q => data_read_reg(0)
    );
\Serial_Dbg_Intf.data_read_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[10]\,
      Q => data_read_reg(10)
    );
\Serial_Dbg_Intf.data_read_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[11]\,
      Q => data_read_reg(11)
    );
\Serial_Dbg_Intf.data_read_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[12]\,
      Q => data_read_reg(12)
    );
\Serial_Dbg_Intf.data_read_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[13]\,
      Q => data_read_reg(13)
    );
\Serial_Dbg_Intf.data_read_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[14]\,
      Q => data_read_reg(14)
    );
\Serial_Dbg_Intf.data_read_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[15]\,
      Q => data_read_reg(15)
    );
\Serial_Dbg_Intf.data_read_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[16]\,
      Q => data_read_reg(16)
    );
\Serial_Dbg_Intf.data_read_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[17]\,
      Q => data_read_reg(17)
    );
\Serial_Dbg_Intf.data_read_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[18]\,
      Q => data_read_reg(18)
    );
\Serial_Dbg_Intf.data_read_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[19]\,
      Q => data_read_reg(19)
    );
\Serial_Dbg_Intf.data_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[1]\,
      Q => data_read_reg(1)
    );
\Serial_Dbg_Intf.data_read_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[20]\,
      Q => data_read_reg(20)
    );
\Serial_Dbg_Intf.data_read_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[21]\,
      Q => data_read_reg(21)
    );
\Serial_Dbg_Intf.data_read_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[22]\,
      Q => data_read_reg(22)
    );
\Serial_Dbg_Intf.data_read_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[23]\,
      Q => data_read_reg(23)
    );
\Serial_Dbg_Intf.data_read_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[24]\,
      Q => data_read_reg(24)
    );
\Serial_Dbg_Intf.data_read_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[25]\,
      Q => data_read_reg(25)
    );
\Serial_Dbg_Intf.data_read_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[26]\,
      Q => data_read_reg(26)
    );
\Serial_Dbg_Intf.data_read_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[27]\,
      Q => data_read_reg(27)
    );
\Serial_Dbg_Intf.data_read_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[28]\,
      Q => data_read_reg(28)
    );
\Serial_Dbg_Intf.data_read_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[29]\,
      Q => data_read_reg(29)
    );
\Serial_Dbg_Intf.data_read_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[2]\,
      Q => data_read_reg(2)
    );
\Serial_Dbg_Intf.data_read_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[30]\,
      Q => data_read_reg(30)
    );
\Serial_Dbg_Intf.data_read_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[31]\,
      Q => data_read_reg(31)
    );
\Serial_Dbg_Intf.data_read_reg_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[32]\,
      Q => data_read_reg(32)
    );
\Serial_Dbg_Intf.data_read_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[3]\,
      Q => data_read_reg(3)
    );
\Serial_Dbg_Intf.data_read_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[4]\,
      Q => data_read_reg(4)
    );
\Serial_Dbg_Intf.data_read_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[5]\,
      Q => data_read_reg(5)
    );
\Serial_Dbg_Intf.data_read_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[6]\,
      Q => data_read_reg(6)
    );
\Serial_Dbg_Intf.data_read_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[7]\,
      Q => data_read_reg(7)
    );
\Serial_Dbg_Intf.data_read_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[8]\,
      Q => data_read_reg(8)
    );
\Serial_Dbg_Intf.data_read_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \data_rd_reg_reg_n_0_[9]\,
      Q => data_read_reg(9)
    );
\Serial_Dbg_Intf.dbg_disable_interrupt_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(9),
      Q => \^lockstep_master_out\(37),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\,
      I1 => Dbg_Reg_En(7),
      I2 => Dbg_Reg_En(4),
      I3 => Dbg_Reg_En(5),
      I4 => Dbg_Reg_En(6),
      O => Control_Reg_En
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => \^sleep_out\,
      I3 => Sleep_Decode,
      O => no_sleeping
    );
\Serial_Dbg_Intf.dbg_wakeup_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Dbg_Reg_En(3),
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(0),
      I3 => Dbg_Reg_En(1),
      O => \^serial_dbg_intf.instr_insert_reg_en_1_reg_0\
    );
\Serial_Dbg_Intf.dbg_wakeup_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => no_sleeping,
      D => shift_datain(35),
      Q => \^lockstep_master_out\(34)
    );
\Serial_Dbg_Intf.force_stop_TClk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => \^performace_debug_control.force_stop_cmd_1_reg_0\,
      O => force_stop_cmd_rst
    );
\Serial_Dbg_Intf.force_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => force_stop_cmd_rst,
      D => shift_datain(33),
      Q => force_stop_TClk
    );
\Serial_Dbg_Intf.force_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_81_out,
      Q => \^performace_debug_control.force_stop_cmd_1_reg_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.if_debug_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_65_out,
      Q => \^lockstep_master_out\(36),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.instr_read_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \^serial_dbg_intf.instr_read_reg_reg[0]_0\(1),
      Q => instr_read_reg(0)
    );
\Serial_Dbg_Intf.instr_read_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \^serial_dbg_intf.instr_read_reg_reg[0]_0\(0),
      Q => instr_read_reg(1)
    );
\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Instr_Insert_Reg_En_1,
      Q => \^performace_debug_control.dbg_freeze_nohalt_reg_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.normal_stop_TClk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => \^performace_debug_control.normal_stop_cmd_1_reg_0\,
      O => normal_stop_cmd_rst
    );
\Serial_Dbg_Intf.normal_stop_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => normal_stop_cmd_rst,
      D => shift_datain(32),
      Q => normal_stop_TClk
    );
\Serial_Dbg_Intf.normal_stop_cmd_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_84_out,
      Q => \^performace_debug_control.normal_stop_cmd_1_reg_0\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_MSR_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_75_out,
      Q => read_register_MSR,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.read_register_PC_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => p_72_out,
      Q => read_register_PC,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(5),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(5),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(4),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(4),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(3),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(3),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(2),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(2),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(1),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(1),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(5),
      Q => p_0_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d\(0),
      Q => \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(0),
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(7),
      Q => p_0_in60_in,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sample_synced_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sample_synced(8),
      Q => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.shift_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\Serial_Dbg_Intf.shift_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      O => \p_0_in__0\(1)
    );
\Serial_Dbg_Intf.shift_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => A1,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I3 => A2,
      O => \p_0_in__0\(2)
    );
\Serial_Dbg_Intf.shift_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      I3 => A2,
      I4 => A3,
      O => \p_0_in__0\(3)
    );
\Serial_Dbg_Intf.shift_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => A2,
      I2 => A1,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I4 => A3,
      I5 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      O => \p_0_in__0\(4)
    );
\Serial_Dbg_Intf.shift_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      O => \p_0_in__0\(5)
    );
\Serial_Dbg_Intf.shift_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      O => \p_0_in__0\(6)
    );
\Serial_Dbg_Intf.shift_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      I3 => \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\,
      O => \p_0_in__0\(7)
    );
\Serial_Dbg_Intf.shift_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA20000000"
    )
        port map (
      I0 => Dbg_Shift,
      I1 => \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\,
      I2 => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\,
      I3 => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\,
      I5 => \Serial_Dbg_Intf.shift_count_reg_n_0_[8]\,
      O => \p_0_in__0\(8)
    );
\Serial_Dbg_Intf.shift_count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => A3,
      I1 => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      I2 => A1,
      I3 => A2,
      I4 => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      O => \Serial_Dbg_Intf.shift_count[8]_i_2_n_0\
    );
\Serial_Dbg_Intf.shift_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(0),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.shift_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(1),
      Q => A1
    );
\Serial_Dbg_Intf.shift_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(2),
      Q => A2
    );
\Serial_Dbg_Intf.shift_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(3),
      Q => A3
    );
\Serial_Dbg_Intf.shift_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(4),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\
    );
\Serial_Dbg_Intf.shift_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(5),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[5]\
    );
\Serial_Dbg_Intf.shift_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(6),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[6]\
    );
\Serial_Dbg_Intf.shift_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(7),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[7]\
    );
\Serial_Dbg_Intf.shift_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(8),
      Q => \Serial_Dbg_Intf.shift_count_reg_n_0_[8]\
    );
\Serial_Dbg_Intf.shift_datain_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(11),
      Q => shift_datain(10)
    );
\Serial_Dbg_Intf.shift_datain_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(12),
      Q => shift_datain(11)
    );
\Serial_Dbg_Intf.shift_datain_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(13),
      Q => shift_datain(12)
    );
\Serial_Dbg_Intf.shift_datain_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(14),
      Q => shift_datain(13)
    );
\Serial_Dbg_Intf.shift_datain_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(15),
      Q => shift_datain(14)
    );
\Serial_Dbg_Intf.shift_datain_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(16),
      Q => shift_datain(15)
    );
\Serial_Dbg_Intf.shift_datain_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(17),
      Q => shift_datain(16)
    );
\Serial_Dbg_Intf.shift_datain_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(18),
      Q => shift_datain(17)
    );
\Serial_Dbg_Intf.shift_datain_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(19),
      Q => shift_datain(18)
    );
\Serial_Dbg_Intf.shift_datain_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(20),
      Q => shift_datain(19)
    );
\Serial_Dbg_Intf.shift_datain_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(21),
      Q => shift_datain(20)
    );
\Serial_Dbg_Intf.shift_datain_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(22),
      Q => shift_datain(21)
    );
\Serial_Dbg_Intf.shift_datain_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(23),
      Q => shift_datain(22)
    );
\Serial_Dbg_Intf.shift_datain_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(24),
      Q => shift_datain(23)
    );
\Serial_Dbg_Intf.shift_datain_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(25),
      Q => shift_datain(24)
    );
\Serial_Dbg_Intf.shift_datain_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(26),
      Q => shift_datain(25)
    );
\Serial_Dbg_Intf.shift_datain_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(27),
      Q => shift_datain(26)
    );
\Serial_Dbg_Intf.shift_datain_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(28),
      Q => shift_datain(27)
    );
\Serial_Dbg_Intf.shift_datain_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(29),
      Q => shift_datain(28)
    );
\Serial_Dbg_Intf.shift_datain_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(30),
      Q => shift_datain(29)
    );
\Serial_Dbg_Intf.shift_datain_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(31),
      Q => shift_datain(30)
    );
\Serial_Dbg_Intf.shift_datain_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(32),
      Q => shift_datain(31)
    );
\Serial_Dbg_Intf.shift_datain_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(33),
      Q => shift_datain(32)
    );
\Serial_Dbg_Intf.shift_datain_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(34),
      Q => shift_datain(33)
    );
\Serial_Dbg_Intf.shift_datain_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(35),
      Q => shift_datain(34)
    );
\Serial_Dbg_Intf.shift_datain_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => Dbg_TDI,
      Q => shift_datain(35)
    );
\Serial_Dbg_Intf.shift_datain_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(5),
      Q => shift_datain(4)
    );
\Serial_Dbg_Intf.shift_datain_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(6),
      Q => shift_datain(5)
    );
\Serial_Dbg_Intf.shift_datain_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(7),
      Q => shift_datain(6)
    );
\Serial_Dbg_Intf.shift_datain_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(8),
      Q => shift_datain(7)
    );
\Serial_Dbg_Intf.shift_datain_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(9),
      Q => shift_datain(8)
    );
\Serial_Dbg_Intf.shift_datain_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => shift_datain(10),
      Q => shift_datain(9)
    );
\Serial_Dbg_Intf.single_Step_TClk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => \^single_step_n_reg_0\,
      O => start_single_step_rst
    );
\Serial_Dbg_Intf.single_Step_TClk_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Update,
      CE => Control_Reg_En,
      CLR => start_single_step_rst,
      D => shift_datain(27),
      Q => single_Step_TClk
    );
\Serial_Dbg_Intf.start_single_cmd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      D => p_78_out,
      Q => \^start_single_cmd\,
      R => reset_bool_for_rst
    );
\Serial_Dbg_Intf.status_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => sync,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[0]\
    );
\Serial_Dbg_Intf.status_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[16]\
    );
\Serial_Dbg_Intf.status_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => reset_bool_for_rst,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[17]\
    );
\Serial_Dbg_Intf.status_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => Full_32_bit,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[18]\
    );
\Serial_Dbg_Intf.status_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => delay_slot_instr,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[19]\
    );
\Serial_Dbg_Intf.status_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => Full_32_bit_1,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[20]\
    );
\Serial_Dbg_Intf.status_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => mem_databus_access,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[22]\
    );
\Serial_Dbg_Intf.status_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => dbg_brki_hit_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[23]\
    );
\Serial_Dbg_Intf.status_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => running_clock_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[24]\
    );
\Serial_Dbg_Intf.status_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(184),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[25]\
    );
\Serial_Dbg_Intf.status_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => sleep_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[27]\
    );
\Serial_Dbg_Intf.status_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => pause_synced,
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[28]\
    );
\Serial_Dbg_Intf.status_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => Dbg_Capture,
      CLR => AR(0),
      D => \^serial_dbg_intf.status_reg_reg[29]_0\(0),
      Q => \Serial_Dbg_Intf.status_reg_reg_n_0_[29]\
    );
\Serial_Dbg_Intf.sync_dbg_brk_hit\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized37\
     port map (
      AR(0) => AR(0),
      D(0) => dbg_brki_hit_synced,
      Dbg_Clk => Dbg_Clk,
      dbg_brki_hit => dbg_brki_hit
    );
\Serial_Dbg_Intf.sync_dbg_hit\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec
     port map (
      AR(0) => AR(0),
      D(0) => sync,
      Dbg_Clk => Dbg_Clk,
      dbg_hit(0) => dbg_hit(0)
    );
\Serial_Dbg_Intf.sync_dbg_wakeup\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized47\
     port map (
      Clk => Clk,
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(34),
      \Performace_Debug_Control.dbg_stop_i_reg\ => \Performace_Debug_Control.dbg_stop_i_reg_n_0\,
      \Serial_Dbg_Intf.continue_from_brk_reg\ => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      dbg_continue_i_reg => dbg_continue_i_reg_0,
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_pause\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized45\
     port map (
      AR(0) => AR(0),
      D(0) => pause_synced,
      Dbg_Clk => Dbg_Clk,
      Pause => Pause
    );
\Serial_Dbg_Intf.sync_running_clock\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized39\
     port map (
      AR(0) => AR(0),
      D(0) => running_clock_synced,
      Dbg_Clk => Dbg_Clk,
      running_clock => running_clock
    );
\Serial_Dbg_Intf.sync_sample\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1\
     port map (
      Clk => Clk,
      D(8 downto 4) => \^d\(5 downto 1),
      D(3) => sample_synced(5),
      D(2) => \^d\(0),
      D(1) => sample_synced(7),
      D(0) => sample_synced(8),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(4),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(4),
      Dbg_Trig_In(0) => \^dbg_trig_in\(4),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(4),
      Q(2) => p_0_in,
      Q(1) => p_0_in60_in,
      Q(0) => \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]\,
      \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg\(0) => New_Dbg_Instr2_TCK,
      \Serial_Dbg_Intf.command_reg_reg[0]\(1) => command_reg(0),
      \Serial_Dbg_Intf.command_reg_reg[0]\(0) => command_reg(1),
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg\(0) => continue_from_brk_TClk,
      \Serial_Dbg_Intf.control_reg_reg[3]\(0) => \Serial_Dbg_Intf.control_reg_reg_n_0_[3]\,
      \Serial_Dbg_Intf.force_stop_TClk_reg\(0) => force_stop_TClk,
      \Serial_Dbg_Intf.normal_stop_TClk_reg\(0) => normal_stop_TClk,
      \Serial_Dbg_Intf.single_Step_TClk_reg\(0) => single_Step_TClk,
      \Serial_Dbg_Intf.trig_ack_out_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_12\,
      \Serial_Dbg_Intf.trig_in_1_reg\ => \Serial_Dbg_Intf.sync_sample_n_11\,
      \out\(0) => sample_synced(9),
      p_10_out => p_10_out,
      sync_reset => reset_bool_for_rst
    );
\Serial_Dbg_Intf.sync_sleep\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized43\
     port map (
      AR(0) => AR(0),
      D(0) => sleep_synced,
      Dbg_Clk => Dbg_Clk,
      Sleep => Sleep
    );
\Serial_Dbg_Intf.sync_stop_CPU\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized35\
     port map (
      AR(0) => AR(0),
      D(0) => \Serial_Dbg_Intf.sync_stop_CPU_n_0\,
      Dbg_Clk => Dbg_Clk,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \^single_synchronize.use_async_reset.sync_reg\
    );
\Serial_Dbg_Intf.trig_ack_out_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_12\,
      Q => \^dbg_trig_ack_out\(4),
      R => '0'
    );
\Serial_Dbg_Intf.trig_in_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.sync_sample_n_11\,
      Q => \^dbg_trig_in\(4),
      R => '0'
    );
\Serial_Dbg_Intf.unchanged_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Dbg_Clk,
      CE => '1',
      CLR => AR(0),
      D => \Serial_Dbg_Intf.unchanged_reg_0\,
      Q => \^serial_dbg_intf.status_reg_reg[29]_0\(0)
    );
\Use_Statistics.Debug_Stat_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Stat
     port map (
      Clk => Clk,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Intr => Dbg_Intr,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      \Dbg_Reg_En_4__s_port_\ => \Dbg_Reg_En_4__s_net_1\,
      \Dbg_Reg_En_7__s_port_\ => \Dbg_Reg_En_7__s_net_1\,
      Dbg_TDO => \Use_Statistics.Debug_Stat_I_n_7\,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(1 downto 0),
      Dbg_Trig_Ack_Out(1 downto 0) => \^dbg_trig_ack_out\(1 downto 0),
      Dbg_Trig_In(1 downto 0) => \^dbg_trig_in\(1 downto 0),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(1 downto 0),
      Dbg_Update => Dbg_Update,
      Interrupt => Interrupt,
      M_AXI_DP_RVALID(1 downto 0) => M_AXI_DP_RVALID(1 downto 0),
      \Performace_Debug_Control.dbg_state_nohalt_reg\(5) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(185),
      \Performace_Debug_Control.dbg_state_nohalt_reg\(4 downto 3) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(183 downto 182),
      \Performace_Debug_Control.dbg_state_nohalt_reg\(2) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(72),
      \Performace_Debug_Control.dbg_state_nohalt_reg\(1 downto 0) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(1 downto 0),
      \Performace_Debug_Control.dbg_state_nohalt_reg_0\ => \Performace_Debug_Control.dbg_state_nohalt_reg_3\,
      \Performace_Debug_Control.dbg_state_nohalt_reg_1\ => \Performace_Debug_Control.dbg_state_nohalt_reg_4\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.command_reg_reg[4]_0\ => \Serial_Dbg_Intf.command_reg_reg[4]\,
      \Serial_Dbg_Intf.shift_datain_reg[4]\(31) => shift_datain(4),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(30) => shift_datain(5),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(29) => shift_datain(6),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(28) => shift_datain(7),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(27) => shift_datain(8),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(26) => shift_datain(9),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(25) => shift_datain(10),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(24) => shift_datain(11),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(23) => shift_datain(12),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(22) => shift_datain(13),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(21) => shift_datain(14),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(20) => shift_datain(15),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(19) => shift_datain(16),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(18) => shift_datain(17),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(17) => shift_datain(18),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(16) => shift_datain(19),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(15) => shift_datain(20),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(14) => shift_datain(21),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(13) => shift_datain(22),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(12) => shift_datain(23),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(11) => shift_datain(24),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(10) => shift_datain(25),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(9) => shift_datain(26),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(8) => shift_datain(27),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(7) => shift_datain(28),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(6) => shift_datain(29),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(5) => shift_datain(30),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(4) => shift_datain(31),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(3) => shift_datain(32),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(2) => shift_datain(33),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(1) => shift_datain(34),
      \Serial_Dbg_Intf.shift_datain_reg[4]\(0) => shift_datain(35),
      \Serial_Dbg_Intf.status_reg_reg[1]_0\ => \Serial_Dbg_Intf.status_reg_reg[1]\,
      \all_statistics_counters[0].ready_reg_0\(2 downto 0) => \all_statistics_counters[0].ready_reg\(2 downto 0),
      \all_statistics_counters[1].ready_reg_0\(2 downto 0) => \all_statistics_counters[1].ready_reg\(2 downto 0),
      \all_statistics_counters[2].ready_reg_0\(2 downto 0) => \all_statistics_counters[2].ready_reg\(2 downto 0),
      \all_statistics_counters[3].ready_reg_0\(2 downto 0) => \all_statistics_counters[3].ready_reg\(2 downto 0),
      \all_statistics_counters[4].ready_reg_0\(2 downto 0) => \all_statistics_counters[4].ready_reg\(2 downto 0),
      \all_statistics_counters[5].ready_reg_0\(2 downto 0) => \all_statistics_counters[5].ready_reg\(2 downto 0),
      ex_branch_with_delayslot_reg => ex_piperun_for_ce,
      in_delay_slot => in_delay_slot,
      inside_handler => inside_handler,
      inside_handler_reg_0 => inside_handler_reg,
      mem_valid_reg => m3_piperun_for_ce,
      of_pause_reg => of_piperun_for_ce,
      stat116_out => stat116_out,
      stat22_out => stat22_out,
      stat3_out => stat3_out,
      stat6_out => stat6_out,
      \stat_select_reg[0][1]_0\ => \stat_select_reg[0][1]\,
      \stat_select_reg[0][2]_0\ => \stat_select_reg[0][2]\,
      \stat_select_reg[0][2]_1\ => \stat_select_reg[0][2]_0\,
      \stat_select_reg[1][1]_0\ => \stat_select_reg[1][1]\,
      \stat_select_reg[1][2]_0\ => \stat_select_reg[1][2]\,
      \stat_select_reg[1][2]_1\ => \stat_select_reg[1][2]_0\,
      \stat_select_reg[2][1]_0\ => \stat_select_reg[2][1]\,
      \stat_select_reg[2][2]_0\ => \stat_select_reg[2][2]\,
      \stat_select_reg[2][2]_1\ => \stat_select_reg[2][2]_0\,
      \stat_select_reg[3][1]_0\ => \stat_select_reg[3][1]\,
      \stat_select_reg[3][2]_0\ => \stat_select_reg[3][2]\,
      \stat_select_reg[3][2]_1\ => \stat_select_reg[3][2]_0\,
      \stat_select_reg[4][1]_0\ => \stat_select_reg[4][1]\,
      \stat_select_reg[4][2]_0\ => \stat_select_reg[4][2]\,
      \stat_select_reg[4][2]_1\ => \stat_select_reg[4][2]_0\,
      \stat_select_reg[5][1]_0\ => \stat_select_reg[5][1]\,
      \stat_select_reg[5][2]_0\ => \stat_select_reg[5][2]\,
      \stat_select_reg[5][2]_1\ => \stat_select_reg[5][2]_0\,
      stat_stop(0) => stat_stop(0),
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_instr_reg[4]\ => \wb_instr_reg[4]\,
      \wb_instr_reg[5]\ => \wb_instr_reg[5]\,
      \wb_instr_reg[6]\ => \wb_instr_reg[6]\,
      wb_valid_reg => wb_valid_reg,
      wb_valid_reg_0 => wb_valid_reg_0
    );
\Use_Trace.Debug_Trace_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug_Trace
     port map (
      AR(0) => AR(0),
      Clk => Clk,
      D(0) => trace_hit_i,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      \Dbg_Reg_En_1__s_port_\ => Dbg_TDO_INST_0_i_14_n_0,
      \Dbg_Reg_En_6__s_port_\ => \Dbg_Reg_En_6__s_net_1\,
      Dbg_TDO => \Use_Trace.Debug_Trace_I_n_5\,
      Dbg_Trig_Ack_In(1 downto 0) => Dbg_Trig_Ack_In(3 downto 2),
      Dbg_Trig_Ack_Out(1 downto 0) => \^dbg_trig_ack_out\(3 downto 2),
      Dbg_Trig_In(1 downto 0) => \^dbg_trig_in\(3 downto 2),
      Dbg_Trig_Out(1 downto 0) => Dbg_Trig_Out(3 downto 2),
      Dbg_Update => Dbg_Update,
      E(0) => E(0),
      \Embedded_Trace.trace_wen_reg[8]_0\ => first_item,
      \Performace_Debug_Control.dbg_state_nohalt_reg\ => \Performace_Debug_Control.dbg_state_nohalt_reg_5\,
      \Performace_Debug_Control.dbg_stop_i_reg\ => \Performace_Debug_Control.dbg_stop_i_reg_n_0\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]\(3 downto 0) => \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\(3 downto 0),
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_1\,
      \Performace_Debug_Control.force_stop_i_reg\ => \^force_stop_i\,
      Q(4) => \Serial_Dbg_Intf.shift_count_reg_n_0_[4]\,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \Serial_Dbg_Intf.shift_count_reg_n_0_[0]\,
      Read_Reg_En => Read_Reg_En,
      \Serial_Dbg_Intf.control_reg_reg[20]_0\ => \Serial_Dbg_Intf.control_reg_reg[20]\,
      \Serial_Dbg_Intf.instr_read_reg_reg[0]\(1) => instr_read_reg(0),
      \Serial_Dbg_Intf.instr_read_reg_reg[0]\(0) => instr_read_reg(1),
      \Serial_Dbg_Intf.shift_count_reg[4]\ => \Use_Statistics.Debug_Stat_I_n_7\,
      \Serial_Dbg_Intf.shift_datain_reg[14]\(6) => shift_datain(14),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(5) => shift_datain(30),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(4) => shift_datain(31),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(3) => shift_datain(32),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(2) => shift_datain(33),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(1) => shift_datain(34),
      \Serial_Dbg_Intf.shift_datain_reg[14]\(0) => shift_datain(35),
      \Serial_Dbg_Intf.stopped_i_reg_0\ => \Serial_Dbg_Intf.stopped_i_reg\,
      \Use_Async_Reset.sync_reset_reg\ => \Use_Async_Reset.sync_reset_reg\,
      \Use_Async_Reset.sync_reset_reg_0\ => \Use_Async_Reset.sync_reset_reg_2\,
      branch_count165_out => branch_count165_out,
      \branch_count_reg[3]_0\ => branch_count0,
      \branch_count_reg[3]_1\ => \branch_count_reg[3]\,
      first_item_reg_0 => first_item_reg,
      first_item_reg_1 => first_item_reg_0,
      first_item_reg_2 => first_item_reg_1,
      handle_as_branch => handle_as_branch,
      items1 => items1,
      p_56_in => p_56_in,
      save_pc_next_next_reg_0 => save_pc_next_next_reg,
      save_pc_next_reg_0 => save_pc_next_reg,
      \save_sel_reg[0][0]_0\ => branch_data190_out,
      \save_sel_reg[0][0]_1\ => \save_sel_reg[0][0]\,
      \save_sel_reg[0][1]_0\ => \save_sel_reg[0][1]\,
      \saved_load_get_reg[31]_0\ => \saved_load_get_reg[31]\,
      \saved_pc_reg[31]_0\ => \saved_pc_reg[31]\,
      single_Step_N => \^single_step_n\,
      stat0 => stat0,
      sync_reset => reset_bool_for_rst,
      wb_exception_i_reg => wb_exception_i_reg,
      \wb_exception_kind_i_reg[31]\ => \wb_exception_kind_i_reg[31]\,
      \wb_instr_reg[0]\(180 downto 71) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(181 downto 72),
      \wb_instr_reg[0]\(70 downto 0) => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(70 downto 0),
      \wb_instr_reg[2]\ => \wb_instr_reg[2]\,
      \wb_instr_reg[6]\ => \wb_instr_reg[6]_0\,
      \writems_reg[0]_0\ => \writems_reg[0]\
    );
\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit
     port map (
      D(0) => trace_hit_i,
      Dbg_Clk => Dbg_Clk,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_TDI => Dbg_TDI,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \^single_synchronize.use_async_reset.sync_reg\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]\ => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_0\,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_2\,
      Q(0) => \^q\(1),
      S => S,
      \Serial_Dbg_Intf.control_reg_reg[0]\ => \Serial_Dbg_Intf.control_reg_reg[0]_0\,
      dbg_clean_stop => dbg_clean_stop,
      normal_stop_i => normal_stop_i,
      of_pc(0 to 31) => of_pc(0 to 31)
    );
command_reg_clear_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_register_PC_1_reg_n_0,
      I1 => \^command_reg_clear_reg_0\,
      O => command_reg_clear_i_1_n_0
    );
command_reg_clear_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => command_reg_clear_i_1_n_0,
      Q => command_reg_clear,
      R => reset_bool_for_rst
    );
\data_rd_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => read_register_PC_1_reg_n_0,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      I2 => wb_gpr_wr_dbg,
      I3 => \^command_reg_clear_reg_0\,
      O => \data_rd_reg[0]_i_1_n_0\
    );
\data_rd_reg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \data_rd_reg[32]_i_2_n_0\,
      I1 => \data_rd_reg[0]_i_1_n_0\,
      I2 => \^lockstep_master_out\(36),
      I3 => \^single_synchronize.use_async_reset.sync_reg\,
      I4 => \data_rd_reg_reg_n_0_[32]\,
      O => \data_rd_reg[32]_i_1_n_0\
    );
\data_rd_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFBFBF88"
    )
        port map (
      I0 => wb_gpr_wr_dbg,
      I1 => \^single_synchronize.use_async_reset.sync_reg\,
      I2 => \^lockstep_master_out\(36),
      I3 => wb_pc_valid,
      I4 => \^command_reg_clear_reg_0\,
      I5 => \^mem_pc_i_reg[31]\,
      O => \data_rd_reg[32]_i_2_n_0\
    );
\data_rd_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(31),
      Q => \data_rd_reg_reg_n_0_[0]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(21),
      Q => \data_rd_reg_reg_n_0_[10]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(20),
      Q => \data_rd_reg_reg_n_0_[11]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(19),
      Q => \data_rd_reg_reg_n_0_[12]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(18),
      Q => \data_rd_reg_reg_n_0_[13]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(17),
      Q => \data_rd_reg_reg_n_0_[14]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(16),
      Q => \data_rd_reg_reg_n_0_[15]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(15),
      Q => \data_rd_reg_reg_n_0_[16]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(14),
      Q => \data_rd_reg_reg_n_0_[17]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(13),
      Q => \data_rd_reg_reg_n_0_[18]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(12),
      Q => \data_rd_reg_reg_n_0_[19]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(30),
      Q => \data_rd_reg_reg_n_0_[1]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(11),
      Q => \data_rd_reg_reg_n_0_[20]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(10),
      Q => \data_rd_reg_reg_n_0_[21]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(9),
      Q => \data_rd_reg_reg_n_0_[22]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(8),
      Q => \data_rd_reg_reg_n_0_[23]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(7),
      Q => \data_rd_reg_reg_n_0_[24]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(6),
      Q => \data_rd_reg_reg_n_0_[25]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(5),
      Q => \data_rd_reg_reg_n_0_[26]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(4),
      Q => \data_rd_reg_reg_n_0_[27]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(3),
      Q => \data_rd_reg_reg_n_0_[28]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(2),
      Q => \data_rd_reg_reg_n_0_[29]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(29),
      Q => \data_rd_reg_reg_n_0_[2]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(1),
      Q => \data_rd_reg_reg_n_0_[30]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(0),
      Q => \data_rd_reg_reg_n_0_[31]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \data_rd_reg[32]_i_1_n_0\,
      Q => \data_rd_reg_reg_n_0_[32]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(28),
      Q => \data_rd_reg_reg_n_0_[3]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(27),
      Q => \data_rd_reg_reg_n_0_[4]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(26),
      Q => \data_rd_reg_reg_n_0_[5]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(25),
      Q => \data_rd_reg_reg_n_0_[6]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(24),
      Q => \data_rd_reg_reg_n_0_[7]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(23),
      Q => \data_rd_reg_reg_n_0_[8]\,
      R => reset_bool_for_rst
    );
\data_rd_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \data_rd_reg[0]_i_1_n_0\,
      D => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(22),
      Q => \data_rd_reg_reg_n_0_[9]\,
      R => reset_bool_for_rst
    );
dbg_continue_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\,
      Q => \^lockstep_master_out\(33),
      R => reset_bool_for_rst
    );
dbg_halt_reset_mode_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^single_step_n_reg_0\,
      I1 => \^serial_dbg_intf.continue_from_brk_tclk_reg_0\,
      O => dbg_halt_reset_mode_reg_0
    );
dbg_halt_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.control_reg_reg[0]_1\,
      Q => \^performace_debug_control.dbg_stop_if_delay_i_reg_0\,
      R => '0'
    );
delay_slot_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \wb_exception_kind_i_reg[30]\,
      D => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(71),
      Q => delay_slot_instr,
      R => reset_bool_for_rst
    );
exception_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_bool_for_rst,
      I1 => \^force_stop_i\,
      O => exception_reg_0
    );
exception_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => exception_reg_1,
      Q => \^serial_dbg_intf.instr_read_reg_reg[0]_0\(0),
      R => '0'
    );
executing_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => executing_reg_1,
      Q => \^serial_dbg_intf.instr_read_reg_reg[0]_0\(1),
      R => '0'
    );
mb_halted_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Performace_Debug_Control.dbg_state_nohalt_reg_2\(185),
      Q => mb_halted_1,
      R => reset_bool_for_rst
    );
read_register_MSR_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_MSR,
      Q => \^command_reg_clear_reg_0\,
      R => reset_bool_for_rst
    );
read_register_PC_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => read_register_PC,
      Q => read_register_PC_1_reg_n_0,
      R => reset_bool_for_rst
    );
running_clock_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Scan_Reset,
      I1 => Scan_Reset_Sel,
      I2 => capture_1,
      O => running_clock_rst
    );
running_clock_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Clk,
      CE => '1',
      CLR => running_clock_rst,
      D => '1',
      Q => running_clock
    );
saved_reset_mode_dbg_halt_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_Async_Reset.sync_reset_reg_0\,
      Q => \^saved_reset_mode_dbg_halt\,
      R => '0'
    );
saved_reset_mode_sleep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => reset_bool_for_rst,
      I3 => \^sleep_out\,
      O => saved_reset_mode_sleep_i_1_n_0
    );
saved_reset_mode_sleep_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => saved_reset_mode_sleep_i_1_n_0,
      Q => \^saved_reset_mode_sleep\,
      R => '0'
    );
single_Step_N_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^single_step_n_reg_0\,
      I1 => \^single_step_count\(0),
      I2 => \^single_step_count\(1),
      O => single_Step_N_i_1_n_0
    );
single_Step_N_reg: unisim.vcomponents.FDSE
     port map (
      C => Clk,
      CE => of_piperun_for_ce,
      D => single_Step_N_i_1_n_0,
      Q => \^single_step_n\,
      S => reset_bool_for_rst
    );
\single_step_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAF5C50"
    )
        port map (
      I0 => \^single_step_count\(1),
      I1 => \Serial_Dbg_Intf.control_reg_reg_n_0_[4]\,
      I2 => of_piperun_for_ce,
      I3 => \^start_single_cmd\,
      I4 => \^single_step_count\(0),
      O => \single_step_count[0]_i_1_n_0\
    );
\single_step_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"23EC"
    )
        port map (
      I0 => \Serial_Dbg_Intf.control_reg_reg_n_0_[5]\,
      I1 => of_piperun_for_ce,
      I2 => \^start_single_cmd\,
      I3 => \^single_step_count\(1),
      O => \single_step_count[1]_i_1_n_0\
    );
\single_step_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[0]_i_1_n_0\,
      Q => \^single_step_count\(0),
      R => reset_bool_for_rst
    );
\single_step_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \single_step_count[1]_i_1_n_0\,
      Q => \^single_step_count\(1),
      R => reset_bool_for_rst
    );
sleep_reset_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Use_Async_Reset.sync_reset_reg_1\,
      Q => \^sleep_out\,
      R => '0'
    );
start_dbg_exec_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^lockstep_master_out\(36),
      Q => executing_reg_0,
      R => reset_bool_for_rst
    );
start_single_step_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \Serial_Dbg_Intf.start_single_cmd_reg_0\,
      Q => \^single_step_n_reg_0\,
      R => '0'
    );
sync_trig_ack_in_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized59\
     port map (
      Clk => Clk,
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(5),
      Dbg_Trig_In(0) => \^dbg_trig_in\(5),
      mb_halted_1 => mb_halted_1,
      sync_reset => reset_bool_for_rst,
      trig_ack_in_0_synced => trig_ack_in_0_synced,
      trig_ack_in_0_synced_1 => trig_ack_in_0_synced_1,
      trig_in_0_reg => sync_trig_ack_in_0_n_1,
      wb_exception_i_reg => wb_exception_i_reg
    );
sync_trig_out_0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized61\
     port map (
      Clk => Clk,
      Dbg_Stop => Dbg_Stop,
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(5),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(5),
      \Performace_Debug_Control.dbg_stop_i_reg\ => sync_trig_out_0_n_2,
      \Performace_Debug_Control.dbg_stop_i_reg_0\ => \Performace_Debug_Control.dbg_stop_i_reg_n_0\,
      \Performace_Debug_Control.trig_ack_out_0_reg\ => sync_trig_out_0_n_1,
      dbg_stop_1 => dbg_stop_1,
      dbg_stop_i => dbg_stop_i,
      sync_reset => reset_bool_for_rst,
      trig_out_0_synced => trig_out_0_synced,
      trig_out_0_synced_1 => trig_out_0_synced_1,
      wb_exception_i_reg => wb_exception_i_reg
    );
trig_ack_in_0_synced_1_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => trig_ack_in_0_synced,
      Q => trig_ack_in_0_synced_1,
      R => reset_bool_for_rst
    );
trig_in_0_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => sync_trig_ack_in_0_n_1,
      Q => \^dbg_trig_in\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 359 downto 0 );
    Dbg_Intr : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\ : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[1]\ : out STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[4]\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sync_reset : in STD_LOGIC;
    Clk : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    \Synchronize.use_sync_reset.sync_reg[2]\ : in STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    \Dbg_Reg_En_1__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En[1]_0\ : in STD_LOGIC;
    \Dbg_Reg_En_7__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_4__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_6__s_port_\ : in STD_LOGIC;
    Read_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    IReady : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_DP_RVALID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    DWait : in STD_LOGIC;
    DReady : in STD_LOGIC;
    wakeup_i : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi is
  signal A : STD_LOGIC;
  signal \ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\ : STD_LOGIC;
  signal \Byte_Doublet_Handle_gti_I/ex_byte_selects\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 359 downto 0 );
  signal D235_out : STD_LOGIC;
  signal D237_out : STD_LOGIC;
  signal D239_out : STD_LOGIC;
  signal D243_out : STD_LOGIC;
  signal Data_Flow_I_n_142 : STD_LOGIC;
  signal Data_Flow_I_n_145 : STD_LOGIC;
  signal Data_Flow_I_n_146 : STD_LOGIC;
  signal Data_Flow_I_n_147 : STD_LOGIC;
  signal Data_Flow_I_n_148 : STD_LOGIC;
  signal Data_Flow_I_n_149 : STD_LOGIC;
  signal Data_Flow_I_n_150 : STD_LOGIC;
  signal Data_Flow_I_n_151 : STD_LOGIC;
  signal Data_Flow_I_n_152 : STD_LOGIC;
  signal Data_Flow_I_n_153 : STD_LOGIC;
  signal Data_Flow_I_n_154 : STD_LOGIC;
  signal Data_Flow_I_n_155 : STD_LOGIC;
  signal Data_Flow_I_n_156 : STD_LOGIC;
  signal Data_Flow_I_n_157 : STD_LOGIC;
  signal Data_Flow_I_n_158 : STD_LOGIC;
  signal Data_Flow_I_n_159 : STD_LOGIC;
  signal Data_Flow_I_n_160 : STD_LOGIC;
  signal Data_Flow_I_n_231 : STD_LOGIC;
  signal Data_Flow_I_n_232 : STD_LOGIC;
  signal Data_Flow_I_n_233 : STD_LOGIC;
  signal Data_Flow_I_n_234 : STD_LOGIC;
  signal Data_Flow_I_n_235 : STD_LOGIC;
  signal Data_Flow_I_n_236 : STD_LOGIC;
  signal Data_Flow_I_n_237 : STD_LOGIC;
  signal Data_Flow_I_n_238 : STD_LOGIC;
  signal Data_Flow_I_n_239 : STD_LOGIC;
  signal Data_Flow_I_n_240 : STD_LOGIC;
  signal Data_Flow_I_n_241 : STD_LOGIC;
  signal Data_Flow_I_n_242 : STD_LOGIC;
  signal Data_Flow_I_n_243 : STD_LOGIC;
  signal Data_Flow_I_n_244 : STD_LOGIC;
  signal Data_Flow_I_n_245 : STD_LOGIC;
  signal Data_Flow_I_n_246 : STD_LOGIC;
  signal Data_Flow_I_n_247 : STD_LOGIC;
  signal Data_Flow_I_n_248 : STD_LOGIC;
  signal Data_Flow_I_n_249 : STD_LOGIC;
  signal Data_Flow_I_n_250 : STD_LOGIC;
  signal Data_Flow_I_n_251 : STD_LOGIC;
  signal Data_Flow_I_n_252 : STD_LOGIC;
  signal Data_Flow_I_n_253 : STD_LOGIC;
  signal Data_Flow_I_n_254 : STD_LOGIC;
  signal Data_Flow_I_n_255 : STD_LOGIC;
  signal Data_Flow_I_n_256 : STD_LOGIC;
  signal Data_Flow_I_n_36 : STD_LOGIC;
  signal Data_Flow_I_n_403 : STD_LOGIC;
  signal Data_Flow_I_n_404 : STD_LOGIC;
  signal \Data_Flow_Logic_I/R\ : STD_LOGIC;
  signal \Data_Flow_Logic_I/WB_MEM_Result0\ : STD_LOGIC;
  signal Dbg_Clean_Stop0 : STD_LOGIC;
  signal \Dbg_Reg_En_1__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_4__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_6__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_7__s_net_1\ : STD_LOGIC;
  signal Decode_I_n_119 : STD_LOGIC;
  signal Decode_I_n_124 : STD_LOGIC;
  signal Decode_I_n_125 : STD_LOGIC;
  signal Decode_I_n_156 : STD_LOGIC;
  signal Decode_I_n_163 : STD_LOGIC;
  signal Decode_I_n_164 : STD_LOGIC;
  signal Decode_I_n_165 : STD_LOGIC;
  signal Decode_I_n_166 : STD_LOGIC;
  signal Decode_I_n_181 : STD_LOGIC;
  signal Decode_I_n_198 : STD_LOGIC;
  signal Decode_I_n_310 : STD_LOGIC;
  signal Decode_I_n_318 : STD_LOGIC;
  signal Decode_I_n_320 : STD_LOGIC;
  signal Decode_I_n_321 : STD_LOGIC;
  signal Decode_I_n_322 : STD_LOGIC;
  signal Decode_I_n_323 : STD_LOGIC;
  signal Decode_I_n_325 : STD_LOGIC;
  signal Decode_I_n_326 : STD_LOGIC;
  signal Decode_I_n_327 : STD_LOGIC;
  signal Decode_I_n_328 : STD_LOGIC;
  signal Decode_I_n_331 : STD_LOGIC;
  signal Decode_I_n_332 : STD_LOGIC;
  signal Decode_I_n_333 : STD_LOGIC;
  signal Decode_I_n_334 : STD_LOGIC;
  signal Decode_I_n_335 : STD_LOGIC;
  signal Decode_I_n_336 : STD_LOGIC;
  signal Decode_I_n_337 : STD_LOGIC;
  signal Decode_I_n_338 : STD_LOGIC;
  signal Decode_I_n_339 : STD_LOGIC;
  signal Decode_I_n_340 : STD_LOGIC;
  signal Decode_I_n_341 : STD_LOGIC;
  signal Decode_I_n_342 : STD_LOGIC;
  signal Decode_I_n_343 : STD_LOGIC;
  signal Decode_I_n_344 : STD_LOGIC;
  signal Decode_I_n_345 : STD_LOGIC;
  signal Decode_I_n_346 : STD_LOGIC;
  signal Decode_I_n_347 : STD_LOGIC;
  signal Decode_I_n_348 : STD_LOGIC;
  signal Decode_I_n_349 : STD_LOGIC;
  signal Decode_I_n_351 : STD_LOGIC;
  signal Decode_I_n_352 : STD_LOGIC;
  signal Decode_I_n_353 : STD_LOGIC;
  signal Decode_I_n_354 : STD_LOGIC;
  signal Decode_I_n_355 : STD_LOGIC;
  signal Decode_I_n_356 : STD_LOGIC;
  signal Decode_I_n_358 : STD_LOGIC;
  signal Decode_I_n_359 : STD_LOGIC;
  signal Decode_I_n_360 : STD_LOGIC;
  signal Decode_I_n_361 : STD_LOGIC;
  signal Decode_I_n_364 : STD_LOGIC;
  signal Decode_I_n_365 : STD_LOGIC;
  signal Decode_I_n_366 : STD_LOGIC;
  signal Decode_I_n_367 : STD_LOGIC;
  signal Decode_I_n_368 : STD_LOGIC;
  signal Decode_I_n_370 : STD_LOGIC;
  signal Decode_I_n_371 : STD_LOGIC;
  signal Decode_I_n_372 : STD_LOGIC;
  signal Decode_I_n_373 : STD_LOGIC;
  signal Decode_I_n_374 : STD_LOGIC;
  signal Decode_I_n_375 : STD_LOGIC;
  signal Decode_I_n_376 : STD_LOGIC;
  signal Decode_I_n_377 : STD_LOGIC;
  signal Decode_I_n_378 : STD_LOGIC;
  signal Decode_I_n_379 : STD_LOGIC;
  signal Decode_I_n_380 : STD_LOGIC;
  signal Decode_I_n_381 : STD_LOGIC;
  signal Decode_I_n_382 : STD_LOGIC;
  signal Decode_I_n_383 : STD_LOGIC;
  signal Decode_I_n_384 : STD_LOGIC;
  signal Decode_I_n_385 : STD_LOGIC;
  signal Decode_I_n_386 : STD_LOGIC;
  signal Decode_I_n_387 : STD_LOGIC;
  signal Decode_I_n_388 : STD_LOGIC;
  signal Decode_I_n_391 : STD_LOGIC;
  signal Decode_I_n_394 : STD_LOGIC;
  signal Decode_I_n_395 : STD_LOGIC;
  signal Decode_I_n_398 : STD_LOGIC;
  signal Decode_I_n_399 : STD_LOGIC;
  signal Decode_I_n_400 : STD_LOGIC;
  signal Decode_I_n_401 : STD_LOGIC;
  signal Decode_I_n_402 : STD_LOGIC;
  signal Decode_I_n_463 : STD_LOGIC;
  signal Decode_I_n_506 : STD_LOGIC;
  signal Decode_I_n_65 : STD_LOGIC;
  signal Decode_I_n_70 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal EX_ALU_Sel_Logic : STD_LOGIC;
  signal EX_CMP_Op105_out : STD_LOGIC;
  signal EX_Enable_ALU : STD_LOGIC;
  signal EX_Fwd : STD_LOGIC_VECTOR ( 0 to 31 );
  signal EX_Is_Div_Instr : STD_LOGIC;
  signal EX_Unsigned_Op104_out : STD_LOGIC;
  signal EX_Use_Carry103_out : STD_LOGIC;
  signal EX_Valid : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal IF_PC_Write : STD_LOGIC;
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal MEM_DAXI_Data_Strobe : STD_LOGIC;
  signal MEM_Fwd : STD_LOGIC_VECTOR ( 0 to 30 );
  signal MEM_PC : STD_LOGIC_VECTOR ( 0 to 31 );
  signal MEM_Sel_MEM_Res : STD_LOGIC;
  signal MEM_WB_Sel_Mem_PC : STD_LOGIC;
  signal O : STD_LOGIC;
  signal \Operand_Select_I/I0\ : STD_LOGIC;
  signal \Operand_Select_I/I1\ : STD_LOGIC;
  signal \PC_Module_I/I0\ : STD_LOGIC;
  signal \PC_Module_I/I0101_out\ : STD_LOGIC;
  signal \PC_Module_I/I0105_out\ : STD_LOGIC;
  signal \PC_Module_I/I0109_out\ : STD_LOGIC;
  signal \PC_Module_I/I0113_out\ : STD_LOGIC;
  signal \PC_Module_I/I0117_out\ : STD_LOGIC;
  signal \PC_Module_I/I0121_out\ : STD_LOGIC;
  signal \PC_Module_I/I0125_out\ : STD_LOGIC;
  signal \PC_Module_I/I013_out\ : STD_LOGIC;
  signal \PC_Module_I/I017_out\ : STD_LOGIC;
  signal \PC_Module_I/I021_out\ : STD_LOGIC;
  signal \PC_Module_I/I025_out\ : STD_LOGIC;
  signal \PC_Module_I/I029_out\ : STD_LOGIC;
  signal \PC_Module_I/I033_out\ : STD_LOGIC;
  signal \PC_Module_I/I037_out\ : STD_LOGIC;
  signal \PC_Module_I/I041_out\ : STD_LOGIC;
  signal \PC_Module_I/I045_out\ : STD_LOGIC;
  signal \PC_Module_I/I049_out\ : STD_LOGIC;
  signal \PC_Module_I/I053_out\ : STD_LOGIC;
  signal \PC_Module_I/I057_out\ : STD_LOGIC;
  signal \PC_Module_I/I05_out\ : STD_LOGIC;
  signal \PC_Module_I/I061_out\ : STD_LOGIC;
  signal \PC_Module_I/I065_out\ : STD_LOGIC;
  signal \PC_Module_I/I069_out\ : STD_LOGIC;
  signal \PC_Module_I/I073_out\ : STD_LOGIC;
  signal \PC_Module_I/I077_out\ : STD_LOGIC;
  signal \PC_Module_I/I081_out\ : STD_LOGIC;
  signal \PC_Module_I/I085_out\ : STD_LOGIC;
  signal \PC_Module_I/I089_out\ : STD_LOGIC;
  signal \PC_Module_I/I093_out\ : STD_LOGIC;
  signal \PC_Module_I/I097_out\ : STD_LOGIC;
  signal \PC_Module_I/I09_out\ : STD_LOGIC;
  signal \PC_Module_I/I1\ : STD_LOGIC;
  signal \PC_Module_I/I1103_out\ : STD_LOGIC;
  signal \PC_Module_I/I1107_out\ : STD_LOGIC;
  signal \PC_Module_I/I1111_out\ : STD_LOGIC;
  signal \PC_Module_I/I1115_out\ : STD_LOGIC;
  signal \PC_Module_I/I1119_out\ : STD_LOGIC;
  signal \PC_Module_I/I111_out\ : STD_LOGIC;
  signal \PC_Module_I/I1123_out\ : STD_LOGIC;
  signal \PC_Module_I/I115_out\ : STD_LOGIC;
  signal \PC_Module_I/I119_out\ : STD_LOGIC;
  signal \PC_Module_I/I123_out\ : STD_LOGIC;
  signal \PC_Module_I/I127_out\ : STD_LOGIC;
  signal \PC_Module_I/I131_out\ : STD_LOGIC;
  signal \PC_Module_I/I135_out\ : STD_LOGIC;
  signal \PC_Module_I/I139_out\ : STD_LOGIC;
  signal \PC_Module_I/I13_out\ : STD_LOGIC;
  signal \PC_Module_I/I143_out\ : STD_LOGIC;
  signal \PC_Module_I/I147_out\ : STD_LOGIC;
  signal \PC_Module_I/I151_out\ : STD_LOGIC;
  signal \PC_Module_I/I155_out\ : STD_LOGIC;
  signal \PC_Module_I/I159_out\ : STD_LOGIC;
  signal \PC_Module_I/I163_out\ : STD_LOGIC;
  signal \PC_Module_I/I167_out\ : STD_LOGIC;
  signal \PC_Module_I/I171_out\ : STD_LOGIC;
  signal \PC_Module_I/I175_out\ : STD_LOGIC;
  signal \PC_Module_I/I179_out\ : STD_LOGIC;
  signal \PC_Module_I/I17_out\ : STD_LOGIC;
  signal \PC_Module_I/I183_out\ : STD_LOGIC;
  signal \PC_Module_I/I187_out\ : STD_LOGIC;
  signal \PC_Module_I/I191_out\ : STD_LOGIC;
  signal \PC_Module_I/I195_out\ : STD_LOGIC;
  signal \PC_Module_I/I199_out\ : STD_LOGIC;
  signal \PC_Module_I/O31_out\ : STD_LOGIC;
  signal \PC_Module_I/O33_out\ : STD_LOGIC;
  signal \PC_Module_I/O35_out\ : STD_LOGIC;
  signal \PC_Module_I/O37_out\ : STD_LOGIC;
  signal \PC_Module_I/O39_out\ : STD_LOGIC;
  signal \PC_Module_I/O41_out\ : STD_LOGIC;
  signal \PC_Module_I/O43_out\ : STD_LOGIC;
  signal \PC_Module_I/O45_out\ : STD_LOGIC;
  signal \PC_Module_I/O47_out\ : STD_LOGIC;
  signal \PC_Module_I/O49_out\ : STD_LOGIC;
  signal \PC_Module_I/O51_out\ : STD_LOGIC;
  signal \PC_Module_I/O53_out\ : STD_LOGIC;
  signal \PC_Module_I/O55_out\ : STD_LOGIC;
  signal \PC_Module_I/O56_out\ : STD_LOGIC;
  signal \PC_Module_I/O57_out\ : STD_LOGIC;
  signal \PC_Module_I/O59_out\ : STD_LOGIC;
  signal \PC_Module_I/O61_out\ : STD_LOGIC;
  signal \PC_Module_I/O63_out\ : STD_LOGIC;
  signal \PC_Module_I/O65_out\ : STD_LOGIC;
  signal \PC_Module_I/O67_out\ : STD_LOGIC;
  signal \PC_Module_I/O69_out\ : STD_LOGIC;
  signal \PC_Module_I/O71_out\ : STD_LOGIC;
  signal \PC_Module_I/O73_out\ : STD_LOGIC;
  signal \PC_Module_I/O75_out\ : STD_LOGIC;
  signal \PC_Module_I/O77_out\ : STD_LOGIC;
  signal \PC_Module_I/O79_out\ : STD_LOGIC;
  signal \PC_Module_I/O81_out\ : STD_LOGIC;
  signal \PC_Module_I/O83_out\ : STD_LOGIC;
  signal \PC_Module_I/O85_out\ : STD_LOGIC;
  signal \PC_Module_I/O87_out\ : STD_LOGIC;
  signal \PC_Module_I/S\ : STD_LOGIC;
  signal \PC_Module_I/S102_in\ : STD_LOGIC;
  signal \PC_Module_I/S107_in\ : STD_LOGIC;
  signal \PC_Module_I/S112_in\ : STD_LOGIC;
  signal \PC_Module_I/S117_in\ : STD_LOGIC;
  signal \PC_Module_I/S122_in\ : STD_LOGIC;
  signal \PC_Module_I/S127_in\ : STD_LOGIC;
  signal \PC_Module_I/S12_in\ : STD_LOGIC;
  signal \PC_Module_I/S132_in\ : STD_LOGIC;
  signal \PC_Module_I/S137_in\ : STD_LOGIC;
  signal \PC_Module_I/S142_in\ : STD_LOGIC;
  signal \PC_Module_I/S147_in\ : STD_LOGIC;
  signal \PC_Module_I/S152_in\ : STD_LOGIC;
  signal \PC_Module_I/S17_in\ : STD_LOGIC;
  signal \PC_Module_I/S22_in\ : STD_LOGIC;
  signal \PC_Module_I/S27_in\ : STD_LOGIC;
  signal \PC_Module_I/S32_in\ : STD_LOGIC;
  signal \PC_Module_I/S37_in\ : STD_LOGIC;
  signal \PC_Module_I/S42_in\ : STD_LOGIC;
  signal \PC_Module_I/S47_in\ : STD_LOGIC;
  signal \PC_Module_I/S52_in\ : STD_LOGIC;
  signal \PC_Module_I/S57_in\ : STD_LOGIC;
  signal \PC_Module_I/S62_in\ : STD_LOGIC;
  signal \PC_Module_I/S67_in\ : STD_LOGIC;
  signal \PC_Module_I/S72_in\ : STD_LOGIC;
  signal \PC_Module_I/S77_in\ : STD_LOGIC;
  signal \PC_Module_I/S82_in\ : STD_LOGIC;
  signal \PC_Module_I/S87_in\ : STD_LOGIC;
  signal \PC_Module_I/S92_in\ : STD_LOGIC;
  signal \PC_Module_I/S97_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in103_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in108_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in113_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in118_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in123_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in128_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in133_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in138_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in13_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in143_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in148_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in153_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in18_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in23_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in28_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in33_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in38_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in3_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in43_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in48_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in53_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in58_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in63_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in68_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in73_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in78_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in83_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in88_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in8_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in93_in\ : STD_LOGIC;
  signal \PC_Module_I/p_1_in98_in\ : STD_LOGIC;
  signal \PC_Module_I/p_2_in4_in\ : STD_LOGIC;
  signal Pause_Ack0 : STD_LOGIC;
  signal \Performace_Debug_Control.dbg_freeze_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.dbg_state_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.ex_dbg_pc_hit_i_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.m0_dbg_hit[0]_i_1_n_0\ : STD_LOGIC;
  signal \Performace_Debug_Control.step_continue_hold_i_1_n_0\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0101_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0105_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0109_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0113_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0117_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0121_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0125_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0129_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0133_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0137_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I013_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0141_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0145_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0149_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0153_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0157_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0161_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0165_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I0169_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I017_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I021_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I025_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I029_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I033_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I037_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I041_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I045_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I049_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I053_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I057_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I05_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I061_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I065_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I069_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I073_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I077_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I081_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I085_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I089_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I093_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I097_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I09_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1103_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1107_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1111_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1115_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1119_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I111_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1123_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1127_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1131_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1135_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1139_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1143_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1147_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1151_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1155_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1159_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I115_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1163_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I1167_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I119_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I123_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I127_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I131_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I135_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I139_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I13_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I143_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I147_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I151_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I155_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I159_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I163_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I167_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I171_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I175_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I179_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I17_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I183_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I187_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I191_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I195_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I199_out\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I4\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/I5\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/ex_branch_with_delayslot_i\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/if_predecode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PreFetch_Buffer_I1/p_1_in104_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in109_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in114_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in119_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in124_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in129_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in134_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in139_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in144_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in149_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in14_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in154_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in159_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in164_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in169_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in174_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in179_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in184_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in189_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in194_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in199_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in19_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in204_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in209_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in24_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in29_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in34_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in39_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in44_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in49_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in4_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in54_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in59_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in64_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in69_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in74_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in79_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in84_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in89_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in94_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in99_in\ : STD_LOGIC;
  signal \PreFetch_Buffer_I1/p_1_in9_in\ : STD_LOGIC;
  signal Q0_out : STD_LOGIC;
  signal Q2_out : STD_LOGIC;
  signal S : STD_LOGIC;
  signal SRI : STD_LOGIC;
  signal \^serial_dbg_intf.instr_insert_reg_en_1_reg\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\ : STD_LOGIC;
  signal \Serial_Dbg_Intf.unchanged_i_1_n_0\ : STD_LOGIC;
  signal \Shift_Logic_Module_I/I4\ : STD_LOGIC;
  signal \^sleep\ : STD_LOGIC;
  signal Sleep_Decode : STD_LOGIC;
  signal Sleep_Out : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_100\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_101\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_102\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_103\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_104\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_105\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_106\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_107\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_108\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_109\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_110\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_111\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_112\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_113\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_114\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_120\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_121\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_122\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_123\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_124\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_125\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_136\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_137\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_138\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_139\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_14\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_140\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_141\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_15\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_16\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_17\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_58\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_60\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_61\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_63\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_65\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_66\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_69\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_71\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_72\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_74\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_80\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_86\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_90\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_91\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_92\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_94\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_95\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_96\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_97\ : STD_LOGIC;
  signal \Use_Debug_Logic.Master_Core.Debug_Perf_n_98\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/in_delay_slot\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/inside_handler\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/sel\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Use_Statistics.Debug_Stat_I/stat0\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/stat116_out\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/stat22_out\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/stat3_out\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/stat6_out\ : STD_LOGIC;
  signal \Use_Statistics.Debug_Stat_I/stat_stop\ : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \Use_Trace.Debug_Trace_I/branch_count0\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/branch_count165_out\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/branch_data190_out\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/first_item\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/handle_as_branch\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/items1\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/p_56_in\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/saveload_ctrl\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/savepc_ctrl\ : STD_LOGIC;
  signal \Use_Trace.Debug_Trace_I/saveret_ctrl\ : STD_LOGIC;
  signal \^using_fpga.native\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_1__0_n_0\ : STD_LOGIC;
  signal \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/S\ : STD_LOGIC;
  signal active_access : STD_LOGIC;
  signal active_access_d1 : STD_LOGIC;
  signal active_wakeup : STD_LOGIC;
  signal \all_statistics_counters[1].request_i_29_n_0\ : STD_LOGIC;
  signal dbg_clean_stop : STD_LOGIC;
  signal dbg_continue_i_i_1_n_0 : STD_LOGIC;
  signal dbg_freeze_nohalt0_in : STD_LOGIC;
  signal dbg_halt_reset_mode_i_1_n_0 : STD_LOGIC;
  signal dbg_stop_i : STD_LOGIC;
  signal ex_Enable_Sext_Shift : STD_LOGIC;
  signal ex_Exception_Taken : STD_LOGIC;
  signal ex_Interrupt_i : STD_LOGIC;
  signal ex_MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal ex_Sel_SPR_BTR : STD_LOGIC;
  signal ex_Sel_SPR_EAR : STD_LOGIC;
  signal ex_Sel_SPR_EDR : STD_LOGIC;
  signal ex_Sel_SPR_ESR : STD_LOGIC;
  signal ex_Sel_SPR_FSR : STD_LOGIC;
  signal ex_Sel_SPR_PVR : STD_LOGIC;
  signal ex_Sel_SPR_SHR : STD_LOGIC;
  signal ex_Sel_SPR_SLR : STD_LOGIC;
  signal ex_Take_Intr_or_Exc : STD_LOGIC;
  signal ex_Write_ICache_i : STD_LOGIC;
  signal ex_alu_carry : STD_LOGIC;
  signal ex_alu_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_atomic_Instruction_Pair : STD_LOGIC;
  signal ex_atomic_Instruction_Pair0 : STD_LOGIC;
  signal ex_branch_with_delayslot : STD_LOGIC;
  signal ex_byte_access : STD_LOGIC;
  signal ex_clear_MSR_BIP_instr_s : STD_LOGIC;
  signal ex_cmp_op : STD_LOGIC;
  signal ex_databus_addr : STD_LOGIC_VECTOR ( 30 to 31 );
  signal ex_delayslot_Instr0 : STD_LOGIC;
  signal ex_doublet_access : STD_LOGIC;
  signal ex_enable_sext_shift_i0 : STD_LOGIC;
  signal ex_exception_no_load_store_mask : STD_LOGIC;
  signal ex_first_cycle : STD_LOGIC;
  signal ex_gpr_write : STD_LOGIC;
  signal ex_is_div_instr_I0 : STD_LOGIC;
  signal ex_is_load_instr_s : STD_LOGIC;
  signal ex_is_lwx_instr_s : STD_LOGIC;
  signal ex_is_multi_instr2 : STD_LOGIC;
  signal ex_is_multi_or_load_instr : STD_LOGIC;
  signal ex_is_multi_or_load_instr0 : STD_LOGIC;
  signal ex_is_swx_instr_s : STD_LOGIC;
  signal ex_jump : STD_LOGIC;
  signal ex_jump_hold : STD_LOGIC;
  signal ex_jump_wanted : STD_LOGIC;
  signal ex_load_alu_carry96_out : STD_LOGIC;
  signal ex_load_shift_carry : STD_LOGIC;
  signal ex_load_shift_carry0 : STD_LOGIC;
  signal ex_load_store_instr_s : STD_LOGIC;
  signal ex_mbar_decode : STD_LOGIC;
  signal ex_mbar_is_sleep : STD_LOGIC;
  signal ex_mbar_sleep : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_1 : STD_LOGIC;
  signal ex_mbar_stall_no_sleep_10 : STD_LOGIC;
  signal ex_move_to_MSR_instr : STD_LOGIC;
  signal ex_move_to_MSR_instr113_out : STD_LOGIC;
  signal ex_op1_cmp_equal : STD_LOGIC;
  signal ex_op1_cmp_equal_n : STD_LOGIC;
  signal ex_op1_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_op1_neg : STD_LOGIC;
  signal ex_op1_zero : STD_LOGIC;
  signal ex_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ex_opcode : STD_LOGIC_VECTOR ( 0 to 5 );
  signal ex_pc_brk : STD_LOGIC;
  signal ex_reservation : STD_LOGIC;
  signal ex_reverse_mem_access : STD_LOGIC;
  signal ex_sel_alu : STD_LOGIC;
  signal ex_set_MSR_IE_instr : STD_LOGIC;
  signal ex_set_bip : STD_LOGIC;
  signal ex_sext_op : STD_LOGIC_VECTOR ( 0 to 1 );
  signal ex_sleep_i0 : STD_LOGIC;
  signal ex_step_continue_hold : STD_LOGIC;
  signal ex_swap_byte_instr : STD_LOGIC;
  signal ex_swap_instr : STD_LOGIC;
  signal ex_unsigned_op : STD_LOGIC;
  signal ex_use_carry : STD_LOGIC;
  signal \^ex_valid\ : STD_LOGIC;
  signal ex_valid_keep : STD_LOGIC;
  signal ex_write_dcache_instr : STD_LOGIC;
  signal exception : STD_LOGIC;
  signal exception_i_1_n_0 : STD_LOGIC;
  signal \exception_registers_I1/I1\ : STD_LOGIC;
  signal executing : STD_LOGIC;
  signal executing_i_1_n_0 : STD_LOGIC;
  signal flush_pipe : STD_LOGIC;
  signal force_stop_i : STD_LOGIC;
  signal gpr_op1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal gpr_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \i___30/EX_ALU_Op[0]_i_1_n_0\ : STD_LOGIC;
  signal \i___30/EX_ALU_Op[1]_i_1_n_0\ : STD_LOGIC;
  signal \i___30/EX_CMP_Op_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_10_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_11_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_12_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_13_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_14_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_4_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_5_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_6_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_7_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_8_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[0]_i_9_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[10]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[10]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[11]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[11]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[12]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[12]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[13]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[13]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[14]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[14]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[15]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[15]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[16]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[16]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[16]_i_4_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[17]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[17]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[18]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[18]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[19]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[19]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[1]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[1]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[1]_i_4_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[20]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[20]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[21]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[21]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[22]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[22]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[23]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[23]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[24]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[24]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[25]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[25]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[26]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[26]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[27]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[27]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[28]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[28]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[29]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[29]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[2]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[2]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[30]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[30]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[31]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[31]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[3]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[3]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[4]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[4]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[5]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[5]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[6]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[6]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[7]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[7]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[8]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[8]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[9]_i_2_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op2[9]_i_3_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_10_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_11_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_5_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_6_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_7_n_0\ : STD_LOGIC;
  signal \i___30/EX_Op3[0]_i_9_n_0\ : STD_LOGIC;
  signal \i___30/EX_SWAP_Instr_i_1_n_0\ : STD_LOGIC;
  signal \i___30/EX_Sext_Op[0]_i_1_n_0\ : STD_LOGIC;
  signal \i___30/EX_Sext_Op[1]_i_1_n_0\ : STD_LOGIC;
  signal \i___30/IFetch_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/I_AS_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/MEM_DataBus_Access_i_2_n_0\ : STD_LOGIC;
  signal \i___30/MEM_Sel_MEM_Res_I_i_1_n_0\ : STD_LOGIC;
  signal \i___30/MEM_Sel_MEM_Res_I_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Performace_Debug_Control.ex_brki_hit_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Performace_Debug_Control.ex_brki_hit_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Performace_Debug_Control.ex_brki_hit_i_4_n_0\ : STD_LOGIC;
  signal \i___30/Performace_Debug_Control.ex_brki_hit_i_5_n_0\ : STD_LOGIC;
  signal \i___30/Performace_Debug_Control.ex_brki_hit_i_6_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_New_Reg_Value[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Trace_Reg_Write_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_10_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_11_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_12_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_13_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_14_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_15_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__100_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__101_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__102_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__103_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__104_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__105_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__106_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__107_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__108_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__110_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__111_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__112_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__113_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__114_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__115_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__116_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__117_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__118_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__119_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__122_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__124_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__125_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__126_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__127_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__128_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__130_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__131_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__137_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__138_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__139_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__143_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__144_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__145_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__179_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__180_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__78_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__79_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__80_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__81_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__82_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__83_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__84_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__85_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__86_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__87_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__88_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__89_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__90_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__91_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__92_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__93_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__94_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__95_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__96_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__97_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__98_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_1__99_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__117_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__118_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__119_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__121_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__122_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__123_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__124_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__125_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__126_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__127_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__128_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__129_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__130_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__131_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__132_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__133_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__134_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__33_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__34_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__35_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__36_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__37_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__38_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__39_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__40_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__41_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__42_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__43_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__44_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__45_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__46_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__47_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__48_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__49_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__50_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__51_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__52_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__53_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__54_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__55_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__56_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__57_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__58_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__59_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__60_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__61_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__62_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__63_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__64_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__65_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__66_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__67_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__68_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__69_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__70_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__71_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__72_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_2__73_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__0_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__10_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__11_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__12_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__13_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__14_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__15_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__16_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__17_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__18_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__19_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__1_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__20_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__21_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__22_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__23_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__24_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__2_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__3_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__4_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__5_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__6_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__7_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__8_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_3__9_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_4__0_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_4_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_5__0_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_5_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_6_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_7_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_8_n_0\ : STD_LOGIC;
  signal \i___30/Using_FPGA.Native_i_9_n_0\ : STD_LOGIC;
  signal \i___30/Using_Fast_Interrupt.Interrupt_Ack[1]_i_1_n_0\ : STD_LOGIC;
  signal \i___30/Using_LWX_SWX_instr.ex_reservation_i_2_n_0\ : STD_LOGIC;
  signal \i___30/Write_Strobe_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_Interrupt_Brk_combo_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_Interrupt_Brk_combo_i_3_n_0\ : STD_LOGIC;
  signal \i___30/ex_Write_DCache_decode_cmb_inferred_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_Write_ICache_i_cmb_inferred_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_branch_with_delayslot_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_enable_alu_i_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_gpr_write_i_3_n_0\ : STD_LOGIC;
  signal \i___30/ex_gpr_write_i_4_n_0\ : STD_LOGIC;
  signal \i___30/ex_gpr_write_i_5_n_0\ : STD_LOGIC;
  signal \i___30/ex_mbar_decode_cmb_inferred_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_mbar_decode_cmb_inferred_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_mbar_is_sleep_cmb_inferred_i_1_n_0\ : STD_LOGIC;
  signal \i___30/ex_mbar_sleep_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_move_to_MSR_instr_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_op1_cmp_eq_i_2_n_0\ : STD_LOGIC;
  signal \i___30/ex_set_bip_i_2_n_0\ : STD_LOGIC;
  signal \i___30/force_Val2_N_i_1_n_0\ : STD_LOGIC;
  signal \i___30/if_fetch_in_progress_i_2_n_0\ : STD_LOGIC;
  signal \i___30/mem_Write_DCache_i_1_n_0\ : STD_LOGIC;
  signal \i___30/mem_valid_i_2_n_0\ : STD_LOGIC;
  signal \i___30/of_read_imm_reg_ii_i_3_n_0\ : STD_LOGIC;
  signal \i___30/sign_0_15_inferred_i_1_n_0\ : STD_LOGIC;
  signal \i___30/sign_16_23_inferred_i_1_n_0\ : STD_LOGIC;
  signal ib_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal if_fetch_for_timing_optimization1 : STD_LOGIC;
  signal if_fetch_in_progress : STD_LOGIC;
  signal if_jump_nodelay_rst : STD_LOGIC;
  signal if_missed_fetch : STD_LOGIC;
  signal if_pre_buffer_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal if_sel_input : STD_LOGIC_VECTOR ( 0 to 4 );
  signal if_valid : STD_LOGIC;
  signal imm_reg : STD_LOGIC_VECTOR ( 0 to 15 );
  signal \^in0\ : STD_LOGIC;
  signal in00 : STD_LOGIC;
  signal interrupt_address_d1 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \jump_logic_I1/DI\ : STD_LOGIC;
  signal \jump_logic_I1/S\ : STD_LOGIC;
  signal \jump_logic_I1/ex_jump_q\ : STD_LOGIC;
  signal \jump_logic_I1/ex_op1_cmp_eq\ : STD_LOGIC;
  signal \jump_logic_I1/ex_op1_cmp_eq1\ : STD_LOGIC;
  signal \jump_logic_I1/ex_op1_cmp_eq_n5_out\ : STD_LOGIC;
  signal \jump_logic_I1/force12_out\ : STD_LOGIC;
  signal \jump_logic_I1/force2\ : STD_LOGIC;
  signal \jump_logic_I1/force_Val10_out\ : STD_LOGIC;
  signal \jump_logic_I1/force_Val2_N\ : STD_LOGIC;
  signal \jump_logic_I1/force_jump2\ : STD_LOGIC;
  signal \jump_logic_I1/use_Reg_Neg_DI1_out\ : STD_LOGIC;
  signal \jump_logic_I1/use_Reg_Neg_S3_out\ : STD_LOGIC;
  signal keep_jump_taken_with_ds : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal mem_Exception_Taken : STD_LOGIC;
  signal mem_MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal mem_Write_DCache : STD_LOGIC;
  signal mem_access_completed0 : STD_LOGIC;
  signal mem_byte_access : STD_LOGIC;
  signal mem_databus_access : STD_LOGIC;
  signal mem_databus_read : STD_LOGIC;
  signal mem_databus_ready : STD_LOGIC;
  signal mem_databus_write : STD_LOGIC;
  signal mem_doublet_access : STD_LOGIC;
  signal mem_ex_result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal mem_exception_from_ex : STD_LOGIC;
  signal mem_exception_kind : STD_LOGIC_VECTOR ( 28 to 31 );
  signal mem_gpr_write : STD_LOGIC;
  signal mem_gpr_write_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal mem_gpr_write_dbg : STD_LOGIC;
  signal mem_is_multi_or_load_instr : STD_LOGIC;
  signal mem_is_multi_or_load_instr0 : STD_LOGIC;
  signal mem_load_store_access : STD_LOGIC;
  signal mem_load_store_access0 : STD_LOGIC;
  signal mem_sel_msr : STD_LOGIC;
  signal mem_valid_instr : STD_LOGIC;
  signal \mem_wait_on_ready_N_carry_or/S\ : STD_LOGIC;
  signal new_request : STD_LOGIC;
  signal of_Interrupt : STD_LOGIC;
  signal of_MSR : STD_LOGIC_VECTOR ( 28 to 30 );
  signal of_Sel_SPR_MSR1 : STD_LOGIC;
  signal of_Sel_SPR_MSR88_out : STD_LOGIC;
  signal of_Take_Interrupt_hold : STD_LOGIC;
  signal of_branch_with_delayslot118_out : STD_LOGIC;
  signal of_clear_MSR_BIP_hold_cmb92_out : STD_LOGIC;
  signal of_clear_MSR_BIP_hold_s : STD_LOGIC;
  signal of_gpr_op1_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_gpr_op3_rd_addr : STD_LOGIC_VECTOR ( 0 to 4 );
  signal of_imm_data : STD_LOGIC_VECTOR ( 0 to 15 );
  signal of_instr : STD_LOGIC_VECTOR ( 0 to 5 );
  signal of_next_ex_valid : STD_LOGIC;
  signal of_op1_sel_spr : STD_LOGIC;
  signal of_op2 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_op3 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_pause : STD_LOGIC;
  signal of_pc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal of_pipe_ctrl_reg0 : STD_LOGIC;
  signal of_predecode : STD_LOGIC_VECTOR ( 0 to 10 );
  signal of_read_ex_write_op1_conflict_part2 : STD_LOGIC;
  signal of_read_ex_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_ex_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_ex_write_op3_conflict_part1 : STD_LOGIC;
  signal of_read_ex_write_op3_conflict_part2 : STD_LOGIC;
  signal of_read_imm_reg : STD_LOGIC;
  signal of_read_imm_reg_ii : STD_LOGIC;
  signal of_read_mem_write_op1_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op1_conflict_part2 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op2_conflict_part2 : STD_LOGIC;
  signal of_read_mem_write_op3_conflict_part1 : STD_LOGIC;
  signal of_read_mem_write_op3_conflict_part2 : STD_LOGIC;
  signal of_set_MSR_IE : STD_LOGIC;
  signal of_valid : STD_LOGIC;
  signal of_write_imm_reg : STD_LOGIC;
  signal p_0_in129_in : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_75_out : STD_LOGIC;
  signal p_78_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal sample_synced : STD_LOGIC_VECTOR ( 0 to 6 );
  signal saved_reset_mode_dbg_halt : STD_LOGIC;
  signal saved_reset_mode_dbg_halt_i_1_n_0 : STD_LOGIC;
  signal saved_reset_mode_sleep : STD_LOGIC;
  signal single_Step_N : STD_LOGIC;
  signal single_step_count : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sleep_reset_mode_i_1_n_0 : STD_LOGIC;
  signal start_single_cmd : STD_LOGIC;
  signal start_single_step_i_1_n_0 : STD_LOGIC;
  signal trace_sel : STD_LOGIC_VECTOR ( 15 to 15 );
  signal unchanged : STD_LOGIC;
  signal wb_byte_access : STD_LOGIC;
  signal wb_dext_Data_Strobe : STD_LOGIC;
  signal wb_dext_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_dlmb_valid_read_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_doublet_access : STD_LOGIC;
  signal wb_excep_return_addr : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_exception : STD_LOGIC;
  signal wb_gpr_wr_dbg : STD_LOGIC;
  signal wb_gpr_write_dbg0 : STD_LOGIC;
  signal wb_gpr_write_i : STD_LOGIC;
  signal wb_gpr_write_i0 : STD_LOGIC;
  signal wb_ie_rising : STD_LOGIC;
  signal wb_mem_result : STD_LOGIC_VECTOR ( 0 to 31 );
  signal wb_new_esr_ess_rx : STD_LOGIC_VECTOR ( 0 to 4 );
  signal wb_pc_valid : STD_LOGIC;
  signal wb_piperun : STD_LOGIC;
  signal wb_read_imm_reg : STD_LOGIC;
  signal wb_read_imm_reg_1 : STD_LOGIC;
  signal wb_read_msb_doublet_sel : STD_LOGIC;
  signal wb_reset : STD_LOGIC;
  signal wb_rtid_instr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___30/Dbg_Clean_Stop_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i___30/EX_ALU_Op[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[0]_i_14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[16]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[17]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[18]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[19]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[20]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[21]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[22]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[23]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[24]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[25]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[26]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i___30/EX_Op2[31]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i___30/EX_Op3[0]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i___30/EX_SWAP_BYTE_Instr_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i___30/EX_SWAP_Instr_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i___30/EX_Sext_Op[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i___30/EX_Unsigned_Op_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i___30/EX_Use_Carry_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i___30/I_AS_INST_0_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[0]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[10]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[11]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[12]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[13]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[14]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[15]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[16]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[17]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[18]_INST_0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[19]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[1]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[20]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[21]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[22]_INST_0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[23]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[24]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[25]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[26]_INST_0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[27]_INST_0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[28]_INST_0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[29]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[2]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[30]_INST_0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[31]_INST_0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[3]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[4]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[5]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[6]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[7]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[8]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i___30/Instr_Addr[9]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i___30/MEM_DataBus_Access_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i___30/PC_Buffer_reg[3][0]_srl4_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i___30/Pause_Ack_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i___30/Performace_Debug_Control.ex_brki_hit_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \i___30/Performace_Debug_Control.ex_brki_hit_i_6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i___30/Trace_Reg_Write_INST_0_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_13\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__114\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__121\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__122\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__124\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__125\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__127\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__128\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__129\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__133\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__134\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_1__135\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__117\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__118\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__119\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__121\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__122\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__123\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__31\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__69\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__72\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_2__73\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i___30/Using_FPGA.Native_i_3__5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i___30/Using_Fast_Interrupt.wb_ie_rising_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i___30/Using_LWX_SWX_instr.ex_reservation_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i___30/WB_MEM_Result[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i___30/WB_MEM_Result[0]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i___30/WB_MEM_Result[28]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i___30/WB_MEM_Result[29]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i___30/WB_MEM_Result[30]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i___30/ex_Write_DCache_decode_cmb_inferred_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i___30/ex_Write_ICache_i_cmb_inferred_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i___30/ex_atomic_Instruction_Pair_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i___30/ex_branch_with_delayslot_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i___30/ex_branch_with_delayslot_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i___30/ex_delayslot_Instr_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i___30/ex_enable_sext_shift_i_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i___30/ex_is_div_instr_I_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i___30/ex_is_multi_or_load_instr_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i___30/ex_jump_nodelay_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___30/ex_load_alu_carry_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i___30/ex_mbar_stall_no_sleep_1_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i___30/ex_op1_cmp_eq_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \i___30/ex_set_bip_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \i___30/ex_set_bip_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i___30/force1_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i___30/force2_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i___30/force_Val1_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i___30/if_fetch_in_progress_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i___30/if_pc[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i___30/imm_reg[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i___30/mem_exception_from_ex_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i___30/mem_gpr_write_dbg_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i___30/mem_load_store_access_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i___30/mem_valid_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i___30/sign_16_23_inferred_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \i___30/wb_exception_i_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i___30/wb_exception_kind_i[28]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i___30/wb_exception_kind_i[30]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i___30/wb_gpr_write_dbg_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i___30/wb_gpr_write_i_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of saved_reset_mode_dbg_halt_i_1 : label is "soft_lutpair97";
begin
  D(359 downto 0) <= \^d\(359 downto 0);
  \Dbg_Reg_En_1__s_net_1\ <= \Dbg_Reg_En_1__s_port_\;
  \Dbg_Reg_En_4__s_net_1\ <= \Dbg_Reg_En_4__s_port_\;
  \Dbg_Reg_En_6__s_net_1\ <= \Dbg_Reg_En_6__s_port_\;
  \Dbg_Reg_En_7__s_net_1\ <= \Dbg_Reg_En_7__s_port_\;
  E(0) <= \^e\(0);
  LOCKSTEP_Master_Out(40 downto 0) <= \^lockstep_master_out\(40 downto 0);
  \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\ <= \^serial_dbg_intf.instr_insert_reg_en_1_reg\;
  Sleep <= \^sleep\;
  \Using_FPGA.Native\ <= \^using_fpga.native\;
  in0 <= \^in0\;
Data_Flow_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti
     port map (
      Clk => Clk,
      D(31) => \Operand_Select_I/I0\,
      D(30) => \i___30/Using_FPGA.Native_i_1__78_n_0\,
      D(29) => \i___30/Using_FPGA.Native_i_1__79_n_0\,
      D(28) => \i___30/Using_FPGA.Native_i_1__80_n_0\,
      D(27) => \i___30/Using_FPGA.Native_i_1__81_n_0\,
      D(26) => \i___30/Using_FPGA.Native_i_1__82_n_0\,
      D(25) => \i___30/Using_FPGA.Native_i_1__83_n_0\,
      D(24) => \i___30/Using_FPGA.Native_i_1__84_n_0\,
      D(23) => \i___30/Using_FPGA.Native_i_1__85_n_0\,
      D(22) => \i___30/Using_FPGA.Native_i_1__86_n_0\,
      D(21) => \i___30/Using_FPGA.Native_i_1__87_n_0\,
      D(20) => \i___30/Using_FPGA.Native_i_1__88_n_0\,
      D(19) => \i___30/Using_FPGA.Native_i_1__89_n_0\,
      D(18) => \i___30/Using_FPGA.Native_i_1__90_n_0\,
      D(17) => \i___30/Using_FPGA.Native_i_1__91_n_0\,
      D(16) => \i___30/Using_FPGA.Native_i_1__92_n_0\,
      D(15) => \i___30/Using_FPGA.Native_i_1__93_n_0\,
      D(14) => \i___30/Using_FPGA.Native_i_1__94_n_0\,
      D(13) => \i___30/Using_FPGA.Native_i_1__95_n_0\,
      D(12) => \i___30/Using_FPGA.Native_i_1__96_n_0\,
      D(11) => \i___30/Using_FPGA.Native_i_1__97_n_0\,
      D(10) => \i___30/Using_FPGA.Native_i_1__98_n_0\,
      D(9) => \i___30/Using_FPGA.Native_i_1__99_n_0\,
      D(8) => \i___30/Using_FPGA.Native_i_1__100_n_0\,
      D(7) => \i___30/Using_FPGA.Native_i_1__101_n_0\,
      D(6) => \i___30/Using_FPGA.Native_i_1__102_n_0\,
      D(5) => \i___30/Using_FPGA.Native_i_1__103_n_0\,
      D(4) => \i___30/Using_FPGA.Native_i_1__104_n_0\,
      D(3) => \i___30/Using_FPGA.Native_i_1__105_n_0\,
      D(2) => \i___30/Using_FPGA.Native_i_1__106_n_0\,
      D(1) => \i___30/Using_FPGA.Native_i_1__107_n_0\,
      D(0) => \i___30/Using_FPGA.Native_i_1__108_n_0\,
      \Data_Addr[0]\(66 downto 36) => \^d\(324 downto 294),
      \Data_Addr[0]\(35 downto 0) => \^d\(220 downto 185),
      E(0) => of_write_imm_reg,
      \EX_ALU_Op_reg[0]\(1) => ex_alu_op(0),
      \EX_ALU_Op_reg[0]\(0) => ex_alu_op(1),
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      EX_CMP_Op_reg => \i___30/Using_FPGA.Native_i_1__180_n_0\,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Fwd(0 to 31) => EX_Fwd(0 to 31),
      \EX_Op1_reg[24]\ => \i___30/sign_0_15_inferred_i_1_n_0\,
      \EX_Op2_reg[0]\(15) => imm_reg(0),
      \EX_Op2_reg[0]\(14) => imm_reg(1),
      \EX_Op2_reg[0]\(13) => imm_reg(2),
      \EX_Op2_reg[0]\(12) => imm_reg(3),
      \EX_Op2_reg[0]\(11) => imm_reg(4),
      \EX_Op2_reg[0]\(10) => imm_reg(5),
      \EX_Op2_reg[0]\(9) => imm_reg(6),
      \EX_Op2_reg[0]\(8) => imm_reg(7),
      \EX_Op2_reg[0]\(7) => imm_reg(8),
      \EX_Op2_reg[0]\(6) => imm_reg(9),
      \EX_Op2_reg[0]\(5) => imm_reg(10),
      \EX_Op2_reg[0]\(4) => imm_reg(11),
      \EX_Op2_reg[0]\(3) => imm_reg(12),
      \EX_Op2_reg[0]\(2) => imm_reg(13),
      \EX_Op2_reg[0]\(1) => imm_reg(14),
      \EX_Op2_reg[0]\(0) => imm_reg(15),
      \EX_Op3_reg[16]\(35 downto 4) => \^d\(292 downto 261),
      \EX_Op3_reg[16]\(3 downto 0) => \^d\(257 downto 254),
      GPR_Op1(0 to 31) => gpr_op1(0 to 31),
      GPR_Op2(0 to 31) => gpr_op2(0 to 31),
      GPR_Op3(0 to 31) => gpr_op3(0 to 31),
      I1 => \Operand_Select_I/I1\,
      I1_0 => \exception_registers_I1/I1\,
      LO => ex_alu_carry,
      \LOCKSTEP_Out_reg[2995]\ => \^d\(111),
      \LOCKSTEP_Out_reg[2996]\ => \^d\(110),
      \LOCKSTEP_Out_reg[2997]\ => \^d\(109),
      \MEM_DataBus_Addr_reg[30]\(1) => ex_databus_addr(30),
      \MEM_DataBus_Addr_reg[30]\(0) => ex_databus_addr(31),
      \MEM_DataBus_Write_Data_reg[0]\(31) => ex_op3(0),
      \MEM_DataBus_Write_Data_reg[0]\(30) => ex_op3(1),
      \MEM_DataBus_Write_Data_reg[0]\(29) => ex_op3(2),
      \MEM_DataBus_Write_Data_reg[0]\(28) => ex_op3(3),
      \MEM_DataBus_Write_Data_reg[0]\(27) => ex_op3(4),
      \MEM_DataBus_Write_Data_reg[0]\(26) => ex_op3(5),
      \MEM_DataBus_Write_Data_reg[0]\(25) => ex_op3(6),
      \MEM_DataBus_Write_Data_reg[0]\(24) => ex_op3(7),
      \MEM_DataBus_Write_Data_reg[0]\(23) => ex_op3(8),
      \MEM_DataBus_Write_Data_reg[0]\(22) => ex_op3(9),
      \MEM_DataBus_Write_Data_reg[0]\(21) => ex_op3(10),
      \MEM_DataBus_Write_Data_reg[0]\(20) => ex_op3(11),
      \MEM_DataBus_Write_Data_reg[0]\(19) => ex_op3(12),
      \MEM_DataBus_Write_Data_reg[0]\(18) => ex_op3(13),
      \MEM_DataBus_Write_Data_reg[0]\(17) => ex_op3(14),
      \MEM_DataBus_Write_Data_reg[0]\(16) => ex_op3(15),
      \MEM_DataBus_Write_Data_reg[0]\(15) => ex_op3(16),
      \MEM_DataBus_Write_Data_reg[0]\(14) => ex_op3(17),
      \MEM_DataBus_Write_Data_reg[0]\(13) => ex_op3(18),
      \MEM_DataBus_Write_Data_reg[0]\(12) => ex_op3(19),
      \MEM_DataBus_Write_Data_reg[0]\(11) => ex_op3(20),
      \MEM_DataBus_Write_Data_reg[0]\(10) => ex_op3(21),
      \MEM_DataBus_Write_Data_reg[0]\(9) => ex_op3(22),
      \MEM_DataBus_Write_Data_reg[0]\(8) => ex_op3(23),
      \MEM_DataBus_Write_Data_reg[0]\(7) => ex_op3(24),
      \MEM_DataBus_Write_Data_reg[0]\(6) => ex_op3(25),
      \MEM_DataBus_Write_Data_reg[0]\(5) => ex_op3(26),
      \MEM_DataBus_Write_Data_reg[0]\(4) => ex_op3(27),
      \MEM_DataBus_Write_Data_reg[0]\(3) => ex_op3(28),
      \MEM_DataBus_Write_Data_reg[0]\(2) => ex_op3(29),
      \MEM_DataBus_Write_Data_reg[0]\(1) => ex_op3(30),
      \MEM_DataBus_Write_Data_reg[0]\(0) => ex_op3(31),
      MEM_WB_Sel_Mem_PC => MEM_WB_Sel_Mem_PC,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      Q(2) => ex_op2(0),
      Q(1) => ex_op2(30),
      Q(0) => ex_op2(31),
      R => \Data_Flow_Logic_I/R\,
      S => \ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\,
      SR(0) => \Data_Flow_Logic_I/WB_MEM_Result0\,
      \Using_FPGA.Native\(31) => ex_op1_i(0),
      \Using_FPGA.Native\(30) => ex_op1_i(1),
      \Using_FPGA.Native\(29) => ex_op1_i(2),
      \Using_FPGA.Native\(28) => ex_op1_i(3),
      \Using_FPGA.Native\(27) => ex_op1_i(4),
      \Using_FPGA.Native\(26) => ex_op1_i(5),
      \Using_FPGA.Native\(25) => ex_op1_i(6),
      \Using_FPGA.Native\(24) => ex_op1_i(7),
      \Using_FPGA.Native\(23) => ex_op1_i(8),
      \Using_FPGA.Native\(22) => ex_op1_i(9),
      \Using_FPGA.Native\(21) => ex_op1_i(10),
      \Using_FPGA.Native\(20) => ex_op1_i(11),
      \Using_FPGA.Native\(19) => ex_op1_i(12),
      \Using_FPGA.Native\(18) => ex_op1_i(13),
      \Using_FPGA.Native\(17) => ex_op1_i(14),
      \Using_FPGA.Native\(16) => ex_op1_i(15),
      \Using_FPGA.Native\(15) => ex_op1_i(16),
      \Using_FPGA.Native\(14) => ex_op1_i(17),
      \Using_FPGA.Native\(13) => ex_op1_i(18),
      \Using_FPGA.Native\(12) => ex_op1_i(19),
      \Using_FPGA.Native\(11) => ex_op1_i(20),
      \Using_FPGA.Native\(10) => ex_op1_i(21),
      \Using_FPGA.Native\(9) => ex_op1_i(22),
      \Using_FPGA.Native\(8) => ex_op1_i(23),
      \Using_FPGA.Native\(7) => ex_op1_i(24),
      \Using_FPGA.Native\(6) => ex_op1_i(25),
      \Using_FPGA.Native\(5) => ex_op1_i(26),
      \Using_FPGA.Native\(4) => ex_op1_i(27),
      \Using_FPGA.Native\(3) => ex_op1_i(28),
      \Using_FPGA.Native\(2) => ex_op1_i(29),
      \Using_FPGA.Native\(1) => ex_op1_i(30),
      \Using_FPGA.Native\(0) => ex_op1_i(31),
      \Using_FPGA.Native_0\ => Data_Flow_I_n_36,
      \Using_FPGA.Native_1\(0) => ex_op1_neg,
      \Using_FPGA.Native_10\ => Data_Flow_I_n_239,
      \Using_FPGA.Native_11\ => Data_Flow_I_n_240,
      \Using_FPGA.Native_12\ => Data_Flow_I_n_241,
      \Using_FPGA.Native_13\ => Data_Flow_I_n_242,
      \Using_FPGA.Native_14\ => Data_Flow_I_n_243,
      \Using_FPGA.Native_15\ => Data_Flow_I_n_244,
      \Using_FPGA.Native_16\ => Data_Flow_I_n_245,
      \Using_FPGA.Native_17\ => Data_Flow_I_n_246,
      \Using_FPGA.Native_18\ => Data_Flow_I_n_247,
      \Using_FPGA.Native_19\ => Data_Flow_I_n_248,
      \Using_FPGA.Native_2\ => Data_Flow_I_n_231,
      \Using_FPGA.Native_20\ => Data_Flow_I_n_249,
      \Using_FPGA.Native_21\ => Data_Flow_I_n_250,
      \Using_FPGA.Native_22\ => Data_Flow_I_n_251,
      \Using_FPGA.Native_23\ => Data_Flow_I_n_252,
      \Using_FPGA.Native_24\ => Data_Flow_I_n_253,
      \Using_FPGA.Native_25\ => Data_Flow_I_n_254,
      \Using_FPGA.Native_26\ => Data_Flow_I_n_255,
      \Using_FPGA.Native_27\ => \i___30/Using_FPGA.Native_i_2__63_n_0\,
      \Using_FPGA.Native_28\ => \i___30/Using_FPGA.Native_i_2__62_n_0\,
      \Using_FPGA.Native_29\ => \i___30/Using_FPGA.Native_i_2__61_n_0\,
      \Using_FPGA.Native_3\ => Data_Flow_I_n_232,
      \Using_FPGA.Native_30\ => \i___30/Using_FPGA.Native_i_2__60_n_0\,
      \Using_FPGA.Native_31\ => \i___30/Using_FPGA.Native_i_2__59_n_0\,
      \Using_FPGA.Native_32\ => \i___30/Using_FPGA.Native_i_2__58_n_0\,
      \Using_FPGA.Native_33\ => \i___30/Using_FPGA.Native_i_2__57_n_0\,
      \Using_FPGA.Native_34\ => \i___30/Using_FPGA.Native_i_2__56_n_0\,
      \Using_FPGA.Native_35\ => \i___30/Using_FPGA.Native_i_2__55_n_0\,
      \Using_FPGA.Native_36\ => \i___30/Using_FPGA.Native_i_2__54_n_0\,
      \Using_FPGA.Native_37\ => \i___30/Using_FPGA.Native_i_2__53_n_0\,
      \Using_FPGA.Native_38\ => \i___30/Using_FPGA.Native_i_2__52_n_0\,
      \Using_FPGA.Native_39\ => \i___30/Using_FPGA.Native_i_2__51_n_0\,
      \Using_FPGA.Native_4\ => Data_Flow_I_n_233,
      \Using_FPGA.Native_40\ => \i___30/Using_FPGA.Native_i_2__50_n_0\,
      \Using_FPGA.Native_41\ => \i___30/Using_FPGA.Native_i_2__49_n_0\,
      \Using_FPGA.Native_42\ => \i___30/Using_FPGA.Native_i_2__48_n_0\,
      \Using_FPGA.Native_43\ => \i___30/Using_FPGA.Native_i_2__47_n_0\,
      \Using_FPGA.Native_44\ => \i___30/Using_FPGA.Native_i_2__46_n_0\,
      \Using_FPGA.Native_45\ => \i___30/Using_FPGA.Native_i_2__45_n_0\,
      \Using_FPGA.Native_46\ => \i___30/Using_FPGA.Native_i_2__44_n_0\,
      \Using_FPGA.Native_47\ => \i___30/Using_FPGA.Native_i_2__43_n_0\,
      \Using_FPGA.Native_48\ => \i___30/Using_FPGA.Native_i_2__42_n_0\,
      \Using_FPGA.Native_49\ => \i___30/Using_FPGA.Native_i_2__41_n_0\,
      \Using_FPGA.Native_5\ => Data_Flow_I_n_234,
      \Using_FPGA.Native_50\ => \i___30/Using_FPGA.Native_i_2__40_n_0\,
      \Using_FPGA.Native_51\ => \i___30/Using_FPGA.Native_i_2__39_n_0\,
      \Using_FPGA.Native_52\ => \i___30/Using_FPGA.Native_i_2__38_n_0\,
      \Using_FPGA.Native_53\ => \i___30/Using_FPGA.Native_i_2__37_n_0\,
      \Using_FPGA.Native_54\ => \i___30/Using_FPGA.Native_i_2__36_n_0\,
      \Using_FPGA.Native_55\ => \i___30/Using_FPGA.Native_i_2__35_n_0\,
      \Using_FPGA.Native_56\ => \i___30/Using_FPGA.Native_i_2__34_n_0\,
      \Using_FPGA.Native_57\ => \i___30/Using_FPGA.Native_i_2__33_n_0\,
      \Using_FPGA.Native_58\ => \i___30/Using_FPGA.Native_i_1__112_n_0\,
      \Using_FPGA.Native_59\ => \i___30/Using_FPGA.Native_i_1__113_n_0\,
      \Using_FPGA.Native_6\ => Data_Flow_I_n_235,
      \Using_FPGA.Native_60\ => \i___30/Using_FPGA.Native_i_1__114_n_0\,
      \Using_FPGA.Native_61\ => \i___30/Using_FPGA.Native_i_1__117_n_0\,
      \Using_FPGA.Native_62\ => \i___30/Using_FPGA.Native_i_1__119_n_0\,
      \Using_FPGA.Native_63\ => \i___30/Using_FPGA.Native_i_1__116_n_0\,
      \Using_FPGA.Native_64\ => \i___30/Using_FPGA.Native_i_1__115_n_0\,
      \Using_FPGA.Native_65\ => \i___30/Using_FPGA.Native_i_1__118_n_0\,
      \Using_FPGA.Native_66\(31) => of_op2(0),
      \Using_FPGA.Native_66\(30) => of_op2(1),
      \Using_FPGA.Native_66\(29) => of_op2(2),
      \Using_FPGA.Native_66\(28) => of_op2(3),
      \Using_FPGA.Native_66\(27) => of_op2(4),
      \Using_FPGA.Native_66\(26) => of_op2(5),
      \Using_FPGA.Native_66\(25) => of_op2(6),
      \Using_FPGA.Native_66\(24) => of_op2(7),
      \Using_FPGA.Native_66\(23) => of_op2(8),
      \Using_FPGA.Native_66\(22) => of_op2(9),
      \Using_FPGA.Native_66\(21) => of_op2(10),
      \Using_FPGA.Native_66\(20) => of_op2(11),
      \Using_FPGA.Native_66\(19) => of_op2(12),
      \Using_FPGA.Native_66\(18) => of_op2(13),
      \Using_FPGA.Native_66\(17) => of_op2(14),
      \Using_FPGA.Native_66\(16) => of_op2(15),
      \Using_FPGA.Native_66\(15) => of_op2(16),
      \Using_FPGA.Native_66\(14) => of_op2(17),
      \Using_FPGA.Native_66\(13) => of_op2(18),
      \Using_FPGA.Native_66\(12) => of_op2(19),
      \Using_FPGA.Native_66\(11) => of_op2(20),
      \Using_FPGA.Native_66\(10) => of_op2(21),
      \Using_FPGA.Native_66\(9) => of_op2(22),
      \Using_FPGA.Native_66\(8) => of_op2(23),
      \Using_FPGA.Native_66\(7) => of_op2(24),
      \Using_FPGA.Native_66\(6) => of_op2(25),
      \Using_FPGA.Native_66\(5) => of_op2(26),
      \Using_FPGA.Native_66\(4) => of_op2(27),
      \Using_FPGA.Native_66\(3) => of_op2(28),
      \Using_FPGA.Native_66\(2) => of_op2(29),
      \Using_FPGA.Native_66\(1) => of_op2(30),
      \Using_FPGA.Native_66\(0) => of_op2(31),
      \Using_FPGA.Native_67\(31) => of_op3(0),
      \Using_FPGA.Native_67\(30) => of_op3(1),
      \Using_FPGA.Native_67\(29) => of_op3(2),
      \Using_FPGA.Native_67\(28) => of_op3(3),
      \Using_FPGA.Native_67\(27) => of_op3(4),
      \Using_FPGA.Native_67\(26) => of_op3(5),
      \Using_FPGA.Native_67\(25) => of_op3(6),
      \Using_FPGA.Native_67\(24) => of_op3(7),
      \Using_FPGA.Native_67\(23) => of_op3(8),
      \Using_FPGA.Native_67\(22) => of_op3(9),
      \Using_FPGA.Native_67\(21) => of_op3(10),
      \Using_FPGA.Native_67\(20) => of_op3(11),
      \Using_FPGA.Native_67\(19) => of_op3(12),
      \Using_FPGA.Native_67\(18) => of_op3(13),
      \Using_FPGA.Native_67\(17) => of_op3(14),
      \Using_FPGA.Native_67\(16) => of_op3(15),
      \Using_FPGA.Native_67\(15) => of_op3(16),
      \Using_FPGA.Native_67\(14) => of_op3(17),
      \Using_FPGA.Native_67\(13) => of_op3(18),
      \Using_FPGA.Native_67\(12) => of_op3(19),
      \Using_FPGA.Native_67\(11) => of_op3(20),
      \Using_FPGA.Native_67\(10) => of_op3(21),
      \Using_FPGA.Native_67\(9) => of_op3(22),
      \Using_FPGA.Native_67\(8) => of_op3(23),
      \Using_FPGA.Native_67\(7) => of_op3(24),
      \Using_FPGA.Native_67\(6) => of_op3(25),
      \Using_FPGA.Native_67\(5) => of_op3(26),
      \Using_FPGA.Native_67\(4) => of_op3(27),
      \Using_FPGA.Native_67\(3) => of_op3(28),
      \Using_FPGA.Native_67\(2) => of_op3(29),
      \Using_FPGA.Native_67\(1) => of_op3(30),
      \Using_FPGA.Native_67\(0) => of_op3(31),
      \Using_FPGA.Native_68\(3) => MEM_Fwd(0),
      \Using_FPGA.Native_68\(2) => MEM_Fwd(28),
      \Using_FPGA.Native_68\(1) => MEM_Fwd(29),
      \Using_FPGA.Native_68\(0) => MEM_Fwd(30),
      \Using_FPGA.Native_7\ => Data_Flow_I_n_236,
      \Using_FPGA.Native_8\ => Data_Flow_I_n_237,
      \Using_FPGA.Native_9\ => Data_Flow_I_n_238,
      WB_GPR_Wr_Addr(0) => \^d\(116),
      WB_GPR_Wr_Addr(1) => \^d\(115),
      WB_GPR_Wr_Addr(2) => \^d\(114),
      WB_GPR_Wr_Addr(3) => \^d\(113),
      WB_GPR_Wr_Addr(4) => \^d\(112),
      \WB_MEM_Result_reg[0]\ => \^d\(108),
      \WB_MEM_Result_reg[10]\ => \^d\(98),
      \WB_MEM_Result_reg[11]\ => \^d\(97),
      \WB_MEM_Result_reg[12]\ => \^d\(96),
      \WB_MEM_Result_reg[13]\ => \^d\(95),
      \WB_MEM_Result_reg[14]\ => \^d\(94),
      \WB_MEM_Result_reg[15]\ => \^d\(93),
      \WB_MEM_Result_reg[16]\ => \^d\(92),
      \WB_MEM_Result_reg[17]\ => \^d\(91),
      \WB_MEM_Result_reg[18]\ => \^d\(90),
      \WB_MEM_Result_reg[19]\ => \^d\(89),
      \WB_MEM_Result_reg[1]\ => \^d\(107),
      \WB_MEM_Result_reg[20]\ => \^d\(88),
      \WB_MEM_Result_reg[21]\ => \^d\(87),
      \WB_MEM_Result_reg[22]\ => \^d\(86),
      \WB_MEM_Result_reg[23]\ => \^d\(85),
      \WB_MEM_Result_reg[24]\ => \^d\(84),
      \WB_MEM_Result_reg[25]\ => \^d\(83),
      \WB_MEM_Result_reg[26]\ => \^d\(82),
      \WB_MEM_Result_reg[27]\ => \^d\(81),
      \WB_MEM_Result_reg[28]\ => \^d\(80),
      \WB_MEM_Result_reg[29]\ => \^d\(79),
      \WB_MEM_Result_reg[2]\ => \^d\(106),
      \WB_MEM_Result_reg[30]\ => \^d\(78),
      \WB_MEM_Result_reg[31]\ => \^d\(77),
      \WB_MEM_Result_reg[3]\ => \^d\(105),
      \WB_MEM_Result_reg[4]\ => \^d\(104),
      \WB_MEM_Result_reg[5]\ => \^d\(103),
      \WB_MEM_Result_reg[6]\ => \^d\(102),
      \WB_MEM_Result_reg[7]\ => \^d\(101),
      \WB_MEM_Result_reg[8]\ => \^d\(100),
      \WB_MEM_Result_reg[9]\ => \^d\(99),
      \data_rd_reg_reg[16]\(15) => Data_Flow_I_n_145,
      \data_rd_reg_reg[16]\(14) => Data_Flow_I_n_146,
      \data_rd_reg_reg[16]\(13) => Data_Flow_I_n_147,
      \data_rd_reg_reg[16]\(12) => Data_Flow_I_n_148,
      \data_rd_reg_reg[16]\(11) => Data_Flow_I_n_149,
      \data_rd_reg_reg[16]\(10) => Data_Flow_I_n_150,
      \data_rd_reg_reg[16]\(9) => Data_Flow_I_n_151,
      \data_rd_reg_reg[16]\(8) => Data_Flow_I_n_152,
      \data_rd_reg_reg[16]\(7) => Data_Flow_I_n_153,
      \data_rd_reg_reg[16]\(6) => Data_Flow_I_n_154,
      \data_rd_reg_reg[16]\(5) => Data_Flow_I_n_155,
      \data_rd_reg_reg[16]\(4) => Data_Flow_I_n_156,
      \data_rd_reg_reg[16]\(3) => Data_Flow_I_n_157,
      \data_rd_reg_reg[16]\(2) => Data_Flow_I_n_158,
      \data_rd_reg_reg[16]\(1) => Data_Flow_I_n_159,
      \data_rd_reg_reg[16]\(0) => Data_Flow_I_n_160,
      ex_MSR(2) => ex_MSR(28),
      ex_MSR(1) => ex_MSR(29),
      ex_MSR(0) => ex_MSR(30),
      ex_branch_with_delayslot_reg => \^using_fpga.native\,
      ex_byte_access => ex_byte_access,
      ex_byte_selects(0) => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      ex_doublet_access => ex_doublet_access,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      ex_reverse_mem_access => ex_reverse_mem_access,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      in0 => \i___30/sign_16_23_inferred_i_1_n_0\,
      inside_handler => \Use_Statistics.Debug_Stat_I/inside_handler\,
      inside_handler_reg => Data_Flow_I_n_256,
      lopt => lopt,
      lopt_1 => \jump_logic_I1/DI\,
      lopt_2 => \jump_logic_I1/S\,
      mem_MSR(2) => mem_MSR(28),
      mem_MSR(1) => mem_MSR(29),
      mem_MSR(0) => mem_MSR(30),
      mem_byte_access => mem_byte_access,
      mem_doublet_access => mem_doublet_access,
      mem_ex_result(0 to 31) => mem_ex_result(0 to 31),
      \mem_pc_i_reg[0]\(31) => MEM_PC(0),
      \mem_pc_i_reg[0]\(30) => MEM_PC(1),
      \mem_pc_i_reg[0]\(29) => MEM_PC(2),
      \mem_pc_i_reg[0]\(28) => MEM_PC(3),
      \mem_pc_i_reg[0]\(27) => MEM_PC(4),
      \mem_pc_i_reg[0]\(26) => MEM_PC(5),
      \mem_pc_i_reg[0]\(25) => MEM_PC(6),
      \mem_pc_i_reg[0]\(24) => MEM_PC(7),
      \mem_pc_i_reg[0]\(23) => MEM_PC(8),
      \mem_pc_i_reg[0]\(22) => MEM_PC(9),
      \mem_pc_i_reg[0]\(21) => MEM_PC(10),
      \mem_pc_i_reg[0]\(20) => MEM_PC(11),
      \mem_pc_i_reg[0]\(19) => MEM_PC(12),
      \mem_pc_i_reg[0]\(18) => MEM_PC(13),
      \mem_pc_i_reg[0]\(17) => MEM_PC(14),
      \mem_pc_i_reg[0]\(16) => MEM_PC(15),
      \mem_pc_i_reg[0]\(15) => MEM_PC(16),
      \mem_pc_i_reg[0]\(14) => MEM_PC(17),
      \mem_pc_i_reg[0]\(13) => MEM_PC(18),
      \mem_pc_i_reg[0]\(12) => MEM_PC(19),
      \mem_pc_i_reg[0]\(11) => MEM_PC(20),
      \mem_pc_i_reg[0]\(10) => MEM_PC(21),
      \mem_pc_i_reg[0]\(9) => MEM_PC(22),
      \mem_pc_i_reg[0]\(8) => MEM_PC(23),
      \mem_pc_i_reg[0]\(7) => MEM_PC(24),
      \mem_pc_i_reg[0]\(6) => MEM_PC(25),
      \mem_pc_i_reg[0]\(5) => MEM_PC(26),
      \mem_pc_i_reg[0]\(4) => MEM_PC(27),
      \mem_pc_i_reg[0]\(3) => MEM_PC(28),
      \mem_pc_i_reg[0]\(2) => MEM_PC(29),
      \mem_pc_i_reg[0]\(1) => MEM_PC(30),
      \mem_pc_i_reg[0]\(0) => MEM_PC(31),
      mem_valid_reg => \^in0\,
      of_MSR(1) => of_MSR(28),
      of_MSR(0) => of_MSR(30),
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_op1_sel_spr => of_op1_sel_spr,
      of_pause_reg => \^e\(0),
      \out\ => \Shift_Logic_Module_I/I4\,
      read_register_MSR_1_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_63\,
      \saved_load_get_reg[0]\(31) => wb_mem_result(0),
      \saved_load_get_reg[0]\(30) => wb_mem_result(1),
      \saved_load_get_reg[0]\(29) => wb_mem_result(2),
      \saved_load_get_reg[0]\(28) => wb_mem_result(3),
      \saved_load_get_reg[0]\(27) => wb_mem_result(4),
      \saved_load_get_reg[0]\(26) => wb_mem_result(5),
      \saved_load_get_reg[0]\(25) => wb_mem_result(6),
      \saved_load_get_reg[0]\(24) => wb_mem_result(7),
      \saved_load_get_reg[0]\(23) => wb_mem_result(8),
      \saved_load_get_reg[0]\(22) => wb_mem_result(9),
      \saved_load_get_reg[0]\(21) => wb_mem_result(10),
      \saved_load_get_reg[0]\(20) => wb_mem_result(11),
      \saved_load_get_reg[0]\(19) => wb_mem_result(12),
      \saved_load_get_reg[0]\(18) => wb_mem_result(13),
      \saved_load_get_reg[0]\(17) => wb_mem_result(14),
      \saved_load_get_reg[0]\(16) => wb_mem_result(15),
      \saved_load_get_reg[0]\(15) => wb_mem_result(16),
      \saved_load_get_reg[0]\(14) => wb_mem_result(17),
      \saved_load_get_reg[0]\(13) => wb_mem_result(18),
      \saved_load_get_reg[0]\(12) => wb_mem_result(19),
      \saved_load_get_reg[0]\(11) => wb_mem_result(20),
      \saved_load_get_reg[0]\(10) => wb_mem_result(21),
      \saved_load_get_reg[0]\(9) => wb_mem_result(22),
      \saved_load_get_reg[0]\(8) => wb_mem_result(23),
      \saved_load_get_reg[0]\(7) => wb_mem_result(24),
      \saved_load_get_reg[0]\(6) => wb_mem_result(25),
      \saved_load_get_reg[0]\(5) => wb_mem_result(26),
      \saved_load_get_reg[0]\(4) => wb_mem_result(27),
      \saved_load_get_reg[0]\(3) => wb_mem_result(28),
      \saved_load_get_reg[0]\(2) => wb_mem_result(29),
      \saved_load_get_reg[0]\(1) => wb_mem_result(30),
      \saved_load_get_reg[0]\(0) => wb_mem_result(31),
      \saved_load_get_reg[23]\ => Data_Flow_I_n_142,
      \saved_load_get_reg[31]\(1) => Data_Flow_I_n_403,
      \saved_load_get_reg[31]\(0) => Data_Flow_I_n_404,
      \saved_pc_reg[0]\ => \^d\(149),
      \saved_pc_reg[10]\ => \^d\(139),
      \saved_pc_reg[11]\ => \^d\(138),
      \saved_pc_reg[12]\ => \^d\(137),
      \saved_pc_reg[13]\ => \^d\(136),
      \saved_pc_reg[14]\ => \^d\(135),
      \saved_pc_reg[15]\ => \^d\(134),
      \saved_pc_reg[16]\ => \^d\(133),
      \saved_pc_reg[17]\ => \^d\(132),
      \saved_pc_reg[18]\ => \^d\(131),
      \saved_pc_reg[19]\ => \^d\(130),
      \saved_pc_reg[1]\ => \^d\(148),
      \saved_pc_reg[20]\ => \^d\(129),
      \saved_pc_reg[21]\ => \^d\(128),
      \saved_pc_reg[22]\ => \^d\(127),
      \saved_pc_reg[23]\ => \^d\(126),
      \saved_pc_reg[24]\ => \^d\(125),
      \saved_pc_reg[25]\ => \^d\(124),
      \saved_pc_reg[26]\ => \^d\(123),
      \saved_pc_reg[27]\ => \^d\(122),
      \saved_pc_reg[28]\ => \^d\(121),
      \saved_pc_reg[29]\ => \^d\(120),
      \saved_pc_reg[2]\ => \^d\(147),
      \saved_pc_reg[30]\ => \^d\(119),
      \saved_pc_reg[31]\ => \^d\(118),
      \saved_pc_reg[3]\ => \^d\(146),
      \saved_pc_reg[4]\ => \^d\(145),
      \saved_pc_reg[5]\ => \^d\(144),
      \saved_pc_reg[6]\ => \^d\(143),
      \saved_pc_reg[7]\ => \^d\(142),
      \saved_pc_reg[8]\ => \^d\(141),
      \saved_pc_reg[9]\ => \^d\(140),
      stat_stop(0) => \Use_Statistics.Debug_Stat_I/stat_stop\(57),
      sync_reset => sync_reset,
      wb_excep_return_addr(0 to 31) => wb_excep_return_addr(0 to 31),
      wb_exception_i_reg => \^d\(117),
      \wb_exception_kind_i_reg[28]\(0) => \^d\(75),
      \wb_exception_kind_i_reg[28]_0\ => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      wb_gpr_wr_dbg => wb_gpr_wr_dbg,
      wb_piperun => wb_piperun,
      wb_read_msb_doublet_sel => wb_read_msb_doublet_sel,
      wb_valid_reg => Decode_I_n_321
    );
Decode_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti
     port map (
      A => A,
      Clk => Clk,
      D(106 downto 44) => \^d\(357 downto 295),
      D(43 downto 42) => \^d\(259 downto 258),
      D(41) => \^d\(221),
      D(40 downto 39) => \^d\(184 downto 183),
      D(38 downto 23) => \^d\(149 downto 134),
      D(22 downto 7) => \^d\(108 downto 93),
      D(6) => \^d\(76),
      D(5 downto 2) => \^d\(6 downto 3),
      D(1 downto 0) => \^d\(1 downto 0),
      D235_out => D235_out,
      D237_out => D237_out,
      D239_out => D239_out,
      D243_out => D243_out,
      DI => \jump_logic_I1/DI\,
      Dbg_Clean_Stop0 => Dbg_Clean_Stop0,
      E(0) => Decode_I_n_368,
      \EX_ALU_Op_reg[0]_0\ => Decode_I_n_360,
      EX_ALU_Sel_Logic => EX_ALU_Sel_Logic,
      \EX_Branch_CMP_Op1_reg[31]\ => Decode_I_n_358,
      \EX_Branch_CMP_Op1_reg[31]_0\ => Decode_I_n_359,
      EX_CMP_Op105_out => EX_CMP_Op105_out,
      EX_Enable_ALU => EX_Enable_ALU,
      EX_Is_Div_Instr => EX_Is_Div_Instr,
      \EX_Op1_reg[0]\(1) => ex_op1_i(0),
      \EX_Op1_reg[0]\(0) => ex_op1_i(31),
      \EX_Op2_reg[30]\(1) => ex_databus_addr(30),
      \EX_Op2_reg[30]\(0) => ex_databus_addr(31),
      \EX_Op2_reg[31]\(0) => ex_op2(31),
      \EX_Op3_reg[31]\ => Decode_I_n_364,
      \EX_Op3_reg[31]_0\ => Decode_I_n_366,
      \EX_Op3_reg[31]_1\ => Decode_I_n_367,
      EX_Unsigned_Op104_out => EX_Unsigned_Op104_out,
      EX_Use_Carry103_out => EX_Use_Carry103_out,
      Hibernate => Hibernate,
      I0 => I0,
      I0101_out => \PC_Module_I/I0101_out\,
      I0101_out_16 => \PreFetch_Buffer_I1/I0101_out\,
      I0105_out => \PC_Module_I/I0105_out\,
      I0105_out_14 => \PreFetch_Buffer_I1/I0105_out\,
      I0109_out => \PC_Module_I/I0109_out\,
      I0109_out_12 => \PreFetch_Buffer_I1/I0109_out\,
      I0113_out => \PC_Module_I/I0113_out\,
      I0113_out_10 => \PreFetch_Buffer_I1/I0113_out\,
      I0117_out => \PC_Module_I/I0117_out\,
      I0117_out_8 => \PreFetch_Buffer_I1/I0117_out\,
      I0121_out => \PC_Module_I/I0121_out\,
      I0121_out_6 => \PreFetch_Buffer_I1/I0121_out\,
      I0125_out => \PC_Module_I/I0125_out\,
      I0125_out_4 => \PreFetch_Buffer_I1/I0125_out\,
      I0129_out => \PreFetch_Buffer_I1/I0129_out\,
      I0133_out => \PreFetch_Buffer_I1/I0133_out\,
      I0137_out => \PreFetch_Buffer_I1/I0137_out\,
      I013_out => \PC_Module_I/I013_out\,
      I013_out_60 => \PreFetch_Buffer_I1/I013_out\,
      I0141_out => \PreFetch_Buffer_I1/I0141_out\,
      I0145_out => \PreFetch_Buffer_I1/I0145_out\,
      I0149_out => \PreFetch_Buffer_I1/I0149_out\,
      I0153_out => \PreFetch_Buffer_I1/I0153_out\,
      I0157_out => \PreFetch_Buffer_I1/I0157_out\,
      I0161_out => \PreFetch_Buffer_I1/I0161_out\,
      I0165_out => \PreFetch_Buffer_I1/I0165_out\,
      I0169_out => \PreFetch_Buffer_I1/I0169_out\,
      I017_out => \PC_Module_I/I017_out\,
      I017_out_58 => \PreFetch_Buffer_I1/I017_out\,
      I021_out => \PC_Module_I/I021_out\,
      I021_out_56 => \PreFetch_Buffer_I1/I021_out\,
      I025_out => \PC_Module_I/I025_out\,
      I025_out_54 => \PreFetch_Buffer_I1/I025_out\,
      I029_out => \PC_Module_I/I029_out\,
      I029_out_52 => \PreFetch_Buffer_I1/I029_out\,
      I033_out => \PC_Module_I/I033_out\,
      I033_out_50 => \PreFetch_Buffer_I1/I033_out\,
      I037_out => \PC_Module_I/I037_out\,
      I037_out_48 => \PreFetch_Buffer_I1/I037_out\,
      I041_out => \PC_Module_I/I041_out\,
      I041_out_46 => \PreFetch_Buffer_I1/I041_out\,
      I045_out => \PC_Module_I/I045_out\,
      I045_out_44 => \PreFetch_Buffer_I1/I045_out\,
      I049_out => \PC_Module_I/I049_out\,
      I049_out_42 => \PreFetch_Buffer_I1/I049_out\,
      I053_out => \PC_Module_I/I053_out\,
      I053_out_40 => \PreFetch_Buffer_I1/I053_out\,
      I057_out => \PC_Module_I/I057_out\,
      I057_out_38 => \PreFetch_Buffer_I1/I057_out\,
      I05_out => \PC_Module_I/I05_out\,
      I05_out_64 => \PreFetch_Buffer_I1/I05_out\,
      I061_out => \PC_Module_I/I061_out\,
      I061_out_36 => \PreFetch_Buffer_I1/I061_out\,
      I065_out => \PC_Module_I/I065_out\,
      I065_out_34 => \PreFetch_Buffer_I1/I065_out\,
      I069_out => \PC_Module_I/I069_out\,
      I069_out_32 => \PreFetch_Buffer_I1/I069_out\,
      I073_out => \PC_Module_I/I073_out\,
      I073_out_30 => \PreFetch_Buffer_I1/I073_out\,
      I077_out => \PC_Module_I/I077_out\,
      I077_out_28 => \PreFetch_Buffer_I1/I077_out\,
      I081_out => \PC_Module_I/I081_out\,
      I081_out_26 => \PreFetch_Buffer_I1/I081_out\,
      I085_out => \PC_Module_I/I085_out\,
      I085_out_24 => \PreFetch_Buffer_I1/I085_out\,
      I089_out => \PC_Module_I/I089_out\,
      I089_out_22 => \PreFetch_Buffer_I1/I089_out\,
      I093_out => \PC_Module_I/I093_out\,
      I093_out_20 => \PreFetch_Buffer_I1/I093_out\,
      I097_out => \PC_Module_I/I097_out\,
      I097_out_18 => \PreFetch_Buffer_I1/I097_out\,
      I09_out => \PC_Module_I/I09_out\,
      I09_out_62 => \PreFetch_Buffer_I1/I09_out\,
      I0_1 => \PC_Module_I/I0\,
      I0_66 => \PreFetch_Buffer_I1/I0\,
      I1 => \exception_registers_I1/I1\,
      I1103_out => \PC_Module_I/I1103_out\,
      I1103_out_15 => \PreFetch_Buffer_I1/I1103_out\,
      I1107_out => \PC_Module_I/I1107_out\,
      I1107_out_13 => \PreFetch_Buffer_I1/I1107_out\,
      I1111_out => \PC_Module_I/I1111_out\,
      I1111_out_11 => \PreFetch_Buffer_I1/I1111_out\,
      I1115_out => \PC_Module_I/I1115_out\,
      I1115_out_9 => \PreFetch_Buffer_I1/I1115_out\,
      I1119_out => \PC_Module_I/I1119_out\,
      I1119_out_7 => \PreFetch_Buffer_I1/I1119_out\,
      I111_out => \PC_Module_I/I111_out\,
      I111_out_61 => \PreFetch_Buffer_I1/I111_out\,
      I1123_out => \PC_Module_I/I1123_out\,
      I1123_out_5 => \PreFetch_Buffer_I1/I1123_out\,
      I1127_out => \PreFetch_Buffer_I1/I1127_out\,
      I1131_out => \PreFetch_Buffer_I1/I1131_out\,
      I1135_out => \PreFetch_Buffer_I1/I1135_out\,
      I1139_out => \PreFetch_Buffer_I1/I1139_out\,
      I1143_out => \PreFetch_Buffer_I1/I1143_out\,
      I1147_out => \PreFetch_Buffer_I1/I1147_out\,
      I1151_out => \PreFetch_Buffer_I1/I1151_out\,
      I1155_out => \PreFetch_Buffer_I1/I1155_out\,
      I1159_out => \PreFetch_Buffer_I1/I1159_out\,
      I115_out => \PC_Module_I/I115_out\,
      I115_out_59 => \PreFetch_Buffer_I1/I115_out\,
      I1163_out => \PreFetch_Buffer_I1/I1163_out\,
      I1167_out => \PreFetch_Buffer_I1/I1167_out\,
      I119_out => \PC_Module_I/I119_out\,
      I119_out_57 => \PreFetch_Buffer_I1/I119_out\,
      I123_out => \PC_Module_I/I123_out\,
      I123_out_55 => \PreFetch_Buffer_I1/I123_out\,
      I127_out => \PC_Module_I/I127_out\,
      I127_out_53 => \PreFetch_Buffer_I1/I127_out\,
      I131_out => \PC_Module_I/I131_out\,
      I131_out_51 => \PreFetch_Buffer_I1/I131_out\,
      I135_out => \PC_Module_I/I135_out\,
      I135_out_49 => \PreFetch_Buffer_I1/I135_out\,
      I139_out => \PC_Module_I/I139_out\,
      I139_out_47 => \PreFetch_Buffer_I1/I139_out\,
      I13_out => \PC_Module_I/I13_out\,
      I13_out_65 => \PreFetch_Buffer_I1/I13_out\,
      I143_out => \PC_Module_I/I143_out\,
      I143_out_45 => \PreFetch_Buffer_I1/I143_out\,
      I147_out => \PC_Module_I/I147_out\,
      I147_out_43 => \PreFetch_Buffer_I1/I147_out\,
      I151_out => \PC_Module_I/I151_out\,
      I151_out_41 => \PreFetch_Buffer_I1/I151_out\,
      I155_out => \PC_Module_I/I155_out\,
      I155_out_39 => \PreFetch_Buffer_I1/I155_out\,
      I159_out => \PC_Module_I/I159_out\,
      I159_out_37 => \PreFetch_Buffer_I1/I159_out\,
      I163_out => \PC_Module_I/I163_out\,
      I163_out_35 => \PreFetch_Buffer_I1/I163_out\,
      I167_out => \PC_Module_I/I167_out\,
      I167_out_33 => \PreFetch_Buffer_I1/I167_out\,
      I171_out => \PC_Module_I/I171_out\,
      I171_out_31 => \PreFetch_Buffer_I1/I171_out\,
      I175_out => \PC_Module_I/I175_out\,
      I175_out_29 => \PreFetch_Buffer_I1/I175_out\,
      I179_out => \PC_Module_I/I179_out\,
      I179_out_27 => \PreFetch_Buffer_I1/I179_out\,
      I17_out => \PC_Module_I/I17_out\,
      I17_out_63 => \PreFetch_Buffer_I1/I17_out\,
      I183_out => \PC_Module_I/I183_out\,
      I183_out_25 => \PreFetch_Buffer_I1/I183_out\,
      I187_out => \PC_Module_I/I187_out\,
      I187_out_23 => \PreFetch_Buffer_I1/I187_out\,
      I191_out => \PC_Module_I/I191_out\,
      I191_out_21 => \PreFetch_Buffer_I1/I191_out\,
      I195_out => \PC_Module_I/I195_out\,
      I195_out_19 => \PreFetch_Buffer_I1/I195_out\,
      I199_out => \PC_Module_I/I199_out\,
      I199_out_17 => \PreFetch_Buffer_I1/I199_out\,
      I1_2 => \PC_Module_I/I1\,
      I1_67 => \PreFetch_Buffer_I1/I1\,
      I4 => I4,
      I4_3 => \PreFetch_Buffer_I1/I4\,
      I5 => \PreFetch_Buffer_I1/I5\,
      IReady => IReady,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(35),
      \LOCKSTEP_Out_reg[2979]\(4) => wb_new_esr_ess_rx(0),
      \LOCKSTEP_Out_reg[2979]\(3) => wb_new_esr_ess_rx(1),
      \LOCKSTEP_Out_reg[2979]\(2) => wb_new_esr_ess_rx(2),
      \LOCKSTEP_Out_reg[2979]\(1) => wb_new_esr_ess_rx(3),
      \LOCKSTEP_Out_reg[2979]\(0) => wb_new_esr_ess_rx(4),
      MB_Halted(72) => \^d\(359),
      MB_Halted(71) => \^d\(256),
      MB_Halted(70 downto 38) => \^d\(254 downto 222),
      MB_Halted(37 downto 6) => \^d\(182 downto 151),
      MB_Halted(5) => \^d\(117),
      MB_Halted(4 downto 0) => \^d\(75 downto 71),
      \MEM_DataBus_Addr_reg[9]_0\(1) => ex_alu_op(0),
      \MEM_DataBus_Addr_reg[9]_0\(0) => ex_alu_op(1),
      MEM_Sel_MEM_Res => MEM_Sel_MEM_Res,
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARVALID_i_reg => Decode_I_n_356,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWVALID_i_reg => Decode_I_n_354,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WVALID_i_reg => Decode_I_n_355,
      O => \PC_Module_I/O87_out\,
      O56_out => \PC_Module_I/O56_out\,
      O_0 => O,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Pause_Ack0 => Pause_Ack0,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg\ => Decode_I_n_328,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      \Performace_Debug_Control.dbg_hit_reg[0]\ => Decode_I_n_327,
      \Performace_Debug_Control.dbg_state_nohalt_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_74\,
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg\ => \i___30/Using_FPGA.Native_i_1__139_n_0\,
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\ => \i___30/Using_FPGA.Native_i_1__127_n_0\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg\ => Decode_I_n_326,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      \Performace_Debug_Control.ex_brki_hit_reg\ => Decode_I_n_325,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg\ => \i___30/Using_FPGA.Native_i_1__126_n_0\,
      \Performace_Debug_Control.force_stop_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_86\,
      \Performace_Debug_Control.normal_stop_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_98\,
      Q(31) => \PC_Module_I/S152_in\,
      Q(30) => \PC_Module_I/S147_in\,
      Q(29) => \PC_Module_I/S142_in\,
      Q(28) => \PC_Module_I/S137_in\,
      Q(27) => \PC_Module_I/S132_in\,
      Q(26) => \PC_Module_I/S127_in\,
      Q(25) => \PC_Module_I/S122_in\,
      Q(24) => \PC_Module_I/S117_in\,
      Q(23) => \PC_Module_I/S112_in\,
      Q(22) => \PC_Module_I/S107_in\,
      Q(21) => \PC_Module_I/S102_in\,
      Q(20) => \PC_Module_I/S97_in\,
      Q(19) => \PC_Module_I/S92_in\,
      Q(18) => \PC_Module_I/S87_in\,
      Q(17) => \PC_Module_I/S82_in\,
      Q(16) => \PC_Module_I/S77_in\,
      Q(15) => \PC_Module_I/S72_in\,
      Q(14) => \PC_Module_I/S67_in\,
      Q(13) => \PC_Module_I/S62_in\,
      Q(12) => \PC_Module_I/S57_in\,
      Q(11) => \PC_Module_I/S52_in\,
      Q(10) => \PC_Module_I/S47_in\,
      Q(9) => \PC_Module_I/S42_in\,
      Q(8) => \PC_Module_I/S37_in\,
      Q(7) => \PC_Module_I/S32_in\,
      Q(6) => \PC_Module_I/S27_in\,
      Q(5) => \PC_Module_I/S22_in\,
      Q(4) => \PC_Module_I/S17_in\,
      Q(3) => \PC_Module_I/S12_in\,
      Q(2) => \PC_Module_I/S\,
      Q(1) => \PC_Module_I/p_1_in3_in\,
      Q(0) => Decode_I_n_65,
      Q0_out => Q0_out,
      Q2_out => Q2_out,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => \jump_logic_I1/S\,
      S_68 => \mem_wait_on_ready_N_carry_or/S\,
      \Serial_Dbg_Intf.control_reg_reg[19]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_125\,
      \Serial_Dbg_Intf.control_reg_reg[19]_0\(2) => \Use_Trace.Debug_Trace_I/savepc_ctrl\,
      \Serial_Dbg_Intf.control_reg_reg[19]_0\(1) => \Use_Trace.Debug_Trace_I/saveload_ctrl\,
      \Serial_Dbg_Intf.control_reg_reg[19]_0\(0) => \Use_Trace.Debug_Trace_I/saveret_ctrl\,
      \Serial_Dbg_Intf.control_reg_reg[8]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_17\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg\ => \i___30/I_AS_INST_0_i_1_n_0\,
      \Serial_Dbg_Intf.if_debug_ready_i_reg_0\ => \^lockstep_master_out\(38),
      \Serial_Dbg_Intf.stopped_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_122\,
      \Serial_Dbg_Intf.stopped_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_14\,
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      Suspend => Suspend,
      Trace_WB_Jump_Taken_reg_0 => \^in0\,
      \Use_Async_Reset.sync_reset_reg\ => in00,
      \Use_Async_Reset.sync_reset_reg_0\ => \i___30/ex_mbar_sleep_i_2_n_0\,
      \Using_FPGA.Native\(3) => if_sel_input(0),
      \Using_FPGA.Native\(2) => if_sel_input(1),
      \Using_FPGA.Native\(1) => if_sel_input(3),
      \Using_FPGA.Native\(0) => if_sel_input(4),
      \Using_FPGA.Native_0\ => Decode_I_n_70,
      \Using_FPGA.Native_1\ => \^using_fpga.native\,
      \Using_FPGA.Native_10\(31) => \PC_Module_I/p_1_in153_in\,
      \Using_FPGA.Native_10\(30) => \PC_Module_I/p_1_in148_in\,
      \Using_FPGA.Native_10\(29) => \PC_Module_I/p_1_in143_in\,
      \Using_FPGA.Native_10\(28) => \PC_Module_I/p_1_in138_in\,
      \Using_FPGA.Native_10\(27) => \PC_Module_I/p_1_in133_in\,
      \Using_FPGA.Native_10\(26) => \PC_Module_I/p_1_in128_in\,
      \Using_FPGA.Native_10\(25) => \PC_Module_I/p_1_in123_in\,
      \Using_FPGA.Native_10\(24) => \PC_Module_I/p_1_in118_in\,
      \Using_FPGA.Native_10\(23) => \PC_Module_I/p_1_in113_in\,
      \Using_FPGA.Native_10\(22) => \PC_Module_I/p_1_in108_in\,
      \Using_FPGA.Native_10\(21) => \PC_Module_I/p_1_in103_in\,
      \Using_FPGA.Native_10\(20) => \PC_Module_I/p_1_in98_in\,
      \Using_FPGA.Native_10\(19) => \PC_Module_I/p_1_in93_in\,
      \Using_FPGA.Native_10\(18) => \PC_Module_I/p_1_in88_in\,
      \Using_FPGA.Native_10\(17) => \PC_Module_I/p_1_in83_in\,
      \Using_FPGA.Native_10\(16) => \PC_Module_I/p_1_in78_in\,
      \Using_FPGA.Native_10\(15) => \PC_Module_I/p_1_in73_in\,
      \Using_FPGA.Native_10\(14) => \PC_Module_I/p_1_in68_in\,
      \Using_FPGA.Native_10\(13) => \PC_Module_I/p_1_in63_in\,
      \Using_FPGA.Native_10\(12) => \PC_Module_I/p_1_in58_in\,
      \Using_FPGA.Native_10\(11) => \PC_Module_I/p_1_in53_in\,
      \Using_FPGA.Native_10\(10) => \PC_Module_I/p_1_in48_in\,
      \Using_FPGA.Native_10\(9) => \PC_Module_I/p_1_in43_in\,
      \Using_FPGA.Native_10\(8) => \PC_Module_I/p_1_in38_in\,
      \Using_FPGA.Native_10\(7) => \PC_Module_I/p_1_in33_in\,
      \Using_FPGA.Native_10\(6) => \PC_Module_I/p_1_in28_in\,
      \Using_FPGA.Native_10\(5) => \PC_Module_I/p_1_in23_in\,
      \Using_FPGA.Native_10\(4) => \PC_Module_I/p_1_in18_in\,
      \Using_FPGA.Native_10\(3) => \PC_Module_I/p_1_in13_in\,
      \Using_FPGA.Native_10\(2) => \PC_Module_I/p_1_in8_in\,
      \Using_FPGA.Native_10\(1) => \PC_Module_I/p_2_in4_in\,
      \Using_FPGA.Native_10\(0) => Decode_I_n_463,
      \Using_FPGA.Native_11\(42) => \PreFetch_Buffer_I1/p_1_in209_in\,
      \Using_FPGA.Native_11\(41) => \PreFetch_Buffer_I1/p_1_in204_in\,
      \Using_FPGA.Native_11\(40) => \PreFetch_Buffer_I1/p_1_in199_in\,
      \Using_FPGA.Native_11\(39) => \PreFetch_Buffer_I1/p_1_in194_in\,
      \Using_FPGA.Native_11\(38) => \PreFetch_Buffer_I1/p_1_in189_in\,
      \Using_FPGA.Native_11\(37) => \PreFetch_Buffer_I1/p_1_in184_in\,
      \Using_FPGA.Native_11\(36) => \PreFetch_Buffer_I1/p_1_in179_in\,
      \Using_FPGA.Native_11\(35) => \PreFetch_Buffer_I1/p_1_in174_in\,
      \Using_FPGA.Native_11\(34) => \PreFetch_Buffer_I1/p_1_in169_in\,
      \Using_FPGA.Native_11\(33) => \PreFetch_Buffer_I1/p_1_in164_in\,
      \Using_FPGA.Native_11\(32) => \PreFetch_Buffer_I1/p_1_in159_in\,
      \Using_FPGA.Native_11\(31) => \PreFetch_Buffer_I1/p_1_in154_in\,
      \Using_FPGA.Native_11\(30) => \PreFetch_Buffer_I1/p_1_in149_in\,
      \Using_FPGA.Native_11\(29) => \PreFetch_Buffer_I1/p_1_in144_in\,
      \Using_FPGA.Native_11\(28) => \PreFetch_Buffer_I1/p_1_in139_in\,
      \Using_FPGA.Native_11\(27) => \PreFetch_Buffer_I1/p_1_in134_in\,
      \Using_FPGA.Native_11\(26) => \PreFetch_Buffer_I1/p_1_in129_in\,
      \Using_FPGA.Native_11\(25) => \PreFetch_Buffer_I1/p_1_in124_in\,
      \Using_FPGA.Native_11\(24) => \PreFetch_Buffer_I1/p_1_in119_in\,
      \Using_FPGA.Native_11\(23) => \PreFetch_Buffer_I1/p_1_in114_in\,
      \Using_FPGA.Native_11\(22) => \PreFetch_Buffer_I1/p_1_in109_in\,
      \Using_FPGA.Native_11\(21) => \PreFetch_Buffer_I1/p_1_in104_in\,
      \Using_FPGA.Native_11\(20) => \PreFetch_Buffer_I1/p_1_in99_in\,
      \Using_FPGA.Native_11\(19) => \PreFetch_Buffer_I1/p_1_in94_in\,
      \Using_FPGA.Native_11\(18) => \PreFetch_Buffer_I1/p_1_in89_in\,
      \Using_FPGA.Native_11\(17) => \PreFetch_Buffer_I1/p_1_in84_in\,
      \Using_FPGA.Native_11\(16) => \PreFetch_Buffer_I1/p_1_in79_in\,
      \Using_FPGA.Native_11\(15) => \PreFetch_Buffer_I1/p_1_in74_in\,
      \Using_FPGA.Native_11\(14) => \PreFetch_Buffer_I1/p_1_in69_in\,
      \Using_FPGA.Native_11\(13) => \PreFetch_Buffer_I1/p_1_in64_in\,
      \Using_FPGA.Native_11\(12) => \PreFetch_Buffer_I1/p_1_in59_in\,
      \Using_FPGA.Native_11\(11) => \PreFetch_Buffer_I1/p_1_in54_in\,
      \Using_FPGA.Native_11\(10) => \PreFetch_Buffer_I1/p_1_in49_in\,
      \Using_FPGA.Native_11\(9) => \PreFetch_Buffer_I1/p_1_in44_in\,
      \Using_FPGA.Native_11\(8) => \PreFetch_Buffer_I1/p_1_in39_in\,
      \Using_FPGA.Native_11\(7) => \PreFetch_Buffer_I1/p_1_in34_in\,
      \Using_FPGA.Native_11\(6) => \PreFetch_Buffer_I1/p_1_in29_in\,
      \Using_FPGA.Native_11\(5) => \PreFetch_Buffer_I1/p_1_in24_in\,
      \Using_FPGA.Native_11\(4) => \PreFetch_Buffer_I1/p_1_in19_in\,
      \Using_FPGA.Native_11\(3) => \PreFetch_Buffer_I1/p_1_in14_in\,
      \Using_FPGA.Native_11\(2) => \PreFetch_Buffer_I1/p_1_in9_in\,
      \Using_FPGA.Native_11\(1) => \PreFetch_Buffer_I1/p_1_in4_in\,
      \Using_FPGA.Native_11\(0) => Decode_I_n_506,
      \Using_FPGA.Native_12\(31) => MEM_PC(0),
      \Using_FPGA.Native_12\(30) => MEM_PC(1),
      \Using_FPGA.Native_12\(29) => MEM_PC(2),
      \Using_FPGA.Native_12\(28) => MEM_PC(3),
      \Using_FPGA.Native_12\(27) => MEM_PC(4),
      \Using_FPGA.Native_12\(26) => MEM_PC(5),
      \Using_FPGA.Native_12\(25) => MEM_PC(6),
      \Using_FPGA.Native_12\(24) => MEM_PC(7),
      \Using_FPGA.Native_12\(23) => MEM_PC(8),
      \Using_FPGA.Native_12\(22) => MEM_PC(9),
      \Using_FPGA.Native_12\(21) => MEM_PC(10),
      \Using_FPGA.Native_12\(20) => MEM_PC(11),
      \Using_FPGA.Native_12\(19) => MEM_PC(12),
      \Using_FPGA.Native_12\(18) => MEM_PC(13),
      \Using_FPGA.Native_12\(17) => MEM_PC(14),
      \Using_FPGA.Native_12\(16) => MEM_PC(15),
      \Using_FPGA.Native_12\(15) => MEM_PC(16),
      \Using_FPGA.Native_12\(14) => MEM_PC(17),
      \Using_FPGA.Native_12\(13) => MEM_PC(18),
      \Using_FPGA.Native_12\(12) => MEM_PC(19),
      \Using_FPGA.Native_12\(11) => MEM_PC(20),
      \Using_FPGA.Native_12\(10) => MEM_PC(21),
      \Using_FPGA.Native_12\(9) => MEM_PC(22),
      \Using_FPGA.Native_12\(8) => MEM_PC(23),
      \Using_FPGA.Native_12\(7) => MEM_PC(24),
      \Using_FPGA.Native_12\(6) => MEM_PC(25),
      \Using_FPGA.Native_12\(5) => MEM_PC(26),
      \Using_FPGA.Native_12\(4) => MEM_PC(27),
      \Using_FPGA.Native_12\(3) => MEM_PC(28),
      \Using_FPGA.Native_12\(2) => MEM_PC(29),
      \Using_FPGA.Native_12\(1) => MEM_PC(30),
      \Using_FPGA.Native_12\(0) => MEM_PC(31),
      \Using_FPGA.Native_13\ => \i___30/Using_FPGA.Native_i_1__122_n_0\,
      \Using_FPGA.Native_14\ => \i___30/Using_FPGA.Native_i_1__124_n_0\,
      \Using_FPGA.Native_15\ => \i___30/Using_FPGA.Native_i_1__125_n_0\,
      \Using_FPGA.Native_16\ => \i___30/Using_FPGA.Native_i_1__131_n_0\,
      \Using_FPGA.Native_17\ => \i___30/Using_FPGA.Native_i_1__144_n_0\,
      \Using_FPGA.Native_18\ => \i___30/Using_FPGA.Native_i_1__143_n_0\,
      \Using_FPGA.Native_19\ => \i___30/ex_mbar_is_sleep_cmb_inferred_i_1_n_0\,
      \Using_FPGA.Native_2\ => Decode_I_n_163,
      \Using_FPGA.Native_20\ => \i___30/force_Val2_N_i_1_n_0\,
      \Using_FPGA.Native_21\ => \i___30/ex_enable_alu_i_i_1_n_0\,
      \Using_FPGA.Native_22\ => \i___30/EX_SWAP_Instr_i_1_n_0\,
      \Using_FPGA.Native_23\ => \i___30/Performace_Debug_Control.ex_brki_hit_i_2_n_0\,
      \Using_FPGA.Native_24\ => \i___30/Performace_Debug_Control.ex_brki_hit_i_3_n_0\,
      \Using_FPGA.Native_25\ => \i___30/ex_mbar_decode_cmb_inferred_i_2_n_0\,
      \Using_FPGA.Native_26\ => \i___30/if_fetch_in_progress_i_2_n_0\,
      \Using_FPGA.Native_27\ => \i___30/Using_FPGA.Native_i_2__69_n_0\,
      \Using_FPGA.Native_28\ => \i___30/MEM_DataBus_Access_i_2_n_0\,
      \Using_FPGA.Native_29\ => \i___30/ex_gpr_write_i_3_n_0\,
      \Using_FPGA.Native_3\ => Decode_I_n_164,
      \Using_FPGA.Native_30\ => \i___30/of_read_imm_reg_ii_i_3_n_0\,
      \Using_FPGA.Native_31\ => \i___30/EX_CMP_Op_i_2_n_0\,
      \Using_FPGA.Native_32\(0) => IF_PC_Write,
      \Using_FPGA.Native_33\(1) => \i___30/EX_ALU_Op[0]_i_1_n_0\,
      \Using_FPGA.Native_33\(0) => \i___30/EX_ALU_Op[1]_i_1_n_0\,
      \Using_FPGA.Native_34\(1) => \i___30/EX_Sext_Op[0]_i_1_n_0\,
      \Using_FPGA.Native_34\(0) => \i___30/EX_Sext_Op[1]_i_1_n_0\,
      \Using_FPGA.Native_4\ => Decode_I_n_165,
      \Using_FPGA.Native_5\ => Decode_I_n_166,
      \Using_FPGA.Native_6\ => Decode_I_n_181,
      \Using_FPGA.Native_7\ => Decode_I_n_198,
      \Using_FPGA.Native_8\ => Decode_I_n_361,
      \Using_FPGA.Native_9\(1) => ex_sext_op(0),
      \Using_FPGA.Native_9\(0) => ex_sext_op(1),
      \Using_Fast_Interrupt.wb_rtid_instr_reg_0\ => \i___30/Using_Fast_Interrupt.Interrupt_Ack[1]_i_1_n_0\,
      Y(0 to 31) => ib_data(0 to 31),
      active_wakeup => active_wakeup,
      \all_statistics_counters[0].ready_reg\ => Decode_I_n_371,
      \all_statistics_counters[0].ready_reg_0\ => Decode_I_n_377,
      \all_statistics_counters[0].ready_reg_1\ => Decode_I_n_383,
      \all_statistics_counters[1].ready_reg\ => Decode_I_n_365,
      \all_statistics_counters[1].ready_reg_0\ => Decode_I_n_376,
      \all_statistics_counters[1].ready_reg_1\ => Decode_I_n_382,
      \all_statistics_counters[1].ready_reg_2\ => Decode_I_n_388,
      \all_statistics_counters[1].ready_reg_3\ => Decode_I_n_391,
      \all_statistics_counters[2].ready_reg\ => Decode_I_n_348,
      \all_statistics_counters[2].ready_reg_0\ => Decode_I_n_353,
      \all_statistics_counters[2].ready_reg_1\ => Decode_I_n_375,
      \all_statistics_counters[2].ready_reg_2\ => Decode_I_n_381,
      \all_statistics_counters[2].ready_reg_3\ => Decode_I_n_387,
      \all_statistics_counters[2].ready_reg_4\ => Decode_I_n_394,
      \all_statistics_counters[3].ready_reg\ => Decode_I_n_374,
      \all_statistics_counters[3].ready_reg_0\ => Decode_I_n_380,
      \all_statistics_counters[3].ready_reg_1\ => Decode_I_n_386,
      \all_statistics_counters[4].ready_reg\ => Decode_I_n_373,
      \all_statistics_counters[4].ready_reg_0\ => Decode_I_n_379,
      \all_statistics_counters[4].ready_reg_1\ => Decode_I_n_385,
      \all_statistics_counters[5].ready_reg\ => Decode_I_n_372,
      \all_statistics_counters[5].ready_reg_0\ => Decode_I_n_378,
      \all_statistics_counters[5].ready_reg_1\ => Decode_I_n_384,
      branch_count0 => \Use_Trace.Debug_Trace_I/branch_count0\,
      branch_count165_out => \Use_Trace.Debug_Trace_I/branch_count165_out\,
      \branch_count_reg[0]\ => Decode_I_n_349,
      \branch_count_reg[0]_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_123\,
      \branch_count_reg[3]\ => Decode_I_n_352,
      \branch_count_reg[3]_0\ => Decode_I_n_370,
      \branch_count_reg[3]_1\ => Decode_I_n_400,
      \branch_count_reg[3]_2\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_120\,
      branch_data190_out => \Use_Trace.Debug_Trace_I/branch_data190_out\,
      \branch_data_first_reg[0]\ => Decode_I_n_351,
      \branch_data_reg[2]\ => Decode_I_n_399,
      \data_rd_reg_reg[0]\(15) => Decode_I_n_331,
      \data_rd_reg_reg[0]\(14) => Decode_I_n_332,
      \data_rd_reg_reg[0]\(13) => Decode_I_n_333,
      \data_rd_reg_reg[0]\(12) => Decode_I_n_334,
      \data_rd_reg_reg[0]\(11) => Decode_I_n_335,
      \data_rd_reg_reg[0]\(10) => Decode_I_n_336,
      \data_rd_reg_reg[0]\(9) => Decode_I_n_337,
      \data_rd_reg_reg[0]\(8) => Decode_I_n_338,
      \data_rd_reg_reg[0]\(7) => Decode_I_n_339,
      \data_rd_reg_reg[0]\(6) => Decode_I_n_340,
      \data_rd_reg_reg[0]\(5) => Decode_I_n_341,
      \data_rd_reg_reg[0]\(4) => Decode_I_n_342,
      \data_rd_reg_reg[0]\(3) => Decode_I_n_343,
      \data_rd_reg_reg[0]\(2) => Decode_I_n_344,
      \data_rd_reg_reg[0]\(1) => Decode_I_n_345,
      \data_rd_reg_reg[0]\(0) => Decode_I_n_346,
      dbg_clean_stop => dbg_clean_stop,
      dbg_halt_reset_mode_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_72\,
      dbg_stop_i => dbg_stop_i,
      ex_Enable_Sext_Shift => ex_Enable_Sext_Shift,
      ex_Exception_Taken => ex_Exception_Taken,
      ex_Interrupt_Brk_combo_reg_0 => \i___30/Using_FPGA.Native_i_1__128_n_0\,
      ex_Interrupt_Brk_combo_reg_1 => \i___30/Using_FPGA.Native_i_2__70_n_0\,
      ex_Interrupt_i => ex_Interrupt_i,
      ex_MSR(0) => ex_MSR(29),
      ex_Sel_SPR_BTR => ex_Sel_SPR_BTR,
      ex_Sel_SPR_EAR => ex_Sel_SPR_EAR,
      ex_Sel_SPR_EDR => ex_Sel_SPR_EDR,
      ex_Sel_SPR_ESR => ex_Sel_SPR_ESR,
      ex_Sel_SPR_FSR => ex_Sel_SPR_FSR,
      ex_Sel_SPR_PVR => ex_Sel_SPR_PVR,
      ex_Sel_SPR_PVR_reg_0 => \i___30/MEM_Sel_MEM_Res_I_i_1_n_0\,
      ex_Sel_SPR_SHR => ex_Sel_SPR_SHR,
      ex_Sel_SPR_SLR => ex_Sel_SPR_SLR,
      ex_Take_Intr_or_Exc => ex_Take_Intr_or_Exc,
      ex_Take_Intr_or_Exc_reg_0 => \i___30/Using_FPGA.Native_i_2__65_n_0\,
      ex_Take_Intr_or_Exc_reg_1 => \i___30/mem_valid_i_2_n_0\,
      ex_Write_DCache_decode_reg_0 => \i___30/ex_Write_DCache_decode_cmb_inferred_i_1_n_0\,
      ex_Write_ICache_i => ex_Write_ICache_i,
      ex_Write_ICache_i_reg_0 => \i___30/ex_Write_ICache_i_cmb_inferred_i_1_n_0\,
      ex_atomic_Instruction_Pair => ex_atomic_Instruction_Pair,
      ex_atomic_Instruction_Pair0 => ex_atomic_Instruction_Pair0,
      ex_branch_with_delayslot => ex_branch_with_delayslot,
      ex_branch_with_delayslot_i => \PreFetch_Buffer_I1/ex_branch_with_delayslot_i\,
      ex_branch_with_delayslot_reg_0 => \i___30/Using_FPGA.Native_i_1__130_n_0\,
      ex_byte_access => ex_byte_access,
      ex_byte_selects(0) => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      ex_clear_MSR_BIP_instr_s => ex_clear_MSR_BIP_instr_s,
      ex_cmp_op => ex_cmp_op,
      ex_delayslot_Instr0 => ex_delayslot_Instr0,
      ex_doublet_access => ex_doublet_access,
      ex_enable_sext_shift_i0 => ex_enable_sext_shift_i0,
      ex_exception_no_load_store_mask => ex_exception_no_load_store_mask,
      ex_first_cycle => ex_first_cycle,
      ex_gpr_write => ex_gpr_write,
      \ex_gpr_write_addr_reg[0]_0\ => \i___30/EX_Op3[0]_i_5_n_0\,
      \ex_gpr_write_addr_reg[3]_0\ => \i___30/Using_FPGA.Native_i_7_n_0\,
      ex_is_div_instr_I0 => ex_is_div_instr_I0,
      ex_is_load_instr_s => ex_is_load_instr_s,
      ex_is_lwx_instr_s => ex_is_lwx_instr_s,
      ex_is_multi_instr2 => ex_is_multi_instr2,
      ex_is_multi_or_load_instr => ex_is_multi_or_load_instr,
      ex_is_multi_or_load_instr0 => ex_is_multi_or_load_instr0,
      ex_is_multi_or_load_instr_reg_0 => \i___30/Using_FPGA.Native_i_1__110_n_0\,
      ex_is_swx_instr_s => ex_is_swx_instr_s,
      ex_jump => ex_jump,
      ex_jump_hold => ex_jump_hold,
      ex_jump_hold_reg_0 => \i___30/Using_FPGA.Native_i_1__179_n_0\,
      ex_jump_nodelay_reg_0 => Decode_I_n_347,
      ex_jump_q => \jump_logic_I1/ex_jump_q\,
      ex_jump_q_reg => \i___30/Using_FPGA.Native_i_1__138_n_0\,
      ex_jump_wanted => ex_jump_wanted,
      ex_load_alu_carry96_out => ex_load_alu_carry96_out,
      ex_load_shift_carry => ex_load_shift_carry,
      ex_load_shift_carry0 => ex_load_shift_carry0,
      ex_load_store_instr_s => ex_load_store_instr_s,
      ex_mbar_decode => ex_mbar_decode,
      ex_mbar_is_sleep => ex_mbar_is_sleep,
      ex_mbar_sleep => ex_mbar_sleep,
      ex_mbar_stall_no_sleep_1 => ex_mbar_stall_no_sleep_1,
      ex_mbar_stall_no_sleep_10 => ex_mbar_stall_no_sleep_10,
      ex_move_to_MSR_instr => ex_move_to_MSR_instr,
      ex_move_to_MSR_instr113_out => ex_move_to_MSR_instr113_out,
      ex_op1_cmp_eq => \jump_logic_I1/ex_op1_cmp_eq\,
      ex_op1_cmp_eq1 => \jump_logic_I1/ex_op1_cmp_eq1\,
      ex_op1_cmp_eq_n5_out => \jump_logic_I1/ex_op1_cmp_eq_n5_out\,
      ex_op1_cmp_equal => ex_op1_cmp_equal,
      ex_op1_cmp_equal_n => ex_op1_cmp_equal_n,
      ex_op1_zero => ex_op1_zero,
      ex_reservation => ex_reservation,
      ex_reverse_mem_access => ex_reverse_mem_access,
      ex_sel_alu => ex_sel_alu,
      ex_set_MSR_IE_instr => ex_set_MSR_IE_instr,
      ex_set_bip => ex_set_bip,
      ex_set_bip_reg_0 => \i___30/Using_LWX_SWX_instr.ex_reservation_i_2_n_0\,
      ex_sleep_i0 => ex_sleep_i0,
      ex_swap_byte_instr => ex_swap_byte_instr,
      ex_swap_instr => ex_swap_instr,
      ex_unsigned_op => ex_unsigned_op,
      ex_use_carry => ex_use_carry,
      ex_valid => \^ex_valid\,
      ex_valid_jump_reg_0 => EX_Valid,
      ex_valid_keep => ex_valid_keep,
      ex_valid_reg_0 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      ex_write_dcache_instr => ex_write_dcache_instr,
      first_item => \Use_Trace.Debug_Trace_I/first_item\,
      first_item_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_124\,
      flush_pipe => flush_pipe,
      force12_out => \jump_logic_I1/force12_out\,
      force2 => \jump_logic_I1/force2\,
      force_Val10_out => \jump_logic_I1/force_Val10_out\,
      force_Val2_N => \jump_logic_I1/force_Val2_N\,
      force_jump2 => \jump_logic_I1/force_jump2\,
      handle_as_branch => \Use_Trace.Debug_Trace_I/handle_as_branch\,
      if_fetch_for_timing_optimization1 => if_fetch_for_timing_optimization1,
      if_fetch_in_progress => if_fetch_in_progress,
      if_fetch_in_progress_reg_0 => Decode_I_n_320,
      if_jump_nodelay_rst => if_jump_nodelay_rst,
      if_missed_fetch => if_missed_fetch,
      \if_pc_reg[10]\ => \PC_Module_I/O49_out\,
      \if_pc_reg[11]\ => \PC_Module_I/O51_out\,
      \if_pc_reg[12]\ => \PC_Module_I/O53_out\,
      \if_pc_reg[13]\ => \PC_Module_I/O55_out\,
      \if_pc_reg[14]\ => \PC_Module_I/O57_out\,
      \if_pc_reg[15]\ => \PC_Module_I/O59_out\,
      \if_pc_reg[16]\ => \PC_Module_I/O61_out\,
      \if_pc_reg[17]\ => \PC_Module_I/O63_out\,
      \if_pc_reg[18]\ => \PC_Module_I/O65_out\,
      \if_pc_reg[19]\ => \PC_Module_I/O67_out\,
      \if_pc_reg[1]\ => \PC_Module_I/O31_out\,
      \if_pc_reg[20]\ => \PC_Module_I/O69_out\,
      \if_pc_reg[21]\ => \PC_Module_I/O71_out\,
      \if_pc_reg[22]\ => \PC_Module_I/O73_out\,
      \if_pc_reg[23]\ => \PC_Module_I/O75_out\,
      \if_pc_reg[24]\ => \PC_Module_I/O77_out\,
      \if_pc_reg[25]\ => \PC_Module_I/O79_out\,
      \if_pc_reg[26]\ => \PC_Module_I/O81_out\,
      \if_pc_reg[27]\ => \PC_Module_I/O83_out\,
      \if_pc_reg[28]\ => \PC_Module_I/O85_out\,
      \if_pc_reg[2]\ => \PC_Module_I/O33_out\,
      \if_pc_reg[3]\ => \PC_Module_I/O35_out\,
      \if_pc_reg[4]\ => \PC_Module_I/O37_out\,
      \if_pc_reg[5]\ => \PC_Module_I/O39_out\,
      \if_pc_reg[6]\ => \PC_Module_I/O41_out\,
      \if_pc_reg[7]\ => \PC_Module_I/O43_out\,
      \if_pc_reg[8]\ => \PC_Module_I/O45_out\,
      \if_pc_reg[9]\ => \PC_Module_I/O47_out\,
      if_pre_buffer_addr(0) => if_pre_buffer_addr(1),
      if_valid => if_valid,
      \in\(0) => \PreFetch_Buffer_I1/if_predecode\(0),
      in0 => \i___30/ex_mbar_decode_cmb_inferred_i_1_n_0\,
      in_delay_slot => \Use_Statistics.Debug_Stat_I/in_delay_slot\,
      in_delay_slot_reg => Decode_I_n_318,
      in_delay_slot_reg_0 => Decode_I_n_321,
      items1 => \Use_Trace.Debug_Trace_I/items1\,
      keep_jump_taken_with_ds => keep_jump_taken_with_ds,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_Exception_Taken => mem_Exception_Taken,
      mem_Write_DCache => mem_Write_DCache,
      mem_byte_access => mem_byte_access,
      mem_databus_access => mem_databus_access,
      mem_databus_read => mem_databus_read,
      mem_databus_ready => mem_databus_ready,
      mem_databus_write => mem_databus_write,
      mem_doublet_access => mem_doublet_access,
      mem_exception_from_ex => mem_exception_from_ex,
      mem_exception_from_ex_reg_0(2) => mem_exception_kind(28),
      mem_exception_from_ex_reg_0(1) => mem_exception_kind(30),
      mem_exception_from_ex_reg_0(0) => mem_exception_kind(31),
      mem_gpr_write => mem_gpr_write,
      \mem_gpr_write_addr_reg[0]_0\(1) => Decode_I_n_119,
      \mem_gpr_write_addr_reg[0]_0\(0) => I2,
      \mem_gpr_write_addr_reg[0]_1\ => \i___30/Using_FPGA.Native_i_9_n_0\,
      \mem_gpr_write_addr_reg[4]_0\ => Decode_I_n_124,
      \mem_gpr_write_addr_reg[4]_1\ => \i___30/EX_Op3[0]_i_7_n_0\,
      mem_gpr_write_dbg => mem_gpr_write_dbg,
      mem_gpr_write_reg_0 => Decode_I_n_125,
      mem_is_multi_or_load_instr => mem_is_multi_or_load_instr,
      mem_is_multi_or_load_instr0 => mem_is_multi_or_load_instr0,
      mem_is_multi_or_load_instr_reg_0 => \i___30/Using_FPGA.Native_i_1__145_n_0\,
      mem_is_multi_or_load_instr_reg_1 => \i___30/Using_FPGA.Native_i_1__111_n_0\,
      mem_load_store_access => mem_load_store_access,
      mem_load_store_access0 => mem_load_store_access0,
      mem_sel_msr => mem_sel_msr,
      mem_valid_instr => mem_valid_instr,
      new_request => new_request,
      of_Interrupt => of_Interrupt,
      of_Sel_SPR_MSR1 => of_Sel_SPR_MSR1,
      of_Sel_SPR_MSR88_out => of_Sel_SPR_MSR88_out,
      of_Take_Interrupt_hold => of_Take_Interrupt_hold,
      of_Take_Interrupt_hold_reg_0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      of_branch_with_delayslot118_out => of_branch_with_delayslot118_out,
      of_clear_MSR_BIP_hold_cmb92_out => of_clear_MSR_BIP_hold_cmb92_out,
      of_clear_MSR_BIP_hold_s => of_clear_MSR_BIP_hold_s,
      of_gpr_op1_rd_addr(0 to 4) => of_gpr_op1_rd_addr(0 to 4),
      of_gpr_op3_rd_addr(0 to 4) => of_gpr_op3_rd_addr(0 to 4),
      of_imm_data(0 to 15) => of_imm_data(0 to 15),
      of_instr(5) => of_instr(0),
      of_instr(4) => of_instr(1),
      of_instr(3) => of_instr(2),
      of_instr(2) => of_instr(3),
      of_instr(1) => of_instr(4),
      of_instr(0) => of_instr(5),
      of_next_ex_valid => of_next_ex_valid,
      of_pause => of_pause,
      of_pause_reg_0 => \i___30/Using_FPGA.Native_i_1__137_n_0\,
      of_pc(0 to 31) => of_pc(0 to 31),
      of_pipe_ctrl_reg0 => of_pipe_ctrl_reg0,
      of_predecode(0 to 10) => of_predecode(0 to 10),
      of_read_ex_write_op1_conflict_part2 => of_read_ex_write_op1_conflict_part2,
      of_read_ex_write_op2_conflict_part1 => of_read_ex_write_op2_conflict_part1,
      of_read_ex_write_op2_conflict_part2 => of_read_ex_write_op2_conflict_part2,
      of_read_ex_write_op3_conflict_part1 => of_read_ex_write_op3_conflict_part1,
      of_read_ex_write_op3_conflict_part2 => of_read_ex_write_op3_conflict_part2,
      of_read_imm_reg => of_read_imm_reg,
      of_read_imm_reg_ii => of_read_imm_reg_ii,
      of_read_mem_write_op1_conflict_part1 => of_read_mem_write_op1_conflict_part1,
      of_read_mem_write_op1_conflict_part2 => of_read_mem_write_op1_conflict_part2,
      of_read_mem_write_op2_conflict_part1 => of_read_mem_write_op2_conflict_part1,
      of_read_mem_write_op2_conflict_part2 => of_read_mem_write_op2_conflict_part2,
      of_read_mem_write_op3_conflict_part1 => of_read_mem_write_op3_conflict_part1,
      of_read_mem_write_op3_conflict_part2 => of_read_mem_write_op3_conflict_part2,
      of_set_MSR_IE => of_set_MSR_IE,
      of_set_MSR_IE_hold_reg_0(5) => ex_opcode(0),
      of_set_MSR_IE_hold_reg_0(4) => ex_opcode(1),
      of_set_MSR_IE_hold_reg_0(3) => ex_opcode(2),
      of_set_MSR_IE_hold_reg_0(2) => ex_opcode(3),
      of_set_MSR_IE_hold_reg_0(1) => ex_opcode(4),
      of_set_MSR_IE_hold_reg_0(0) => ex_opcode(5),
      of_valid => of_valid,
      \out\ => p_0_in129_in,
      p_123_out => p_123_out,
      p_2_in => p_2_in,
      p_37_out => p_37_out,
      p_56_in => \Use_Trace.Debug_Trace_I/p_56_in\,
      read_register_MSR_1_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_63\,
      \remaining_reg[2]\ => Decode_I_n_401,
      save_pc_next_next_reg => Decode_I_n_322,
      save_pc_next_next_reg_0 => Decode_I_n_323,
      save_pc_next_next_reg_1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_15\,
      save_pc_next_reg => Decode_I_n_395,
      \save_sel_reg[3][1]\ => Decode_I_n_402,
      stat0 => \Use_Statistics.Debug_Stat_I/stat0\,
      stat116_out => \Use_Statistics.Debug_Stat_I/stat116_out\,
      stat22_out => \Use_Statistics.Debug_Stat_I/stat22_out\,
      stat3_out => \Use_Statistics.Debug_Stat_I/stat3_out\,
      stat6_out => \Use_Statistics.Debug_Stat_I/stat6_out\,
      \stat_select_reg[0][2]\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_100\,
      \stat_select_reg[0][2]\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_101\,
      \stat_select_reg[0][2]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_102\,
      \stat_select_reg[1][2]\(2 downto 0) => \Use_Statistics.Debug_Stat_I/sel\(2 downto 0),
      \stat_select_reg[2][2]\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_112\,
      \stat_select_reg[2][2]\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_113\,
      \stat_select_reg[2][2]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_114\,
      \stat_select_reg[3][2]\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_109\,
      \stat_select_reg[3][2]\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_110\,
      \stat_select_reg[3][2]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_111\,
      \stat_select_reg[4][2]\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_106\,
      \stat_select_reg[4][2]\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_107\,
      \stat_select_reg[4][2]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_108\,
      \stat_select_reg[5][2]\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_103\,
      \stat_select_reg[5][2]\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_104\,
      \stat_select_reg[5][2]\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_105\,
      sync_reset => sync_reset,
      use_Reg_Neg_DI1_out => \jump_logic_I1/use_Reg_Neg_DI1_out\,
      use_Reg_Neg_S3_out => \jump_logic_I1/use_Reg_Neg_S3_out\,
      use_Reg_Neg_S_reg => \^e\(0),
      wakeup_i(0 to 1) => wakeup_i(0 to 1),
      wb_byte_access => wb_byte_access,
      wb_doublet_access => wb_doublet_access,
      wb_exception => wb_exception,
      wb_exception_i_reg_0 => \i___30/mem_Write_DCache_i_1_n_0\,
      wb_exception_i_reg_1 => \i___30/EX_Op3[0]_i_6_n_0\,
      \wb_exception_kind_i_reg[28]_0\ => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      \wb_exception_kind_i_reg[31]_0\ => Decode_I_n_156,
      wb_gpr_wr_dbg => wb_gpr_wr_dbg,
      \wb_gpr_write_addr_reg[0]_0\(4) => mem_gpr_write_addr(0),
      \wb_gpr_write_addr_reg[0]_0\(3) => mem_gpr_write_addr(1),
      \wb_gpr_write_addr_reg[0]_0\(2) => mem_gpr_write_addr(2),
      \wb_gpr_write_addr_reg[0]_0\(1) => mem_gpr_write_addr(3),
      \wb_gpr_write_addr_reg[0]_0\(0) => mem_gpr_write_addr(4),
      \wb_gpr_write_addr_reg[3]_0\ => \i___30/Using_FPGA.Native_i_8_n_0\,
      wb_gpr_write_dbg0 => wb_gpr_write_dbg0,
      wb_gpr_write_i => wb_gpr_write_i,
      wb_gpr_write_i0 => wb_gpr_write_i0,
      wb_ie_rising => wb_ie_rising,
      \wb_instr_reg[0]_0\ => \all_statistics_counters[1].request_i_29_n_0\,
      wb_pc_valid => wb_pc_valid,
      wb_piperun => wb_piperun,
      wb_read_imm_reg => wb_read_imm_reg,
      wb_read_imm_reg_1 => wb_read_imm_reg_1,
      wb_reset => wb_reset,
      wb_rtid_instr => wb_rtid_instr,
      wb_valid_reg_0 => Decode_I_n_310,
      \writems_reg[1]\ => Decode_I_n_398
    );
\Performace_Debug_Control.dbg_freeze_nohalt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => dbg_freeze_nohalt0_in,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_91\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\,
      I3 => Decode_I_n_328,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_60\,
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      O => \Performace_Debug_Control.dbg_freeze_nohalt_i_1_n_0\
    );
\Performace_Debug_Control.dbg_state_nohalt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAB0000AAA8"
    )
        port map (
      I0 => dbg_freeze_nohalt0_in,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_90\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\,
      I3 => Decode_I_n_328,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_95\,
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_74\,
      O => \Performace_Debug_Control.dbg_state_nohalt_i_1_n_0\
    );
\Performace_Debug_Control.dbg_stop_if_delay_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => Decode_I_n_320,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      I2 => sync_reset,
      I3 => saved_reset_mode_sleep,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_72\,
      O => \Performace_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\
    );
\Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFE02"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_94\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_90\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_121\,
      I4 => Decode_I_n_326,
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\,
      O => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\
    );
\Performace_Debug_Control.ex_dbg_pc_hit_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEFFFFAAAAAAAA"
    )
        port map (
      I0 => p_37_out,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_80\,
      I2 => mem_Exception_Taken,
      I3 => ex_Exception_Taken,
      I4 => \^using_fpga.native\,
      I5 => \^lockstep_master_out\(36),
      O => \Performace_Debug_Control.ex_dbg_pc_hit_i_i_1_n_0\
    );
\Performace_Debug_Control.ex_dbg_pc_hit_single_step_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747444747474"
    )
        port map (
      I0 => single_Step_N,
      I1 => p_37_out,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_80\,
      I3 => \^using_fpga.native\,
      I4 => ex_Exception_Taken,
      I5 => mem_Exception_Taken,
      O => \Performace_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0\
    );
\Performace_Debug_Control.m0_dbg_hit[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ex_pc_brk,
      I1 => ex_step_continue_hold,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_65\,
      O => \Performace_Debug_Control.m0_dbg_hit[0]_i_1_n_0\
    );
\Performace_Debug_Control.step_continue_hold_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^e\(0),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_71\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_69\,
      O => \Performace_Debug_Control.step_continue_hold_i_1_n_0\
    );
\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      O => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\
    );
\Serial_Dbg_Intf.force_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(1),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_137\,
      O => p_81_out
    );
\Serial_Dbg_Intf.if_debug_ready_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(6),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_141\,
      O => p_65_out
    );
\Serial_Dbg_Intf.normal_stop_cmd_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(0),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_136\,
      O => p_84_out
    );
\Serial_Dbg_Intf.read_register_MSR_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(3),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_139\,
      O => p_75_out
    );
\Serial_Dbg_Intf.read_register_PC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(4),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_140\,
      O => p_72_out
    );
\Serial_Dbg_Intf.start_single_cmd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sample_synced(2),
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_138\,
      O => p_78_out
    );
\Serial_Dbg_Intf.unchanged_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => Dbg_Reg_En(6),
      I1 => \^serial_dbg_intf.instr_insert_reg_en_1_reg\,
      I2 => Dbg_Reg_En(7),
      I3 => Dbg_Reg_En(4),
      I4 => Dbg_Reg_En(5),
      I5 => unchanged,
      O => \Serial_Dbg_Intf.unchanged_i_1_n_0\
    );
\Use_DBUS.DAXI_Interface_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface
     port map (
      Clk => Clk,
      D(2) => \^d\(221),
      D(1 downto 0) => \^d\(184 downto 183),
      MEM_DAXI_Data_Strobe => MEM_DAXI_Data_Strobe,
      MEM_DataBus_Write_reg => Decode_I_n_354,
      MEM_DataBus_Write_reg_0 => Decode_I_n_355,
      MEM_DataBus_Write_reg_1 => Decode_I_n_356,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID(0) => M_AXI_DP_RVALID(1),
      Q(31) => wb_dext_read_data(0),
      Q(30) => wb_dext_read_data(1),
      Q(29) => wb_dext_read_data(2),
      Q(28) => wb_dext_read_data(3),
      Q(27) => wb_dext_read_data(4),
      Q(26) => wb_dext_read_data(5),
      Q(25) => wb_dext_read_data(6),
      Q(24) => wb_dext_read_data(7),
      Q(23) => wb_dext_read_data(8),
      Q(22) => wb_dext_read_data(9),
      Q(21) => wb_dext_read_data(10),
      Q(20) => wb_dext_read_data(11),
      Q(19) => wb_dext_read_data(12),
      Q(18) => wb_dext_read_data(13),
      Q(17) => wb_dext_read_data(14),
      Q(16) => wb_dext_read_data(15),
      Q(15) => wb_dext_read_data(16),
      Q(14) => wb_dext_read_data(17),
      Q(13) => wb_dext_read_data(18),
      Q(12) => wb_dext_read_data(19),
      Q(11) => wb_dext_read_data(20),
      Q(10) => wb_dext_read_data(21),
      Q(9) => wb_dext_read_data(22),
      Q(8) => wb_dext_read_data(23),
      Q(7) => wb_dext_read_data(24),
      Q(6) => wb_dext_read_data(25),
      Q(5) => wb_dext_read_data(26),
      Q(4) => wb_dext_read_data(27),
      Q(3) => wb_dext_read_data(28),
      Q(2) => wb_dext_read_data(29),
      Q(1) => wb_dext_read_data(30),
      Q(0) => wb_dext_read_data(31),
      \Serial_Dbg_Intf.force_stop_cmd_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_58\,
      active_access => active_access,
      active_access_d1 => active_access_d1,
      mem_access_completed0 => mem_access_completed0,
      mem_databus_access => mem_databus_access,
      new_request => new_request,
      sync_reset => sync_reset,
      wb_dext_Data_Strobe => wb_dext_Data_Strobe
    );
\Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L
     port map (
      D(0) => \^d\(260),
      SRI => SRI,
      mem_valid_reg => \^in0\
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(0),
      Q => wb_dlmb_valid_read_data(0),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(10),
      Q => wb_dlmb_valid_read_data(10),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(11),
      Q => wb_dlmb_valid_read_data(11),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(12),
      Q => wb_dlmb_valid_read_data(12),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(13),
      Q => wb_dlmb_valid_read_data(13),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(14),
      Q => wb_dlmb_valid_read_data(14),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(15),
      Q => wb_dlmb_valid_read_data(15),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(16),
      Q => wb_dlmb_valid_read_data(16),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(17),
      Q => wb_dlmb_valid_read_data(17),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(18),
      Q => wb_dlmb_valid_read_data(18),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(19),
      Q => wb_dlmb_valid_read_data(19),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(1),
      Q => wb_dlmb_valid_read_data(1),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(20),
      Q => wb_dlmb_valid_read_data(20),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(21),
      Q => wb_dlmb_valid_read_data(21),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(22),
      Q => wb_dlmb_valid_read_data(22),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(23),
      Q => wb_dlmb_valid_read_data(23),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(24),
      Q => wb_dlmb_valid_read_data(24),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(25),
      Q => wb_dlmb_valid_read_data(25),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(26),
      Q => wb_dlmb_valid_read_data(26),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(27),
      Q => wb_dlmb_valid_read_data(27),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(28),
      Q => wb_dlmb_valid_read_data(28),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(29),
      Q => wb_dlmb_valid_read_data(29),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(2),
      Q => wb_dlmb_valid_read_data(2),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(30),
      Q => wb_dlmb_valid_read_data(30),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(31),
      Q => wb_dlmb_valid_read_data(31),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(3),
      Q => wb_dlmb_valid_read_data(3),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(4),
      Q => wb_dlmb_valid_read_data(4),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(5),
      Q => wb_dlmb_valid_read_data(5),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(6),
      Q => wb_dlmb_valid_read_data(6),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(7),
      Q => wb_dlmb_valid_read_data(7),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(8),
      Q => wb_dlmb_valid_read_data(8),
      R => p_1_out
    );
\Use_DLMB.wb_dlmb_valid_read_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => Data_Read(9),
      Q => wb_dlmb_valid_read_data(9),
      R => p_1_out
    );
\Use_Debug_Logic.Master_Core.Debug_Perf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug
     port map (
      AR(0) => \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0\,
      Clk => Clk,
      D(5) => sample_synced(0),
      D(4) => sample_synced(1),
      D(3) => sample_synced(2),
      D(2) => sample_synced(3),
      D(1) => sample_synced(4),
      D(0) => sample_synced(6),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Intr => Dbg_Intr,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      \Dbg_Reg_En[1]_0\ => \Dbg_Reg_En[1]_0\,
      \Dbg_Reg_En_1__s_port_\ => \Dbg_Reg_En_1__s_net_1\,
      \Dbg_Reg_En_4__s_port_\ => \Dbg_Reg_En_4__s_net_1\,
      \Dbg_Reg_En_6__s_port_\ => \Dbg_Reg_En_6__s_net_1\,
      \Dbg_Reg_En_7__s_port_\ => \Dbg_Reg_En_7__s_net_1\,
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(5 downto 0) => Dbg_Trig_Ack_In(5 downto 0),
      Dbg_Trig_Ack_Out(5 downto 0) => Dbg_Trig_Ack_Out(5 downto 0),
      Dbg_Trig_In(5 downto 0) => Dbg_Trig_In(5 downto 0),
      Dbg_Trig_Out(5 downto 0) => Dbg_Trig_Out(5 downto 0),
      Dbg_Update => Dbg_Update,
      E(0) => Decode_I_n_368,
      Interrupt => Interrupt,
      LOCKSTEP_Master_Out(38 downto 36) => \^lockstep_master_out\(40 downto 38),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(34 downto 0) => \^lockstep_master_out\(34 downto 0),
      M_AXI_DP_RVALID(1 downto 0) => M_AXI_DP_RVALID(1 downto 0),
      Pause => Pause,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_60\,
      \Performace_Debug_Control.dbg_freeze_nohalt_reg_1\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_91\,
      \Performace_Debug_Control.dbg_state_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_90\,
      \Performace_Debug_Control.dbg_state_nohalt_reg_1\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_95\,
      \Performace_Debug_Control.dbg_state_nohalt_reg_2\(185 downto 184) => \^d\(359 downto 358),
      \Performace_Debug_Control.dbg_state_nohalt_reg_2\(183) => \^d\(221),
      \Performace_Debug_Control.dbg_state_nohalt_reg_2\(182 downto 150) => \^d\(183 downto 151),
      \Performace_Debug_Control.dbg_state_nohalt_reg_2\(149 downto 0) => \^d\(149 downto 0),
      \Performace_Debug_Control.dbg_state_nohalt_reg_3\ => Decode_I_n_365,
      \Performace_Debug_Control.dbg_state_nohalt_reg_4\ => Decode_I_n_353,
      \Performace_Debug_Control.dbg_state_nohalt_reg_5\ => Decode_I_n_323,
      \Performace_Debug_Control.dbg_stop_if_delay_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_72\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_94\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_1\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_121\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_2\ => \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_3\ => \Performace_Debug_Control.dbg_stop_if_delay_i_i_1_n_0\,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(31) => Decode_I_n_331,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(30) => Decode_I_n_332,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(29) => Decode_I_n_333,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(28) => Decode_I_n_334,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(27) => Decode_I_n_335,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(26) => Decode_I_n_336,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(25) => Decode_I_n_337,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(24) => Decode_I_n_338,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(23) => Decode_I_n_339,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(22) => Decode_I_n_340,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(21) => Decode_I_n_341,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(20) => Decode_I_n_342,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(19) => Decode_I_n_343,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(18) => Decode_I_n_344,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(17) => Decode_I_n_345,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(16) => Decode_I_n_346,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(15) => Data_Flow_I_n_145,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(14) => Data_Flow_I_n_146,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(13) => Data_Flow_I_n_147,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(12) => Data_Flow_I_n_148,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(11) => Data_Flow_I_n_149,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(10) => Data_Flow_I_n_150,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(9) => Data_Flow_I_n_151,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(8) => Data_Flow_I_n_152,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(7) => Data_Flow_I_n_153,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(6) => Data_Flow_I_n_154,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(5) => Data_Flow_I_n_155,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(4) => Data_Flow_I_n_156,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(3) => Data_Flow_I_n_157,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(2) => Data_Flow_I_n_158,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(1) => Data_Flow_I_n_159,
      \Performace_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_4\(0) => Data_Flow_I_n_160,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\(3) => trace_sel(15),
      \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\(2) => \Use_Trace.Debug_Trace_I/savepc_ctrl\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\(1) => \Use_Trace.Debug_Trace_I/saveload_ctrl\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]_0\(0) => \Use_Trace.Debug_Trace_I/saveret_ctrl\,
      \Performace_Debug_Control.ex_dbg_hit_reg[0]_1\ => \Performace_Debug_Control.m0_dbg_hit[0]_i_1_n_0\,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_80\,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_1\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_86\,
      \Performace_Debug_Control.ex_dbg_pc_hit_i_reg_2\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_98\,
      \Performace_Debug_Control.ex_dbg_pc_hit_single_step_reg_0\ => \Performace_Debug_Control.ex_dbg_pc_hit_i_i_1_n_0\,
      \Performace_Debug_Control.ex_step_continue_hold_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_69\,
      \Performace_Debug_Control.force_stop_cmd_1_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_58\,
      \Performace_Debug_Control.force_stop_i_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_74\,
      \Performace_Debug_Control.normal_stop_cmd_1_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_66\,
      \Performace_Debug_Control.wb_dbg_hit_reg[0]_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_65\,
      Q(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_16\,
      Q(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_17\,
      Read_Reg_En => Read_Reg_En,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/S\,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0\ => \^serial_dbg_intf.instr_insert_reg_en_1_reg\,
      \Serial_Dbg_Intf.command_reg_reg[4]\ => \Serial_Dbg_Intf.command_reg_reg[4]\,
      \Serial_Dbg_Intf.continue_from_brk_TClk_reg_0\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_18\,
      \Serial_Dbg_Intf.continue_from_brk_reg_0\ => \Performace_Debug_Control.dbg_state_nohalt_i_1_n_0\,
      \Serial_Dbg_Intf.continue_from_brk_reg_1\ => \Performace_Debug_Control.dbg_freeze_nohalt_i_1_n_0\,
      \Serial_Dbg_Intf.continue_from_brk_reg_2\ => \Performace_Debug_Control.step_continue_hold_i_1_n_0\,
      \Serial_Dbg_Intf.control_reg_reg[0]_0\ => \Using_FPGA.Native_i_1__0_n_0\,
      \Serial_Dbg_Intf.control_reg_reg[0]_1\ => dbg_halt_reset_mode_i_1_n_0,
      \Serial_Dbg_Intf.control_reg_reg[20]\ => Decode_I_n_370,
      \Serial_Dbg_Intf.control_reg_reg[8]_0\ => Decode_I_n_325,
      \Serial_Dbg_Intf.force_stop_cmd_i_reg_0\ => dbg_continue_i_i_1_n_0,
      \Serial_Dbg_Intf.instr_read_reg_reg[0]_0\(1) => executing,
      \Serial_Dbg_Intf.instr_read_reg_reg[0]_0\(0) => exception,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(5) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_136\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(4) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_137\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(3) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_138\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_139\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_140\,
      \Serial_Dbg_Intf.normal_stop_cmd_i_reg_0\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_141\,
      \Serial_Dbg_Intf.start_single_cmd_reg_0\ => start_single_step_i_1_n_0,
      \Serial_Dbg_Intf.status_reg_reg[1]\ => \Serial_Dbg_Intf.status_reg_reg[1]\,
      \Serial_Dbg_Intf.status_reg_reg[29]_0\(0) => unchanged,
      \Serial_Dbg_Intf.stopped_i_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_14\,
      \Serial_Dbg_Intf.unchanged_reg_0\ => \Serial_Dbg_Intf.unchanged_i_1_n_0\,
      \Single_Synchronize.use_async_reset.sync_reg\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      Sleep => \^sleep\,
      Sleep_Decode => Sleep_Decode,
      Sleep_Out => Sleep_Out,
      \Use_Async_Reset.sync_reset_reg\ => Decode_I_n_322,
      \Use_Async_Reset.sync_reset_reg_0\ => saved_reset_mode_dbg_halt_i_1_n_0,
      \Use_Async_Reset.sync_reset_reg_1\ => sleep_reset_mode_i_1_n_0,
      \Use_Async_Reset.sync_reset_reg_2\ => Decode_I_n_400,
      \all_statistics_counters[0].ready_reg\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_100\,
      \all_statistics_counters[0].ready_reg\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_101\,
      \all_statistics_counters[0].ready_reg\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_102\,
      \all_statistics_counters[1].ready_reg\(2 downto 0) => \Use_Statistics.Debug_Stat_I/sel\(2 downto 0),
      \all_statistics_counters[2].ready_reg\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_112\,
      \all_statistics_counters[2].ready_reg\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_113\,
      \all_statistics_counters[2].ready_reg\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_114\,
      \all_statistics_counters[3].ready_reg\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_109\,
      \all_statistics_counters[3].ready_reg\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_110\,
      \all_statistics_counters[3].ready_reg\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_111\,
      \all_statistics_counters[4].ready_reg\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_106\,
      \all_statistics_counters[4].ready_reg\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_107\,
      \all_statistics_counters[4].ready_reg\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_108\,
      \all_statistics_counters[5].ready_reg\(2) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_103\,
      \all_statistics_counters[5].ready_reg\(1) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_104\,
      \all_statistics_counters[5].ready_reg\(0) => \Use_Debug_Logic.Master_Core.Debug_Perf_n_105\,
      branch_count0 => \Use_Trace.Debug_Trace_I/branch_count0\,
      branch_count165_out => \Use_Trace.Debug_Trace_I/branch_count165_out\,
      \branch_count_reg[3]\ => Decode_I_n_398,
      branch_data190_out => \Use_Trace.Debug_Trace_I/branch_data190_out\,
      command_reg_clear_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_63\,
      dbg_clean_stop => dbg_clean_stop,
      dbg_continue_i_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_97\,
      dbg_freeze_nohalt0_in => dbg_freeze_nohalt0_in,
      dbg_halt_reset_mode_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_92\,
      dbg_stop_i => dbg_stop_i,
      ex_branch_with_delayslot_reg => \^using_fpga.native\,
      ex_pc_brk => ex_pc_brk,
      ex_step_continue_hold => ex_step_continue_hold,
      exception_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_96\,
      exception_reg_1 => exception_i_1_n_0,
      executing_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_61\,
      executing_reg_1 => executing_i_1_n_0,
      first_item => \Use_Trace.Debug_Trace_I/first_item\,
      first_item_reg => Decode_I_n_395,
      first_item_reg_0 => Decode_I_n_349,
      first_item_reg_1 => Decode_I_n_399,
      force_stop_i => force_stop_i,
      handle_as_branch => \Use_Trace.Debug_Trace_I/handle_as_branch\,
      in_delay_slot => \Use_Statistics.Debug_Stat_I/in_delay_slot\,
      inside_handler => \Use_Statistics.Debug_Stat_I/inside_handler\,
      inside_handler_reg => Data_Flow_I_n_256,
      items1 => \Use_Trace.Debug_Trace_I/items1\,
      mem_databus_access => mem_databus_access,
      \mem_pc_i_reg[31]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      mem_valid_reg => \^in0\,
      of_pause_reg => \^e\(0),
      of_pc(0 to 31) => of_pc(0 to 31),
      p_56_in => \Use_Trace.Debug_Trace_I/p_56_in\,
      p_65_out => p_65_out,
      p_72_out => p_72_out,
      p_75_out => p_75_out,
      p_78_out => p_78_out,
      p_81_out => p_81_out,
      p_84_out => p_84_out,
      save_pc_next_next_reg => \Use_Debug_Logic.Master_Core.Debug_Perf_n_15\,
      save_pc_next_reg => Decode_I_n_401,
      \save_sel_reg[0][0]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_123\,
      \save_sel_reg[0][1]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_122\,
      \saved_load_get_reg[31]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_125\,
      \saved_pc_reg[31]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_124\,
      saved_reset_mode_dbg_halt => saved_reset_mode_dbg_halt,
      saved_reset_mode_sleep => saved_reset_mode_sleep,
      single_Step_N => single_Step_N,
      single_Step_N_reg_0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_71\,
      single_Step_N_reg_1 => \Performace_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0\,
      single_step_count(0 to 1) => single_step_count(0 to 1),
      start_single_cmd => start_single_cmd,
      stat0 => \Use_Statistics.Debug_Stat_I/stat0\,
      stat116_out => \Use_Statistics.Debug_Stat_I/stat116_out\,
      stat22_out => \Use_Statistics.Debug_Stat_I/stat22_out\,
      stat3_out => \Use_Statistics.Debug_Stat_I/stat3_out\,
      stat6_out => \Use_Statistics.Debug_Stat_I/stat6_out\,
      \stat_select_reg[0][1]\ => Decode_I_n_371,
      \stat_select_reg[0][2]\ => Decode_I_n_383,
      \stat_select_reg[0][2]_0\ => Decode_I_n_377,
      \stat_select_reg[1][1]\ => Decode_I_n_376,
      \stat_select_reg[1][2]\ => Decode_I_n_388,
      \stat_select_reg[1][2]_0\ => Decode_I_n_382,
      \stat_select_reg[2][1]\ => Decode_I_n_375,
      \stat_select_reg[2][2]\ => Decode_I_n_387,
      \stat_select_reg[2][2]_0\ => Decode_I_n_381,
      \stat_select_reg[3][1]\ => Decode_I_n_374,
      \stat_select_reg[3][2]\ => Decode_I_n_386,
      \stat_select_reg[3][2]_0\ => Decode_I_n_380,
      \stat_select_reg[4][1]\ => Decode_I_n_373,
      \stat_select_reg[4][2]\ => Decode_I_n_385,
      \stat_select_reg[4][2]_0\ => Decode_I_n_379,
      \stat_select_reg[5][1]\ => Decode_I_n_372,
      \stat_select_reg[5][2]\ => Decode_I_n_384,
      \stat_select_reg[5][2]_0\ => Decode_I_n_378,
      stat_stop(0) => \Use_Statistics.Debug_Stat_I/stat_stop\(57),
      sync_reset => sync_reset,
      wb_exception_i_reg => Decode_I_n_320,
      \wb_exception_kind_i_reg[30]\ => Decode_I_n_327,
      \wb_exception_kind_i_reg[31]\ => Decode_I_n_351,
      wb_gpr_wr_dbg => wb_gpr_wr_dbg,
      \wb_instr_reg[2]\ => Decode_I_n_352,
      \wb_instr_reg[4]\ => Decode_I_n_391,
      \wb_instr_reg[5]\ => Decode_I_n_394,
      \wb_instr_reg[6]\ => Decode_I_n_318,
      \wb_instr_reg[6]_0\ => Decode_I_n_402,
      wb_pc_valid => wb_pc_valid,
      wb_read_imm_reg => wb_read_imm_reg,
      wb_read_imm_reg_1 => wb_read_imm_reg_1,
      wb_valid_reg => Decode_I_n_321,
      wb_valid_reg_0 => Decode_I_n_348,
      \writems_reg[0]\ => \Use_Debug_Logic.Master_Core.Debug_Perf_n_120\
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trace_sel(15),
      O => \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/S\
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trace_sel(15),
      O => \Using_FPGA.Native_i_1__0_n_0\
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Decode_I_n_166,
      I1 => ex_op1_neg,
      I2 => Decode_I_n_165,
      O => \jump_logic_I1/S\
    );
\Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => Decode_I_n_164,
      I1 => ex_op1_neg,
      I2 => Decode_I_n_163,
      O => \jump_logic_I1/DI\
    );
\all_statistics_counters[1].request_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(182),
      I1 => \^d\(179),
      O => \all_statistics_counters[1].request_i_29_n_0\
    );
dbg_continue_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_97\,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_58\,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_66\,
      I3 => start_single_cmd,
      I4 => of_pause,
      I5 => \^lockstep_master_out\(33),
      O => dbg_continue_i_i_1_n_0
    );
dbg_halt_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444440F000000"
    )
        port map (
      I0 => Reset_Mode(1),
      I1 => Reset_Mode(0),
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_16\,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_72\,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_92\,
      I5 => sync_reset,
      O => dbg_halt_reset_mode_i_1_n_0
    );
exception_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E222"
    )
        port map (
      I0 => exception,
      I1 => \^d\(150),
      I2 => \^d\(76),
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_96\,
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_61\,
      O => exception_i_1_n_0
    );
executing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFA2"
    )
        port map (
      I0 => executing,
      I1 => Decode_I_n_310,
      I2 => Decode_I_n_327,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_61\,
      I4 => force_stop_i,
      I5 => sync_reset,
      O => executing_i_1_n_0
    );
\i___30/Byte_Enable[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF96FF96FF"
    )
        port map (
      I0 => ex_reverse_mem_access,
      I1 => ex_op1_i(31),
      I2 => ex_op2(31),
      I3 => ex_byte_access,
      I4 => ex_doublet_access,
      I5 => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      O => \^d\(257)
    );
\i___30/Byte_Enable[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => ex_reverse_mem_access,
      I1 => ex_op1_i(30),
      I2 => ex_op2(30),
      I3 => ex_op2(31),
      I4 => ex_op1_i(31),
      O => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0)
    );
\i___30/Byte_Enable[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600FF009600FFFF"
    )
        port map (
      I0 => ex_reverse_mem_access,
      I1 => ex_op1_i(31),
      I2 => ex_op2(31),
      I3 => \Byte_Doublet_Handle_gti_I/ex_byte_selects\(0),
      I4 => ex_byte_access,
      I5 => ex_doublet_access,
      O => \^d\(255)
    );
\i___30/Data_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ex_byte_access,
      I1 => ex_op1_i(31),
      I2 => ex_op2(31),
      O => \^d\(293)
    );
\i___30/Data_Write[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(16),
      I1 => ex_doublet_access,
      I2 => ex_op3(0),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(24),
      O => \^d\(292)
    );
\i___30/Data_Write[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(18),
      I5 => ex_op3(10),
      O => \^d\(282)
    );
\i___30/Data_Write[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(19),
      I5 => ex_op3(11),
      O => \^d\(281)
    );
\i___30/Data_Write[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(20),
      I5 => ex_op3(12),
      O => \^d\(280)
    );
\i___30/Data_Write[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(21),
      I5 => ex_op3(13),
      O => \^d\(279)
    );
\i___30/Data_Write[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(22),
      I5 => ex_op3(14),
      O => \^d\(278)
    );
\i___30/Data_Write[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(23),
      I5 => ex_op3(15),
      O => \^d\(277)
    );
\i___30/Data_Write[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(8),
      I5 => ex_op3(16),
      O => \^d\(276)
    );
\i___30/Data_Write[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(9),
      I5 => ex_op3(17),
      O => \^d\(275)
    );
\i___30/Data_Write[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(26),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(10),
      I5 => ex_op3(18),
      O => \^d\(274)
    );
\i___30/Data_Write[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(27),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(11),
      I5 => ex_op3(19),
      O => \^d\(273)
    );
\i___30/Data_Write[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(17),
      I1 => ex_doublet_access,
      I2 => ex_op3(1),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(25),
      O => \^d\(291)
    );
\i___30/Data_Write[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(28),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(12),
      I5 => ex_op3(20),
      O => \^d\(272)
    );
\i___30/Data_Write[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(29),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(13),
      I5 => ex_op3(21),
      O => \^d\(271)
    );
\i___30/Data_Write[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(30),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(14),
      I5 => ex_op3(22),
      O => \^d\(270)
    );
\i___30/Data_Write[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFA8AFABA0A8A0"
    )
        port map (
      I0 => ex_op3(31),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(15),
      I5 => ex_op3(23),
      O => \^d\(269)
    );
\i___30/Data_Write[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(16),
      I1 => ex_doublet_access,
      I2 => ex_op3(0),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(24),
      O => \^d\(268)
    );
\i___30/Data_Write[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(17),
      I1 => ex_doublet_access,
      I2 => ex_op3(1),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(25),
      O => \^d\(267)
    );
\i___30/Data_Write[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(18),
      I1 => ex_doublet_access,
      I2 => ex_op3(2),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(26),
      O => \^d\(266)
    );
\i___30/Data_Write[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(19),
      I1 => ex_doublet_access,
      I2 => ex_op3(3),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(27),
      O => \^d\(265)
    );
\i___30/Data_Write[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(20),
      I1 => ex_doublet_access,
      I2 => ex_op3(4),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(28),
      O => \^d\(264)
    );
\i___30/Data_Write[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(21),
      I1 => ex_doublet_access,
      I2 => ex_op3(5),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(29),
      O => \^d\(263)
    );
\i___30/Data_Write[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(18),
      I1 => ex_doublet_access,
      I2 => ex_op3(2),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(26),
      O => \^d\(290)
    );
\i___30/Data_Write[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(22),
      I1 => ex_doublet_access,
      I2 => ex_op3(6),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(30),
      O => \^d\(262)
    );
\i___30/Data_Write[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => ex_op3(23),
      I1 => ex_doublet_access,
      I2 => ex_op3(7),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(31),
      O => \^d\(261)
    );
\i___30/Data_Write[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(19),
      I1 => ex_doublet_access,
      I2 => ex_op3(3),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(27),
      O => \^d\(289)
    );
\i___30/Data_Write[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(20),
      I1 => ex_doublet_access,
      I2 => ex_op3(4),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(28),
      O => \^d\(288)
    );
\i___30/Data_Write[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(21),
      I1 => ex_doublet_access,
      I2 => ex_op3(5),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(29),
      O => \^d\(287)
    );
\i___30/Data_Write[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(22),
      I1 => ex_doublet_access,
      I2 => ex_op3(6),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(30),
      O => \^d\(286)
    );
\i___30/Data_Write[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => ex_op3(23),
      I1 => ex_doublet_access,
      I2 => ex_op3(7),
      I3 => ex_reverse_mem_access,
      I4 => ex_byte_access,
      I5 => ex_op3(31),
      O => \^d\(285)
    );
\i___30/Data_Write[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(24),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(16),
      I5 => ex_op3(8),
      O => \^d\(284)
    );
\i___30/Data_Write[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFABA0ABAFA8A0A8"
    )
        port map (
      I0 => ex_op3(25),
      I1 => ex_doublet_access,
      I2 => ex_byte_access,
      I3 => ex_reverse_mem_access,
      I4 => ex_op3(17),
      I5 => ex_op3(9),
      O => \^d\(283)
    );
\i___30/Dbg_Clean_Stop_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => of_branch_with_delayslot118_out,
      I1 => of_write_imm_reg,
      I2 => Decode_I_n_347,
      I3 => ex_jump,
      O => Dbg_Clean_Stop0
    );
\i___30/EX_ALU_Op[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8AAA"
    )
        port map (
      I0 => \i___30/EX_CMP_Op_i_2_n_0\,
      I1 => of_instr(4),
      I2 => Decode_I_n_360,
      I3 => of_instr(0),
      I4 => of_instr(1),
      O => \i___30/EX_ALU_Op[0]_i_1_n_0\
    );
\i___30/EX_ALU_Op[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7010FFFF"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(0),
      I2 => of_instr(5),
      I3 => Decode_I_n_360,
      I4 => \i___30/EX_CMP_Op_i_2_n_0\,
      O => \i___30/EX_ALU_Op[1]_i_1_n_0\
    );
\i___30/EX_CMP_Op_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => of_imm_data(15),
      I1 => of_instr(1),
      I2 => of_instr(0),
      I3 => of_instr(2),
      I4 => \i___30/EX_CMP_Op_i_2_n_0\,
      O => EX_CMP_Op105_out
    );
\i___30/EX_CMP_Op_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => \i___30/ex_set_bip_i_2_n_0\,
      I2 => of_gpr_op1_rd_addr(1),
      O => \i___30/EX_CMP_Op_i_2_n_0\
    );
\i___30/EX_Op2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \i___30/EX_Op2[0]_i_2_n_0\,
      I1 => \i___30/EX_Op2[0]_i_3_n_0\,
      I2 => EX_Fwd(0),
      I3 => \i___30/EX_Op2[0]_i_4_n_0\,
      I4 => \^d\(108),
      I5 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => of_op2(0)
    );
\i___30/EX_Op2[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mem_gpr_write_addr(1),
      I1 => of_predecode(7),
      I2 => mem_gpr_write_addr(0),
      I3 => of_predecode(6),
      O => \i___30/EX_Op2[0]_i_10_n_0\
    );
\i___30/EX_Op2[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2FFFFFFFFFFFF"
    )
        port map (
      I0 => of_predecode(8),
      I1 => mem_gpr_write_addr(2),
      I2 => mem_gpr_write_addr(4),
      I3 => of_predecode(10),
      I4 => mem_valid_instr,
      I5 => mem_gpr_write,
      O => \i___30/EX_Op2[0]_i_11_n_0\
    );
\i___30/EX_Op2[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => of_predecode(7),
      I1 => wb_new_esr_ess_rx(1),
      I2 => of_predecode(6),
      I3 => wb_new_esr_ess_rx(0),
      I4 => wb_new_esr_ess_rx(2),
      I5 => of_predecode(8),
      O => \i___30/EX_Op2[0]_i_12_n_0\
    );
\i___30/EX_Op2[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => of_predecode(10),
      I1 => Decode_I_n_124,
      I2 => I0,
      I3 => of_predecode(9),
      I4 => of_predecode(8),
      I5 => I4,
      O => \i___30/EX_Op2[0]_i_13_n_0\
    );
\i___30/EX_Op2[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => Decode_I_n_125,
      O => \i___30/EX_Op2[0]_i_14_n_0\
    );
\i___30/EX_Op2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(0),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(0),
      O => \i___30/EX_Op2[0]_i_2_n_0\
    );
\i___30/EX_Op2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => interrupt_address_d1(0),
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_MSR(29),
      I4 => mem_sel_msr,
      I5 => mem_ex_result(0),
      O => \i___30/EX_Op2[0]_i_3_n_0\
    );
\i___30/EX_Op2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010100010"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I3 => \i___30/EX_Op2[0]_i_6_n_0\,
      I4 => \i___30/EX_Op2[0]_i_7_n_0\,
      I5 => \i___30/EX_Op2[0]_i_8_n_0\,
      O => \i___30/EX_Op2[0]_i_4_n_0\
    );
\i___30/EX_Op2[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDDF"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => of_instr(2),
      I2 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I3 => of_instr(4),
      I4 => \i___30/EX_Op2[0]_i_9_n_0\,
      O => \i___30/EX_Op2[0]_i_5_n_0\
    );
\i___30/EX_Op2[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6F66"
    )
        port map (
      I0 => of_predecode(9),
      I1 => mem_gpr_write_addr(3),
      I2 => of_predecode(8),
      I3 => mem_gpr_write_addr(2),
      I4 => \i___30/EX_Op2[0]_i_10_n_0\,
      I5 => \i___30/EX_Op2[0]_i_11_n_0\,
      O => \i___30/EX_Op2[0]_i_6_n_0\
    );
\i___30/EX_Op2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \i___30/EX_Op2[0]_i_12_n_0\,
      I1 => wb_new_esr_ess_rx(4),
      I2 => of_predecode(10),
      I3 => wb_new_esr_ess_rx(3),
      I4 => of_predecode(9),
      I5 => \i___30/Using_FPGA.Native_i_13_n_0\,
      O => \i___30/EX_Op2[0]_i_7_n_0\
    );
\i___30/EX_Op2[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => of_predecode(7),
      I1 => I2,
      I2 => Decode_I_n_119,
      I3 => of_predecode(6),
      I4 => \i___30/EX_Op2[0]_i_13_n_0\,
      I5 => \i___30/EX_Op2[0]_i_14_n_0\,
      O => \i___30/EX_Op2[0]_i_8_n_0\
    );
\i___30/EX_Op2[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \i___30/EX_Op2[0]_i_7_n_0\,
      I1 => \i___30/EX_Op2[0]_i_6_n_0\,
      I2 => \i___30/EX_Op2[0]_i_8_n_0\,
      O => \i___30/EX_Op2[0]_i_9_n_0\
    );
\i___30/EX_Op2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[10]_i_2_n_0\,
      I1 => \i___30/EX_Op2[10]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(10),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(10),
      O => of_op2(10)
    );
\i___30/EX_Op2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(10),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(10),
      O => \i___30/EX_Op2[10]_i_2_n_0\
    );
\i___30/EX_Op2[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(10),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(98),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[10]_i_3_n_0\
    );
\i___30/EX_Op2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[11]_i_2_n_0\,
      I1 => \i___30/EX_Op2[11]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(11),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(11),
      O => of_op2(11)
    );
\i___30/EX_Op2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(11),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(11),
      O => \i___30/EX_Op2[11]_i_2_n_0\
    );
\i___30/EX_Op2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(11),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(97),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[11]_i_3_n_0\
    );
\i___30/EX_Op2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[12]_i_2_n_0\,
      I1 => \i___30/EX_Op2[12]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(12),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(12),
      O => of_op2(12)
    );
\i___30/EX_Op2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(12),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(12),
      O => \i___30/EX_Op2[12]_i_2_n_0\
    );
\i___30/EX_Op2[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(12),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(96),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[12]_i_3_n_0\
    );
\i___30/EX_Op2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[13]_i_2_n_0\,
      I1 => \i___30/EX_Op2[13]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(13),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(13),
      O => of_op2(13)
    );
\i___30/EX_Op2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(13),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(13),
      O => \i___30/EX_Op2[13]_i_2_n_0\
    );
\i___30/EX_Op2[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(13),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(95),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[13]_i_3_n_0\
    );
\i___30/EX_Op2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[14]_i_2_n_0\,
      I1 => \i___30/EX_Op2[14]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(14),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(14),
      O => of_op2(14)
    );
\i___30/EX_Op2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(14),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(14),
      O => \i___30/EX_Op2[14]_i_2_n_0\
    );
\i___30/EX_Op2[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(14),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(94),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[14]_i_3_n_0\
    );
\i___30/EX_Op2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[15]_i_2_n_0\,
      I1 => \i___30/EX_Op2[15]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(15),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(15),
      O => of_op2(15)
    );
\i___30/EX_Op2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(15),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(15),
      O => \i___30/EX_Op2[15]_i_2_n_0\
    );
\i___30/EX_Op2[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(15),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(93),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[15]_i_3_n_0\
    );
\i___30/EX_Op2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(0),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(16),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[16]_i_3_n_0\,
      O => of_op2(16)
    );
\i___30/EX_Op2[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \i___30/EX_Op2[0]_i_5_n_0\,
      I1 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I2 => \i___30/EX_Op2[0]_i_4_n_0\,
      O => \i___30/EX_Op2[16]_i_2_n_0\
    );
\i___30/EX_Op2[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(16),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(16),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[16]_i_4_n_0\,
      O => \i___30/EX_Op2[16]_i_3_n_0\
    );
\i___30/EX_Op2[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(92),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(16),
      O => \i___30/EX_Op2[16]_i_4_n_0\
    );
\i___30/EX_Op2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(1),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(17),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[17]_i_2_n_0\,
      O => of_op2(17)
    );
\i___30/EX_Op2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(17),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(17),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[17]_i_3_n_0\,
      O => \i___30/EX_Op2[17]_i_2_n_0\
    );
\i___30/EX_Op2[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(91),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(17),
      O => \i___30/EX_Op2[17]_i_3_n_0\
    );
\i___30/EX_Op2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(2),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(18),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[18]_i_2_n_0\,
      O => of_op2(18)
    );
\i___30/EX_Op2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(18),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(18),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[18]_i_3_n_0\,
      O => \i___30/EX_Op2[18]_i_2_n_0\
    );
\i___30/EX_Op2[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(90),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(18),
      O => \i___30/EX_Op2[18]_i_3_n_0\
    );
\i___30/EX_Op2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(3),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(19),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[19]_i_2_n_0\,
      O => of_op2(19)
    );
\i___30/EX_Op2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(19),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(19),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[19]_i_3_n_0\,
      O => \i___30/EX_Op2[19]_i_2_n_0\
    );
\i___30/EX_Op2[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(89),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(19),
      O => \i___30/EX_Op2[19]_i_3_n_0\
    );
\i___30/EX_Op2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[1]_i_2_n_0\,
      I1 => \i___30/EX_Op2[1]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(1),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(1),
      O => of_op2(1)
    );
\i___30/EX_Op2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(1),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(1),
      O => \i___30/EX_Op2[1]_i_2_n_0\
    );
\i___30/EX_Op2[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(1),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(107),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[1]_i_3_n_0\
    );
\i___30/EX_Op2[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i___30/EX_Op2[0]_i_9_n_0\,
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      O => \i___30/EX_Op2[1]_i_4_n_0\
    );
\i___30/EX_Op2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(4),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(20),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[20]_i_2_n_0\,
      O => of_op2(20)
    );
\i___30/EX_Op2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(20),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(20),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[20]_i_3_n_0\,
      O => \i___30/EX_Op2[20]_i_2_n_0\
    );
\i___30/EX_Op2[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(88),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(20),
      O => \i___30/EX_Op2[20]_i_3_n_0\
    );
\i___30/EX_Op2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(5),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(21),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[21]_i_2_n_0\,
      O => of_op2(21)
    );
\i___30/EX_Op2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(21),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(21),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[21]_i_3_n_0\,
      O => \i___30/EX_Op2[21]_i_2_n_0\
    );
\i___30/EX_Op2[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(87),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(21),
      O => \i___30/EX_Op2[21]_i_3_n_0\
    );
\i___30/EX_Op2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(6),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(22),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[22]_i_2_n_0\,
      O => of_op2(22)
    );
\i___30/EX_Op2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(22),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(22),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[22]_i_3_n_0\,
      O => \i___30/EX_Op2[22]_i_2_n_0\
    );
\i___30/EX_Op2[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(86),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(22),
      O => \i___30/EX_Op2[22]_i_3_n_0\
    );
\i___30/EX_Op2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(7),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(23),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[23]_i_2_n_0\,
      O => of_op2(23)
    );
\i___30/EX_Op2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(23),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(23),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[23]_i_3_n_0\,
      O => \i___30/EX_Op2[23]_i_2_n_0\
    );
\i___30/EX_Op2[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(85),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(23),
      O => \i___30/EX_Op2[23]_i_3_n_0\
    );
\i___30/EX_Op2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(8),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(24),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[24]_i_2_n_0\,
      O => of_op2(24)
    );
\i___30/EX_Op2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(24),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(24),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[24]_i_3_n_0\,
      O => \i___30/EX_Op2[24]_i_2_n_0\
    );
\i___30/EX_Op2[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(84),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(24),
      O => \i___30/EX_Op2[24]_i_3_n_0\
    );
\i___30/EX_Op2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(9),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(25),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[25]_i_2_n_0\,
      O => of_op2(25)
    );
\i___30/EX_Op2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(25),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(25),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[25]_i_3_n_0\,
      O => \i___30/EX_Op2[25]_i_2_n_0\
    );
\i___30/EX_Op2[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(83),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(25),
      O => \i___30/EX_Op2[25]_i_3_n_0\
    );
\i___30/EX_Op2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(10),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(26),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[26]_i_2_n_0\,
      O => of_op2(26)
    );
\i___30/EX_Op2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(26),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(26),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[26]_i_3_n_0\,
      O => \i___30/EX_Op2[26]_i_2_n_0\
    );
\i___30/EX_Op2[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(82),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(26),
      O => \i___30/EX_Op2[26]_i_3_n_0\
    );
\i___30/EX_Op2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(27),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(11),
      I4 => \i___30/EX_Op2[27]_i_2_n_0\,
      I5 => \i___30/EX_Op2[27]_i_3_n_0\,
      O => of_op2(27)
    );
\i___30/EX_Op2[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => interrupt_address_d1(27),
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(27),
      O => \i___30/EX_Op2[27]_i_2_n_0\
    );
\i___30/EX_Op2[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(27),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(81),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[27]_i_3_n_0\
    );
\i___30/EX_Op2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(28),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(12),
      I4 => \i___30/EX_Op2[28]_i_2_n_0\,
      I5 => \i___30/EX_Op2[28]_i_3_n_0\,
      O => of_op2(28)
    );
\i___30/EX_Op2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => interrupt_address_d1(28),
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_MSR(28),
      I4 => mem_sel_msr,
      I5 => mem_ex_result(28),
      O => \i___30/EX_Op2[28]_i_2_n_0\
    );
\i___30/EX_Op2[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(28),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(80),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[28]_i_3_n_0\
    );
\i___30/EX_Op2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => of_imm_data(13),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(29),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[29]_i_2_n_0\,
      I5 => \i___30/EX_Op2[29]_i_3_n_0\,
      O => of_op2(29)
    );
\i___30/EX_Op2[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(29),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(79),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[29]_i_2_n_0\
    );
\i___30/EX_Op2[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => interrupt_address_d1(29),
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_MSR(29),
      I4 => mem_sel_msr,
      I5 => mem_ex_result(29),
      O => \i___30/EX_Op2[29]_i_3_n_0\
    );
\i___30/EX_Op2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[2]_i_2_n_0\,
      I1 => \i___30/EX_Op2[2]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(2),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(2),
      O => of_op2(2)
    );
\i___30/EX_Op2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(2),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(2),
      O => \i___30/EX_Op2[2]_i_2_n_0\
    );
\i___30/EX_Op2[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(2),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(106),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[2]_i_3_n_0\
    );
\i___30/EX_Op2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB800"
    )
        port map (
      I0 => of_imm_data(14),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(30),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[30]_i_2_n_0\,
      I5 => \i___30/EX_Op2[30]_i_3_n_0\,
      O => of_op2(30)
    );
\i___30/EX_Op2[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(30),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(78),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[30]_i_2_n_0\
    );
\i___30/EX_Op2[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I1 => interrupt_address_d1(30),
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_MSR(30),
      I4 => mem_sel_msr,
      I5 => mem_ex_result(30),
      O => \i___30/EX_Op2[30]_i_3_n_0\
    );
\i___30/EX_Op2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => of_imm_data(15),
      I1 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I2 => gpr_op2(31),
      I3 => \i___30/EX_Op2[16]_i_2_n_0\,
      I4 => \i___30/EX_Op2[31]_i_2_n_0\,
      O => of_op2(31)
    );
\i___30/EX_Op2[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => mem_ex_result(31),
      I1 => \i___30/EX_Op2[1]_i_4_n_0\,
      I2 => interrupt_address_d1(31),
      I3 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I4 => \i___30/EX_Op2[0]_i_5_n_0\,
      I5 => \i___30/EX_Op2[31]_i_3_n_0\,
      O => \i___30/EX_Op2[31]_i_2_n_0\
    );
\i___30/EX_Op2[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(77),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => EX_Fwd(31),
      O => \i___30/EX_Op2[31]_i_3_n_0\
    );
\i___30/EX_Op2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[3]_i_2_n_0\,
      I1 => \i___30/EX_Op2[3]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(3),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(3),
      O => of_op2(3)
    );
\i___30/EX_Op2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(3),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(3),
      O => \i___30/EX_Op2[3]_i_2_n_0\
    );
\i___30/EX_Op2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(3),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(105),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[3]_i_3_n_0\
    );
\i___30/EX_Op2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[4]_i_2_n_0\,
      I1 => \i___30/EX_Op2[4]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(4),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(4),
      O => of_op2(4)
    );
\i___30/EX_Op2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(4),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(4),
      O => \i___30/EX_Op2[4]_i_2_n_0\
    );
\i___30/EX_Op2[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(4),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(104),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[4]_i_3_n_0\
    );
\i___30/EX_Op2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[5]_i_2_n_0\,
      I1 => \i___30/EX_Op2[5]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(5),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(5),
      O => of_op2(5)
    );
\i___30/EX_Op2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(5),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(5),
      O => \i___30/EX_Op2[5]_i_2_n_0\
    );
\i___30/EX_Op2[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(5),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(103),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[5]_i_3_n_0\
    );
\i___30/EX_Op2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[6]_i_2_n_0\,
      I1 => \i___30/EX_Op2[6]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(6),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(6),
      O => of_op2(6)
    );
\i___30/EX_Op2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(6),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(6),
      O => \i___30/EX_Op2[6]_i_2_n_0\
    );
\i___30/EX_Op2[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(6),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(102),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[6]_i_3_n_0\
    );
\i___30/EX_Op2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[7]_i_2_n_0\,
      I1 => \i___30/EX_Op2[7]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(7),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(7),
      O => of_op2(7)
    );
\i___30/EX_Op2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(7),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(7),
      O => \i___30/EX_Op2[7]_i_2_n_0\
    );
\i___30/EX_Op2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(7),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(101),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[7]_i_3_n_0\
    );
\i___30/EX_Op2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[8]_i_2_n_0\,
      I1 => \i___30/EX_Op2[8]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(8),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(8),
      O => of_op2(8)
    );
\i___30/EX_Op2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(8),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(8),
      O => \i___30/EX_Op2[8]_i_2_n_0\
    );
\i___30/EX_Op2[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(8),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(100),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[8]_i_3_n_0\
    );
\i___30/EX_Op2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \i___30/EX_Op2[9]_i_2_n_0\,
      I1 => \i___30/EX_Op2[9]_i_3_n_0\,
      I2 => \i___30/EX_Op2[1]_i_4_n_0\,
      I3 => mem_ex_result(9),
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => interrupt_address_d1(9),
      O => of_op2(9)
    );
\i___30/EX_Op2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => \i___30/EX_Op2[16]_i_2_n_0\,
      I1 => gpr_op2(9),
      I2 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I3 => of_imm_data(0),
      I4 => of_read_imm_reg,
      I5 => imm_reg(9),
      O => \i___30/EX_Op2[9]_i_2_n_0\
    );
\i___30/EX_Op2[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => EX_Fwd(9),
      I1 => \i___30/EX_Op2[0]_i_4_n_0\,
      I2 => \^d\(99),
      I3 => \i___30/EX_Op2[0]_i_5_n_0\,
      O => \i___30/EX_Op2[9]_i_3_n_0\
    );
\i___30/EX_Op3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(0),
      I1 => gpr_op3(0),
      I2 => Decode_I_n_366,
      I3 => \^d\(108),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(0),
      O => of_op3(0)
    );
\i___30/EX_Op3[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => of_predecode(0),
      I1 => of_gpr_op3_rd_addr(1),
      I2 => wb_new_esr_ess_rx(1),
      I3 => wb_new_esr_ess_rx(3),
      I4 => of_gpr_op3_rd_addr(3),
      I5 => \i___30/EX_Op3[0]_i_11_n_0\,
      O => \i___30/EX_Op3[0]_i_10_n_0\
    );
\i___30/EX_Op3[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => wb_new_esr_ess_rx(2),
      I1 => of_gpr_op3_rd_addr(2),
      I2 => of_gpr_op3_rd_addr(4),
      I3 => wb_new_esr_ess_rx(4),
      I4 => of_gpr_op3_rd_addr(0),
      I5 => wb_new_esr_ess_rx(0),
      O => \i___30/EX_Op3[0]_i_11_n_0\
    );
\i___30/EX_Op3[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => Decode_I_n_364,
      I1 => Decode_I_n_119,
      I2 => of_gpr_op3_rd_addr(0),
      I3 => \i___30/EX_Op3[0]_i_9_n_0\,
      I4 => of_gpr_op3_rd_addr(1),
      I5 => I2,
      O => \i___30/EX_Op3[0]_i_5_n_0\
    );
\i___30/EX_Op3[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2000"
    )
        port map (
      I0 => \i___30/EX_Op3[0]_i_10_n_0\,
      I1 => wb_exception,
      I2 => wb_gpr_write_i,
      I3 => Decode_I_n_310,
      I4 => wb_reset,
      O => \i___30/EX_Op3[0]_i_6_n_0\
    );
\i___30/EX_Op3[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mem_gpr_write_addr(4),
      I1 => of_gpr_op3_rd_addr(4),
      I2 => of_gpr_op3_rd_addr(3),
      I3 => mem_gpr_write_addr(3),
      I4 => of_gpr_op3_rd_addr(2),
      I5 => mem_gpr_write_addr(2),
      O => \i___30/EX_Op3[0]_i_7_n_0\
    );
\i___30/EX_Op3[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => of_gpr_op3_rd_addr(4),
      I1 => Decode_I_n_124,
      I2 => of_gpr_op3_rd_addr(3),
      I3 => I0,
      I4 => of_gpr_op3_rd_addr(2),
      I5 => I4,
      O => \i___30/EX_Op3[0]_i_9_n_0\
    );
\i___30/EX_Op3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(10),
      I1 => gpr_op3(10),
      I2 => Decode_I_n_366,
      I3 => \^d\(98),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(10),
      O => of_op3(10)
    );
\i___30/EX_Op3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(11),
      I1 => gpr_op3(11),
      I2 => Decode_I_n_366,
      I3 => \^d\(97),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(11),
      O => of_op3(11)
    );
\i___30/EX_Op3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(12),
      I1 => gpr_op3(12),
      I2 => Decode_I_n_366,
      I3 => \^d\(96),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(12),
      O => of_op3(12)
    );
\i___30/EX_Op3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(13),
      I1 => gpr_op3(13),
      I2 => Decode_I_n_366,
      I3 => \^d\(95),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(13),
      O => of_op3(13)
    );
\i___30/EX_Op3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(14),
      I1 => gpr_op3(14),
      I2 => Decode_I_n_366,
      I3 => \^d\(94),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(14),
      O => of_op3(14)
    );
\i___30/EX_Op3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(15),
      I1 => gpr_op3(15),
      I2 => Decode_I_n_366,
      I3 => \^d\(93),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(15),
      O => of_op3(15)
    );
\i___30/EX_Op3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(16),
      I1 => gpr_op3(16),
      I2 => Decode_I_n_366,
      I3 => \^d\(92),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(16),
      O => of_op3(16)
    );
\i___30/EX_Op3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(17),
      I1 => gpr_op3(17),
      I2 => Decode_I_n_366,
      I3 => \^d\(91),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(17),
      O => of_op3(17)
    );
\i___30/EX_Op3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(18),
      I1 => gpr_op3(18),
      I2 => Decode_I_n_366,
      I3 => \^d\(90),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(18),
      O => of_op3(18)
    );
\i___30/EX_Op3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(19),
      I1 => gpr_op3(19),
      I2 => Decode_I_n_366,
      I3 => \^d\(89),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(19),
      O => of_op3(19)
    );
\i___30/EX_Op3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(1),
      I1 => gpr_op3(1),
      I2 => Decode_I_n_366,
      I3 => \^d\(107),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(1),
      O => of_op3(1)
    );
\i___30/EX_Op3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(20),
      I1 => gpr_op3(20),
      I2 => Decode_I_n_366,
      I3 => \^d\(88),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(20),
      O => of_op3(20)
    );
\i___30/EX_Op3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(21),
      I1 => gpr_op3(21),
      I2 => Decode_I_n_366,
      I3 => \^d\(87),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(21),
      O => of_op3(21)
    );
\i___30/EX_Op3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(22),
      I1 => gpr_op3(22),
      I2 => Decode_I_n_366,
      I3 => \^d\(86),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(22),
      O => of_op3(22)
    );
\i___30/EX_Op3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(23),
      I1 => gpr_op3(23),
      I2 => Decode_I_n_366,
      I3 => \^d\(85),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(23),
      O => of_op3(23)
    );
\i___30/EX_Op3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(24),
      I1 => gpr_op3(24),
      I2 => Decode_I_n_366,
      I3 => \^d\(84),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(24),
      O => of_op3(24)
    );
\i___30/EX_Op3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(25),
      I1 => gpr_op3(25),
      I2 => Decode_I_n_366,
      I3 => \^d\(83),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(25),
      O => of_op3(25)
    );
\i___30/EX_Op3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(26),
      I1 => gpr_op3(26),
      I2 => Decode_I_n_366,
      I3 => \^d\(82),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(26),
      O => of_op3(26)
    );
\i___30/EX_Op3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(27),
      I1 => gpr_op3(27),
      I2 => Decode_I_n_366,
      I3 => \^d\(81),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(27),
      O => of_op3(27)
    );
\i___30/EX_Op3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(28),
      I1 => gpr_op3(28),
      I2 => Decode_I_n_366,
      I3 => \^d\(80),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(28),
      O => of_op3(28)
    );
\i___30/EX_Op3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(29),
      I1 => gpr_op3(29),
      I2 => Decode_I_n_366,
      I3 => \^d\(79),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(29),
      O => of_op3(29)
    );
\i___30/EX_Op3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(2),
      I1 => gpr_op3(2),
      I2 => Decode_I_n_366,
      I3 => \^d\(106),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(2),
      O => of_op3(2)
    );
\i___30/EX_Op3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(30),
      I1 => gpr_op3(30),
      I2 => Decode_I_n_366,
      I3 => \^d\(78),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(30),
      O => of_op3(30)
    );
\i___30/EX_Op3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(31),
      I1 => gpr_op3(31),
      I2 => Decode_I_n_366,
      I3 => \^d\(77),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(31),
      O => of_op3(31)
    );
\i___30/EX_Op3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(3),
      I1 => gpr_op3(3),
      I2 => Decode_I_n_366,
      I3 => \^d\(105),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(3),
      O => of_op3(3)
    );
\i___30/EX_Op3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(4),
      I1 => gpr_op3(4),
      I2 => Decode_I_n_366,
      I3 => \^d\(104),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(4),
      O => of_op3(4)
    );
\i___30/EX_Op3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(5),
      I1 => gpr_op3(5),
      I2 => Decode_I_n_366,
      I3 => \^d\(103),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(5),
      O => of_op3(5)
    );
\i___30/EX_Op3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(6),
      I1 => gpr_op3(6),
      I2 => Decode_I_n_366,
      I3 => \^d\(102),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(6),
      O => of_op3(6)
    );
\i___30/EX_Op3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(7),
      I1 => gpr_op3(7),
      I2 => Decode_I_n_366,
      I3 => \^d\(101),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(7),
      O => of_op3(7)
    );
\i___30/EX_Op3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(8),
      I1 => gpr_op3(8),
      I2 => Decode_I_n_366,
      I3 => \^d\(100),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(8),
      O => of_op3(8)
    );
\i___30/EX_Op3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(9),
      I1 => gpr_op3(9),
      I2 => Decode_I_n_366,
      I3 => \^d\(99),
      I4 => Decode_I_n_367,
      I5 => EX_Fwd(9),
      O => of_op3(9)
    );
\i___30/EX_SWAP_BYTE_Instr_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => of_imm_data(14),
      O => p_2_in
    );
\i___30/EX_SWAP_Instr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => of_imm_data(7),
      I1 => of_imm_data(10),
      I2 => of_imm_data(9),
      I3 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      O => \i___30/EX_SWAP_Instr_i_1_n_0\
    );
\i___30/EX_Sext_Op[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => of_instr(2),
      I1 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I2 => of_instr(5),
      I3 => of_instr(4),
      I4 => of_imm_data(9),
      I5 => of_imm_data(10),
      O => \i___30/EX_Sext_Op[0]_i_1_n_0\
    );
\i___30/EX_Sext_Op[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      I1 => of_imm_data(15),
      I2 => of_imm_data(10),
      I3 => of_imm_data(9),
      O => \i___30/EX_Sext_Op[1]_i_1_n_0\
    );
\i___30/EX_Unsigned_Op_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => of_imm_data(14),
      I1 => of_instr(1),
      I2 => of_instr(0),
      I3 => of_instr(2),
      I4 => \i___30/EX_CMP_Op_i_2_n_0\,
      O => EX_Unsigned_Op104_out
    );
\i___30/EX_Use_Carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \i___30/EX_CMP_Op_i_2_n_0\,
      I1 => of_instr(0),
      I2 => of_instr(1),
      I3 => of_instr(4),
      O => EX_Use_Carry103_out
    );
\i___30/IFetch_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFAAAA"
    )
        port map (
      I0 => if_fetch_in_progress,
      I1 => ex_jump,
      I2 => if_sel_input(1),
      I3 => if_sel_input(0),
      I4 => in00,
      O => \^d\(358)
    );
\i___30/IFetch_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \i___30/IFetch_INST_0_i_2_n_0\,
      I1 => sync_reset,
      I2 => Decode_I_n_320,
      I3 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_64\,
      I4 => ex_mbar_sleep,
      O => in00
    );
\i___30/IFetch_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I1 => ex_mbar_decode,
      I2 => ex_first_cycle,
      I3 => ex_mbar_stall_no_sleep_1,
      I4 => ex_jump_hold,
      O => \i___30/IFetch_INST_0_i_2_n_0\
    );
\i___30/I_AS_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AB00AB00AB00"
    )
        port map (
      I0 => ex_jump,
      I1 => if_sel_input(1),
      I2 => if_sel_input(0),
      I3 => p_0_in129_in,
      I4 => \i___30/I_AS_INST_0_i_1_n_0\,
      I5 => if_fetch_in_progress,
      O => \^d\(357)
    );
\i___30/I_AS_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \^lockstep_master_out\(38),
      I1 => Decode_I_n_327,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      I3 => IReady,
      O => \i___30/I_AS_INST_0_i_1_n_0\
    );
\i___30/Instr_Addr[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(324),
      I1 => ex_jump,
      I2 => \PC_Module_I/O56_out\,
      O => \^d\(356)
    );
\i___30/Instr_Addr[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(314),
      I1 => ex_jump,
      I2 => \PC_Module_I/O49_out\,
      O => \^d\(346)
    );
\i___30/Instr_Addr[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(313),
      I1 => ex_jump,
      I2 => \PC_Module_I/O51_out\,
      O => \^d\(345)
    );
\i___30/Instr_Addr[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(312),
      I1 => ex_jump,
      I2 => \PC_Module_I/O53_out\,
      O => \^d\(344)
    );
\i___30/Instr_Addr[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(311),
      I1 => ex_jump,
      I2 => \PC_Module_I/O55_out\,
      O => \^d\(343)
    );
\i___30/Instr_Addr[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(310),
      I1 => ex_jump,
      I2 => \PC_Module_I/O57_out\,
      O => \^d\(342)
    );
\i___30/Instr_Addr[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(309),
      I1 => ex_jump,
      I2 => \PC_Module_I/O59_out\,
      O => \^d\(341)
    );
\i___30/Instr_Addr[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(308),
      I1 => ex_jump,
      I2 => \PC_Module_I/O61_out\,
      O => \^d\(340)
    );
\i___30/Instr_Addr[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(307),
      I1 => ex_jump,
      I2 => \PC_Module_I/O63_out\,
      O => \^d\(339)
    );
\i___30/Instr_Addr[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(306),
      I1 => ex_jump,
      I2 => \PC_Module_I/O65_out\,
      O => \^d\(338)
    );
\i___30/Instr_Addr[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(305),
      I1 => ex_jump,
      I2 => \PC_Module_I/O67_out\,
      O => \^d\(337)
    );
\i___30/Instr_Addr[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(323),
      I1 => ex_jump,
      I2 => \PC_Module_I/O31_out\,
      O => \^d\(355)
    );
\i___30/Instr_Addr[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(304),
      I1 => ex_jump,
      I2 => \PC_Module_I/O69_out\,
      O => \^d\(336)
    );
\i___30/Instr_Addr[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(303),
      I1 => ex_jump,
      I2 => \PC_Module_I/O71_out\,
      O => \^d\(335)
    );
\i___30/Instr_Addr[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(302),
      I1 => ex_jump,
      I2 => \PC_Module_I/O73_out\,
      O => \^d\(334)
    );
\i___30/Instr_Addr[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(301),
      I1 => ex_jump,
      I2 => \PC_Module_I/O75_out\,
      O => \^d\(333)
    );
\i___30/Instr_Addr[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(300),
      I1 => ex_jump,
      I2 => \PC_Module_I/O77_out\,
      O => \^d\(332)
    );
\i___30/Instr_Addr[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(299),
      I1 => ex_jump,
      I2 => \PC_Module_I/O79_out\,
      O => \^d\(331)
    );
\i___30/Instr_Addr[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(298),
      I1 => ex_jump,
      I2 => \PC_Module_I/O81_out\,
      O => \^d\(330)
    );
\i___30/Instr_Addr[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(297),
      I1 => ex_jump,
      I2 => \PC_Module_I/O83_out\,
      O => \^d\(329)
    );
\i___30/Instr_Addr[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(296),
      I1 => ex_jump,
      I2 => \PC_Module_I/O85_out\,
      O => \^d\(328)
    );
\i___30/Instr_Addr[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(295),
      I1 => ex_jump,
      I2 => \PC_Module_I/O87_out\,
      O => \^d\(327)
    );
\i___30/Instr_Addr[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(322),
      I1 => ex_jump,
      I2 => \PC_Module_I/O33_out\,
      O => \^d\(354)
    );
\i___30/Instr_Addr[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_databus_addr(30),
      I1 => ex_jump,
      I2 => \PC_Module_I/p_1_in3_in\,
      O => \^d\(326)
    );
\i___30/Instr_Addr[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_databus_addr(31),
      I1 => ex_jump,
      I2 => Decode_I_n_65,
      O => \^d\(325)
    );
\i___30/Instr_Addr[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(321),
      I1 => ex_jump,
      I2 => \PC_Module_I/O35_out\,
      O => \^d\(353)
    );
\i___30/Instr_Addr[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(320),
      I1 => ex_jump,
      I2 => \PC_Module_I/O37_out\,
      O => \^d\(352)
    );
\i___30/Instr_Addr[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(319),
      I1 => ex_jump,
      I2 => \PC_Module_I/O39_out\,
      O => \^d\(351)
    );
\i___30/Instr_Addr[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(318),
      I1 => ex_jump,
      I2 => \PC_Module_I/O41_out\,
      O => \^d\(350)
    );
\i___30/Instr_Addr[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(317),
      I1 => ex_jump,
      I2 => \PC_Module_I/O43_out\,
      O => \^d\(349)
    );
\i___30/Instr_Addr[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(316),
      I1 => ex_jump,
      I2 => \PC_Module_I/O45_out\,
      O => \^d\(348)
    );
\i___30/Instr_Addr[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(315),
      I1 => ex_jump,
      I2 => \PC_Module_I/O47_out\,
      O => \^d\(347)
    );
\i___30/MEM_DataBus_Access_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ex_is_swx_instr_s,
      I1 => ex_reservation,
      O => \i___30/MEM_DataBus_Access_i_2_n_0\
    );
\i___30/MEM_Sel_MEM_Res_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ex_Sel_SPR_PVR,
      I1 => ex_Sel_SPR_FSR,
      I2 => ex_Sel_SPR_SLR,
      I3 => \i___30/MEM_Sel_MEM_Res_I_i_2_n_0\,
      O => \i___30/MEM_Sel_MEM_Res_I_i_1_n_0\
    );
\i___30/MEM_Sel_MEM_Res_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ex_Sel_SPR_ESR,
      I1 => ex_is_load_instr_s,
      I2 => ex_Sel_SPR_BTR,
      I3 => ex_Sel_SPR_EAR,
      I4 => ex_Sel_SPR_EDR,
      I5 => ex_Sel_SPR_SHR,
      O => \i___30/MEM_Sel_MEM_Res_I_i_2_n_0\
    );
\i___30/M_AXI_DP_AWVALID_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => DWait,
      I1 => mem_databus_access,
      I2 => active_access_d1,
      I3 => DReady,
      O => new_request
    );
\i___30/PC_Buffer_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => if_sel_input(1),
      I1 => if_sel_input(0),
      O => if_pre_buffer_addr(1)
    );
\i___30/Pause_Ack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => if_fetch_in_progress,
      I1 => of_pause,
      I2 => mem_valid_instr,
      O => Pause_Ack0
    );
\i___30/Performace_Debug_Control.ex_brki_hit_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => of_imm_data(0),
      I1 => of_imm_data(11),
      I2 => of_imm_data(15),
      I3 => of_imm_data(7),
      I4 => \i___30/Performace_Debug_Control.ex_brki_hit_i_4_n_0\,
      O => \i___30/Performace_Debug_Control.ex_brki_hit_i_2_n_0\
    );
\i___30/Performace_Debug_Control.ex_brki_hit_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i___30/Performace_Debug_Control.ex_brki_hit_i_5_n_0\,
      I1 => \i___30/Performace_Debug_Control.ex_brki_hit_i_6_n_0\,
      I2 => of_imm_data(3),
      I3 => of_imm_data(1),
      I4 => of_imm_data(10),
      I5 => of_imm_data(13),
      O => \i___30/Performace_Debug_Control.ex_brki_hit_i_3_n_0\
    );
\i___30/Performace_Debug_Control.ex_brki_hit_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => of_imm_data(12),
      I1 => of_imm_data(2),
      I2 => of_imm_data(4),
      I3 => of_imm_data(14),
      O => \i___30/Performace_Debug_Control.ex_brki_hit_i_4_n_0\
    );
\i___30/Performace_Debug_Control.ex_brki_hit_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => of_gpr_op1_rd_addr(0),
      I1 => of_gpr_op1_rd_addr(1),
      I2 => of_gpr_op1_rd_addr(2),
      O => \i___30/Performace_Debug_Control.ex_brki_hit_i_5_n_0\
    );
\i___30/Performace_Debug_Control.ex_brki_hit_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => of_imm_data(5),
      I1 => of_imm_data(6),
      I2 => of_imm_data(8),
      I3 => of_imm_data(9),
      O => \i___30/Performace_Debug_Control.ex_brki_hit_i_6_n_0\
    );
\i___30/Read_Strobe_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => ex_is_load_instr_s,
      I1 => ex_Interrupt_i,
      I2 => \^lockstep_master_out\(32),
      I3 => \^lockstep_master_out\(36),
      I4 => ex_Take_Intr_or_Exc,
      I5 => \^ex_valid\,
      O => \^d\(259)
    );
\i___30/Trace_Exception_Taken_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => wb_exception,
      I1 => \^d\(74),
      I2 => \^d\(75),
      I3 => \^d\(73),
      O => \^d\(76)
    );
\i___30/Trace_New_Reg_Value[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(0),
      I1 => \^d\(76),
      I2 => wb_mem_result(0),
      I3 => \i___30/Trace_New_Reg_Value[0]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(108)
    );
\i___30/Trace_New_Reg_Value[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(24),
      I1 => wb_dlmb_valid_read_data(24),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(0),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(0),
      O => \i___30/Trace_New_Reg_Value[0]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(10),
      I1 => \^d\(76),
      I2 => wb_mem_result(10),
      I3 => \i___30/Trace_New_Reg_Value[10]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(98)
    );
\i___30/Trace_New_Reg_Value[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(18),
      I1 => wb_dlmb_valid_read_data(18),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(10),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(10),
      O => \i___30/Trace_New_Reg_Value[10]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(11),
      I1 => \^d\(76),
      I2 => wb_mem_result(11),
      I3 => \i___30/Trace_New_Reg_Value[11]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(97)
    );
\i___30/Trace_New_Reg_Value[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(19),
      I1 => wb_dlmb_valid_read_data(19),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(11),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(11),
      O => \i___30/Trace_New_Reg_Value[11]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(12),
      I1 => \^d\(76),
      I2 => wb_mem_result(12),
      I3 => \i___30/Trace_New_Reg_Value[12]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(96)
    );
\i___30/Trace_New_Reg_Value[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(20),
      I1 => wb_dlmb_valid_read_data(20),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(12),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(12),
      O => \i___30/Trace_New_Reg_Value[12]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(13),
      I1 => \^d\(76),
      I2 => wb_mem_result(13),
      I3 => \i___30/Trace_New_Reg_Value[13]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(95)
    );
\i___30/Trace_New_Reg_Value[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(21),
      I1 => wb_dlmb_valid_read_data(21),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(13),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(13),
      O => \i___30/Trace_New_Reg_Value[13]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(14),
      I1 => \^d\(76),
      I2 => wb_mem_result(14),
      I3 => \i___30/Trace_New_Reg_Value[14]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(94)
    );
\i___30/Trace_New_Reg_Value[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(22),
      I1 => wb_dlmb_valid_read_data(22),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(14),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(14),
      O => \i___30/Trace_New_Reg_Value[14]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(15),
      I1 => \^d\(76),
      I2 => wb_mem_result(15),
      I3 => \i___30/Trace_New_Reg_Value[15]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(93)
    );
\i___30/Trace_New_Reg_Value[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(23),
      I1 => wb_dlmb_valid_read_data(23),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(15),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(15),
      O => \i___30/Trace_New_Reg_Value[15]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(16),
      I1 => \^d\(76),
      I2 => wb_mem_result(16),
      I3 => \i___30/Trace_New_Reg_Value[16]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(92)
    );
\i___30/Trace_New_Reg_Value[16]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[16]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[16]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[16]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(16),
      I1 => wb_dlmb_valid_read_data(16),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(0),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(0),
      O => \i___30/Trace_New_Reg_Value[16]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(24),
      I1 => wb_dlmb_valid_read_data(24),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(8),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(8),
      O => \i___30/Trace_New_Reg_Value[16]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(17),
      I1 => \^d\(76),
      I2 => wb_mem_result(17),
      I3 => \i___30/Trace_New_Reg_Value[17]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(91)
    );
\i___30/Trace_New_Reg_Value[17]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[17]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[17]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[17]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(17),
      I1 => wb_dlmb_valid_read_data(17),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(1),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(1),
      O => \i___30/Trace_New_Reg_Value[17]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(25),
      I1 => wb_dlmb_valid_read_data(25),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(9),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(9),
      O => \i___30/Trace_New_Reg_Value[17]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(18),
      I1 => \^d\(76),
      I2 => wb_mem_result(18),
      I3 => \i___30/Trace_New_Reg_Value[18]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(90)
    );
\i___30/Trace_New_Reg_Value[18]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[18]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[18]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[18]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(18),
      I1 => wb_dlmb_valid_read_data(18),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(2),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(2),
      O => \i___30/Trace_New_Reg_Value[18]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(26),
      I1 => wb_dlmb_valid_read_data(26),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(10),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(10),
      O => \i___30/Trace_New_Reg_Value[18]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(19),
      I1 => \^d\(76),
      I2 => wb_mem_result(19),
      I3 => \i___30/Trace_New_Reg_Value[19]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(89)
    );
\i___30/Trace_New_Reg_Value[19]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[19]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[19]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[19]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(19),
      I1 => wb_dlmb_valid_read_data(19),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(3),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(3),
      O => \i___30/Trace_New_Reg_Value[19]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(27),
      I1 => wb_dlmb_valid_read_data(27),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(11),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(11),
      O => \i___30/Trace_New_Reg_Value[19]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(1),
      I1 => \^d\(76),
      I2 => wb_mem_result(1),
      I3 => \i___30/Trace_New_Reg_Value[1]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(107)
    );
\i___30/Trace_New_Reg_Value[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(25),
      I1 => wb_dlmb_valid_read_data(25),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(1),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(1),
      O => \i___30/Trace_New_Reg_Value[1]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(20),
      I1 => \^d\(76),
      I2 => wb_mem_result(20),
      I3 => \i___30/Trace_New_Reg_Value[20]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(88)
    );
\i___30/Trace_New_Reg_Value[20]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[20]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[20]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[20]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(20),
      I1 => wb_dlmb_valid_read_data(20),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(4),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(4),
      O => \i___30/Trace_New_Reg_Value[20]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(28),
      I1 => wb_dlmb_valid_read_data(28),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(12),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(12),
      O => \i___30/Trace_New_Reg_Value[20]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(21),
      I1 => \^d\(76),
      I2 => wb_mem_result(21),
      I3 => \i___30/Trace_New_Reg_Value[21]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(87)
    );
\i___30/Trace_New_Reg_Value[21]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[21]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[21]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[21]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(21),
      I1 => wb_dlmb_valid_read_data(21),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(5),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(5),
      O => \i___30/Trace_New_Reg_Value[21]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(29),
      I1 => wb_dlmb_valid_read_data(29),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(13),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(13),
      O => \i___30/Trace_New_Reg_Value[21]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(22),
      I1 => \^d\(76),
      I2 => wb_mem_result(22),
      I3 => \i___30/Trace_New_Reg_Value[22]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(86)
    );
\i___30/Trace_New_Reg_Value[22]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[22]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[22]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[22]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(22),
      I1 => wb_dlmb_valid_read_data(22),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(6),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(6),
      O => \i___30/Trace_New_Reg_Value[22]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(30),
      I1 => wb_dlmb_valid_read_data(30),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(14),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(14),
      O => \i___30/Trace_New_Reg_Value[22]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(23),
      I1 => \^d\(76),
      I2 => wb_mem_result(23),
      I3 => \i___30/Trace_New_Reg_Value[23]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      O => \^d\(85)
    );
\i___30/Trace_New_Reg_Value[23]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___30/Trace_New_Reg_Value[23]_INST_0_i_2_n_0\,
      I1 => \i___30/Trace_New_Reg_Value[23]_INST_0_i_3_n_0\,
      O => \i___30/Trace_New_Reg_Value[23]_INST_0_i_1_n_0\,
      S => wb_read_msb_doublet_sel
    );
\i___30/Trace_New_Reg_Value[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(23),
      I1 => wb_dlmb_valid_read_data(23),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(7),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(7),
      O => \i___30/Trace_New_Reg_Value[23]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(31),
      I1 => wb_dlmb_valid_read_data(31),
      I2 => Data_Flow_I_n_142,
      I3 => wb_dext_read_data(15),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(15),
      O => \i___30/Trace_New_Reg_Value[23]_INST_0_i_3_n_0\
    );
\i___30/Trace_New_Reg_Value[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(24),
      I1 => \^d\(76),
      I2 => wb_mem_result(24),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[24]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[24]_INST_0_i_2_n_0\,
      O => \^d\(84)
    );
\i___30/Trace_New_Reg_Value[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(16),
      I1 => wb_dlmb_valid_read_data(16),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(0),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(0),
      O => \i___30/Trace_New_Reg_Value[24]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(24),
      I1 => wb_dlmb_valid_read_data(24),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(8),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(8),
      O => \i___30/Trace_New_Reg_Value[24]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(25),
      I1 => \^d\(76),
      I2 => wb_mem_result(25),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[25]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[25]_INST_0_i_2_n_0\,
      O => \^d\(83)
    );
\i___30/Trace_New_Reg_Value[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(17),
      I1 => wb_dlmb_valid_read_data(17),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(1),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(1),
      O => \i___30/Trace_New_Reg_Value[25]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(25),
      I1 => wb_dlmb_valid_read_data(25),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(9),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(9),
      O => \i___30/Trace_New_Reg_Value[25]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(26),
      I1 => \^d\(76),
      I2 => wb_mem_result(26),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[26]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[26]_INST_0_i_2_n_0\,
      O => \^d\(82)
    );
\i___30/Trace_New_Reg_Value[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(18),
      I1 => wb_dlmb_valid_read_data(18),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(2),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(2),
      O => \i___30/Trace_New_Reg_Value[26]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(26),
      I1 => wb_dlmb_valid_read_data(26),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(10),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(10),
      O => \i___30/Trace_New_Reg_Value[26]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(27),
      I1 => \^d\(76),
      I2 => wb_mem_result(27),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[27]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[27]_INST_0_i_2_n_0\,
      O => \^d\(81)
    );
\i___30/Trace_New_Reg_Value[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(19),
      I1 => wb_dlmb_valid_read_data(19),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(3),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(3),
      O => \i___30/Trace_New_Reg_Value[27]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(27),
      I1 => wb_dlmb_valid_read_data(27),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(11),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(11),
      O => \i___30/Trace_New_Reg_Value[27]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(28),
      I1 => \^d\(76),
      I2 => wb_mem_result(28),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[28]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[28]_INST_0_i_2_n_0\,
      O => \^d\(80)
    );
\i___30/Trace_New_Reg_Value[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(20),
      I1 => wb_dlmb_valid_read_data(20),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(4),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(4),
      O => \i___30/Trace_New_Reg_Value[28]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(28),
      I1 => wb_dlmb_valid_read_data(28),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(12),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(12),
      O => \i___30/Trace_New_Reg_Value[28]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(29),
      I1 => \^d\(76),
      I2 => wb_mem_result(29),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[29]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[29]_INST_0_i_2_n_0\,
      O => \^d\(79)
    );
\i___30/Trace_New_Reg_Value[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(21),
      I1 => wb_dlmb_valid_read_data(21),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(5),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(5),
      O => \i___30/Trace_New_Reg_Value[29]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(29),
      I1 => wb_dlmb_valid_read_data(29),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(13),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(13),
      O => \i___30/Trace_New_Reg_Value[29]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(2),
      I1 => \^d\(76),
      I2 => wb_mem_result(2),
      I3 => \i___30/Trace_New_Reg_Value[2]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(106)
    );
\i___30/Trace_New_Reg_Value[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(26),
      I1 => wb_dlmb_valid_read_data(26),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(2),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(2),
      O => \i___30/Trace_New_Reg_Value[2]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(30),
      I1 => \^d\(76),
      I2 => wb_mem_result(30),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[30]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[30]_INST_0_i_2_n_0\,
      O => \^d\(78)
    );
\i___30/Trace_New_Reg_Value[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(22),
      I1 => wb_dlmb_valid_read_data(22),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(6),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(6),
      O => \i___30/Trace_New_Reg_Value[30]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(30),
      I1 => wb_dlmb_valid_read_data(30),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(14),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(14),
      O => \i___30/Trace_New_Reg_Value[30]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBBBB8BBBB"
    )
        port map (
      I0 => wb_excep_return_addr(31),
      I1 => \^d\(76),
      I2 => wb_mem_result(31),
      I3 => Data_Flow_I_n_404,
      I4 => \i___30/Trace_New_Reg_Value[31]_INST_0_i_1_n_0\,
      I5 => \i___30/Trace_New_Reg_Value[31]_INST_0_i_2_n_0\,
      O => \^d\(77)
    );
\i___30/Trace_New_Reg_Value[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(23),
      I1 => wb_dlmb_valid_read_data(23),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(7),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(7),
      O => \i___30/Trace_New_Reg_Value[31]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(31),
      I1 => wb_dlmb_valid_read_data(31),
      I2 => Data_Flow_I_n_403,
      I3 => wb_dext_read_data(15),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(15),
      O => \i___30/Trace_New_Reg_Value[31]_INST_0_i_2_n_0\
    );
\i___30/Trace_New_Reg_Value[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(3),
      I1 => \^d\(76),
      I2 => wb_mem_result(3),
      I3 => \i___30/Trace_New_Reg_Value[3]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(105)
    );
\i___30/Trace_New_Reg_Value[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(27),
      I1 => wb_dlmb_valid_read_data(27),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(3),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(3),
      O => \i___30/Trace_New_Reg_Value[3]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(4),
      I1 => \^d\(76),
      I2 => wb_mem_result(4),
      I3 => \i___30/Trace_New_Reg_Value[4]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(104)
    );
\i___30/Trace_New_Reg_Value[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(28),
      I1 => wb_dlmb_valid_read_data(28),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(4),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(4),
      O => \i___30/Trace_New_Reg_Value[4]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(5),
      I1 => \^d\(76),
      I2 => wb_mem_result(5),
      I3 => \i___30/Trace_New_Reg_Value[5]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(103)
    );
\i___30/Trace_New_Reg_Value[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(29),
      I1 => wb_dlmb_valid_read_data(29),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(5),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(5),
      O => \i___30/Trace_New_Reg_Value[5]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(6),
      I1 => \^d\(76),
      I2 => wb_mem_result(6),
      I3 => \i___30/Trace_New_Reg_Value[6]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(102)
    );
\i___30/Trace_New_Reg_Value[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(30),
      I1 => wb_dlmb_valid_read_data(30),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(6),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(6),
      O => \i___30/Trace_New_Reg_Value[6]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(7),
      I1 => \^d\(76),
      I2 => wb_mem_result(7),
      I3 => \i___30/Trace_New_Reg_Value[7]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(101)
    );
\i___30/Trace_New_Reg_Value[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(31),
      I1 => wb_dlmb_valid_read_data(31),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(7),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(7),
      O => \i___30/Trace_New_Reg_Value[7]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(8),
      I1 => \^d\(76),
      I2 => wb_mem_result(8),
      I3 => \i___30/Trace_New_Reg_Value[8]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(100)
    );
\i___30/Trace_New_Reg_Value[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(16),
      I1 => wb_dlmb_valid_read_data(16),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(8),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(8),
      O => \i___30/Trace_New_Reg_Value[8]_INST_0_i_1_n_0\
    );
\i___30/Trace_New_Reg_Value[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => wb_excep_return_addr(9),
      I1 => \^d\(76),
      I2 => wb_mem_result(9),
      I3 => \i___30/Trace_New_Reg_Value[9]_INST_0_i_1_n_0\,
      I4 => wb_byte_access,
      I5 => wb_doublet_access,
      O => \^d\(99)
    );
\i___30/Trace_New_Reg_Value[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10103030101F3F3F"
    )
        port map (
      I0 => wb_dext_read_data(17),
      I1 => wb_dlmb_valid_read_data(17),
      I2 => wb_read_msb_doublet_sel,
      I3 => wb_dext_read_data(9),
      I4 => wb_dext_Data_Strobe,
      I5 => wb_dlmb_valid_read_data(9),
      O => \i___30/Trace_New_Reg_Value[9]_INST_0_i_1_n_0\
    );
\i___30/Trace_Reg_Addr[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => wb_new_esr_ess_rx(0),
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \^d\(116)
    );
\i___30/Trace_Reg_Addr[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => wb_new_esr_ess_rx(1),
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \^d\(115)
    );
\i___30/Trace_Reg_Addr[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => wb_new_esr_ess_rx(2),
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \^d\(114)
    );
\i___30/Trace_Reg_Addr[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => wb_new_esr_ess_rx(3),
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \^d\(113)
    );
\i___30/Trace_Reg_Addr[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => wb_new_esr_ess_rx(4),
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \^d\(112)
    );
\i___30/Trace_Reg_Write_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^d\(75),
      I1 => wb_exception,
      I2 => \^d\(74),
      I3 => \^d\(73),
      O => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\
    );
\i___30/Trace_Valid_Instr_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => Decode_I_n_310,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      O => \^d\(150)
    );
\i___30/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sync_reset,
      I1 => DReady,
      O => p_1_out
    );
\i___30/Using_FPGA.Native_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551555"
    )
        port map (
      I0 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      O => MEM_WB_Sel_Mem_PC
    );
\i___30/Using_FPGA.Native_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => I2,
      I1 => of_predecode(2),
      I2 => Decode_I_n_119,
      I3 => of_predecode(1),
      O => \i___30/Using_FPGA.Native_i_10_n_0\
    );
\i___30/Using_FPGA.Native_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF2FFFFFFFFFFFF"
    )
        port map (
      I0 => of_predecode(3),
      I1 => I4,
      I2 => of_predecode(5),
      I3 => Decode_I_n_124,
      I4 => \^ex_valid\,
      I5 => Decode_I_n_125,
      O => \i___30/Using_FPGA.Native_i_11_n_0\
    );
\i___30/Using_FPGA.Native_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wb_new_esr_ess_rx(0),
      I1 => of_predecode(1),
      I2 => of_predecode(2),
      I3 => wb_new_esr_ess_rx(1),
      I4 => of_predecode(5),
      I5 => wb_new_esr_ess_rx(4),
      O => \i___30/Using_FPGA.Native_i_12_n_0\
    );
\i___30/Using_FPGA.Native_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => wb_reset,
      I1 => Decode_I_n_310,
      I2 => wb_gpr_write_i,
      I3 => wb_exception,
      O => \i___30/Using_FPGA.Native_i_13_n_0\
    );
\i___30/Using_FPGA.Native_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => mem_gpr_write,
      O => \i___30/Using_FPGA.Native_i_14_n_0\
    );
\i___30/Using_FPGA.Native_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mem_gpr_write_addr(4),
      I1 => of_predecode(5),
      I2 => of_predecode(4),
      I3 => mem_gpr_write_addr(3),
      I4 => of_predecode(3),
      I5 => mem_gpr_write_addr(2),
      O => \i___30/Using_FPGA.Native_i_15_n_0\
    );
\i___30/Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(0),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(0),
      O => \PreFetch_Buffer_I1/I0169_out\
    );
\i___30/Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(1),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(1),
      O => \PreFetch_Buffer_I1/I0165_out\
    );
\i___30/Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(10),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op3_rd_addr(4),
      O => \PreFetch_Buffer_I1/I0129_out\
    );
\i___30/Using_FPGA.Native_i_1__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(23),
      I1 => gpr_op1(23),
      I2 => Decode_I_n_359,
      I3 => \^d\(85),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(23),
      O => \i___30/Using_FPGA.Native_i_1__100_n_0\
    );
\i___30/Using_FPGA.Native_i_1__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(24),
      I1 => gpr_op1(24),
      I2 => Decode_I_n_359,
      I3 => \^d\(84),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(24),
      O => \i___30/Using_FPGA.Native_i_1__101_n_0\
    );
\i___30/Using_FPGA.Native_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(25),
      I1 => gpr_op1(25),
      I2 => Decode_I_n_359,
      I3 => \^d\(83),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(25),
      O => \i___30/Using_FPGA.Native_i_1__102_n_0\
    );
\i___30/Using_FPGA.Native_i_1__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(26),
      I1 => gpr_op1(26),
      I2 => Decode_I_n_359,
      I3 => \^d\(82),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(26),
      O => \i___30/Using_FPGA.Native_i_1__103_n_0\
    );
\i___30/Using_FPGA.Native_i_1__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(27),
      I1 => gpr_op1(27),
      I2 => Decode_I_n_359,
      I3 => \^d\(81),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(27),
      O => \i___30/Using_FPGA.Native_i_1__104_n_0\
    );
\i___30/Using_FPGA.Native_i_1__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(28),
      I1 => gpr_op1(28),
      I2 => Decode_I_n_359,
      I3 => \^d\(80),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(28),
      O => \i___30/Using_FPGA.Native_i_1__105_n_0\
    );
\i___30/Using_FPGA.Native_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(29),
      I1 => gpr_op1(29),
      I2 => Decode_I_n_359,
      I3 => \^d\(79),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(29),
      O => \i___30/Using_FPGA.Native_i_1__106_n_0\
    );
\i___30/Using_FPGA.Native_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(30),
      I1 => gpr_op1(30),
      I2 => Decode_I_n_359,
      I3 => \^d\(78),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(30),
      O => \i___30/Using_FPGA.Native_i_1__107_n_0\
    );
\i___30/Using_FPGA.Native_i_1__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(31),
      I1 => gpr_op1(31),
      I2 => Decode_I_n_359,
      I3 => \^d\(77),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(31),
      O => \i___30/Using_FPGA.Native_i_1__108_n_0\
    );
\i___30/Using_FPGA.Native_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CC00DC"
    )
        port map (
      I0 => of_imm_data(1),
      I1 => of_instr(4),
      I2 => of_instr(5),
      I3 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I4 => of_instr(2),
      O => of_op1_sel_spr
    );
\i___30/Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(11),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op1_rd_addr(0),
      O => \PreFetch_Buffer_I1/I0125_out\
    );
\i___30/Using_FPGA.Native_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I1 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      I2 => ex_is_multi_or_load_instr,
      I3 => of_read_ex_write_op2_conflict_part2,
      I4 => of_read_ex_write_op2_conflict_part1,
      O => \i___30/Using_FPGA.Native_i_1__110_n_0\
    );
\i___30/Using_FPGA.Native_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_2__64_n_0\,
      I1 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      I2 => mem_is_multi_or_load_instr,
      I3 => of_read_mem_write_op2_conflict_part2,
      I4 => of_read_mem_write_op2_conflict_part1,
      O => \i___30/Using_FPGA.Native_i_1__111_n_0\
    );
\i___30/Using_FPGA.Native_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => mem_MSR(28),
      I1 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I2 => \^in0\,
      I3 => ex_MSR(28),
      O => \i___30/Using_FPGA.Native_i_1__112_n_0\
    );
\i___30/Using_FPGA.Native_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => mem_MSR(29),
      I1 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I2 => \^in0\,
      I3 => ex_MSR(29),
      O => \i___30/Using_FPGA.Native_i_1__113_n_0\
    );
\i___30/Using_FPGA.Native_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => mem_MSR(30),
      I1 => \^in0\,
      I2 => ex_MSR(30),
      I3 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      O => \i___30/Using_FPGA.Native_i_1__114_n_0\
    );
\i___30/Using_FPGA.Native_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ex_MSR(30),
      I1 => \^using_fpga.native\,
      I2 => \i___30/Using_FPGA.Native_i_2__67_n_0\,
      I3 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      O => \i___30/Using_FPGA.Native_i_1__115_n_0\
    );
\i___30/Using_FPGA.Native_i_1__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBB88888"
    )
        port map (
      I0 => mem_MSR(29),
      I1 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I2 => \i___30/Using_FPGA.Native_i_2__66_n_0\,
      I3 => \i___30/Using_FPGA.Native_i_3__1_n_0\,
      I4 => ex_MSR(29),
      I5 => \^using_fpga.native\,
      O => \i___30/Using_FPGA.Native_i_1__116_n_0\
    );
\i___30/Using_FPGA.Native_i_1__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => mem_MSR(28),
      I1 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I2 => \i___30/Using_FPGA.Native_i_2__68_n_0\,
      I3 => \i___30/Using_FPGA.Native_i_3__2_n_0\,
      I4 => \^using_fpga.native\,
      I5 => ex_MSR(28),
      O => \i___30/Using_FPGA.Native_i_1__117_n_0\
    );
\i___30/Using_FPGA.Native_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => of_MSR(30),
      I1 => \^e\(0),
      I2 => \i___30/Using_FPGA.Native_i_2__67_n_0\,
      I3 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      O => \i___30/Using_FPGA.Native_i_1__118_n_0\
    );
\i___30/Using_FPGA.Native_i_1__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BB88"
    )
        port map (
      I0 => mem_MSR(28),
      I1 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I2 => \i___30/Using_FPGA.Native_i_3__2_n_0\,
      I3 => of_MSR(28),
      I4 => \^e\(0),
      I5 => \i___30/Using_FPGA.Native_i_2__68_n_0\,
      O => \i___30/Using_FPGA.Native_i_1__119_n_0\
    );
\i___30/Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(12),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op1_rd_addr(1),
      O => \PreFetch_Buffer_I1/I0121_out\
    );
\i___30/Using_FPGA.Native_i_1__120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ex_is_swx_instr_s,
      I1 => ex_reservation,
      I2 => \i___30/Using_FPGA.Native_i_2__69_n_0\,
      O => SRI
    );
\i___30/Using_FPGA.Native_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => I0,
      I1 => \i___30/Using_FPGA.Native_i_2__70_n_0\,
      I2 => \^using_fpga.native\,
      I3 => of_clear_MSR_BIP_hold_s,
      I4 => \^e\(0),
      O => of_clear_MSR_BIP_hold_cmb92_out
    );
\i___30/Using_FPGA.Native_i_1__122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => of_clear_MSR_BIP_hold_s,
      I1 => \i___30/Using_FPGA.Native_i_2__70_n_0\,
      I2 => I0,
      O => \i___30/Using_FPGA.Native_i_1__122_n_0\
    );
\i___30/Using_FPGA.Native_i_1__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => if_sel_input(0),
      I1 => if_sel_input(1),
      O => if_fetch_for_timing_optimization1
    );
\i___30/Using_FPGA.Native_i_1__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => of_instr(5),
      I1 => of_instr(4),
      O => \i___30/Using_FPGA.Native_i_1__124_n_0\
    );
\i___30/Using_FPGA.Native_i_1__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => of_instr(5),
      I1 => of_instr(4),
      O => \i___30/Using_FPGA.Native_i_1__125_n_0\
    );
\i___30/Using_FPGA.Native_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(32),
      I2 => ex_Take_Intr_or_Exc,
      I3 => ex_Interrupt_i,
      O => \i___30/Using_FPGA.Native_i_1__126_n_0\
    );
\i___30/Using_FPGA.Native_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^lockstep_master_out\(32),
      I1 => \^lockstep_master_out\(36),
      I2 => ex_Interrupt_i,
      I3 => \^ex_valid\,
      O => \i___30/Using_FPGA.Native_i_1__127_n_0\
    );
\i___30/Using_FPGA.Native_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ex_Interrupt_i,
      I1 => \^ex_valid\,
      I2 => \^lockstep_master_out\(32),
      I3 => \^lockstep_master_out\(36),
      O => \i___30/Using_FPGA.Native_i_1__128_n_0\
    );
\i___30/Using_FPGA.Native_i_1__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lockstep_master_out\(36),
      I1 => \^lockstep_master_out\(32),
      O => ex_exception_no_load_store_mask
    );
\i___30/Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(13),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op1_rd_addr(2),
      O => \PreFetch_Buffer_I1/I0117_out\
    );
\i___30/Using_FPGA.Native_i_1__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
        port map (
      I0 => ex_jump_wanted,
      I1 => \i___30/Using_FPGA.Native_i_2__71_n_0\,
      I2 => ex_branch_with_delayslot,
      I3 => of_valid,
      O => \i___30/Using_FPGA.Native_i_1__130_n_0\
    );
\i___30/Using_FPGA.Native_i_1__131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => of_imm_data(5),
      I1 => of_instr(4),
      I2 => of_instr(1),
      I3 => \i___30/Using_FPGA.Native_i_2__73_n_0\,
      I4 => of_instr(3),
      O => \i___30/Using_FPGA.Native_i_1__131_n_0\
    );
\i___30/Using_FPGA.Native_i_1__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_2__72_n_0\,
      I1 => of_imm_data(5),
      I2 => of_instr(4),
      I3 => of_instr(1),
      O => D237_out
    );
\i___30/Using_FPGA.Native_i_1__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(0),
      I2 => Decode_I_n_347,
      I3 => ex_jump,
      O => D239_out
    );
\i___30/Using_FPGA.Native_i_1__134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(0),
      I2 => of_instr(3),
      O => D235_out
    );
\i___30/Using_FPGA.Native_i_1__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => of_imm_data(6),
      I1 => of_instr(2),
      O => D243_out
    );
\i___30/Using_FPGA.Native_i_1__136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => mem_Write_DCache,
      I2 => mem_load_store_access,
      O => \mem_wait_on_ready_N_carry_or/S\
    );
\i___30/Using_FPGA.Native_i_1__137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => of_pause,
      O => \i___30/Using_FPGA.Native_i_1__137_n_0\
    );
\i___30/Using_FPGA.Native_i_1__138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \jump_logic_I1/ex_jump_q\,
      I1 => of_valid,
      I2 => ex_branch_with_delayslot,
      O => \i___30/Using_FPGA.Native_i_1__138_n_0\
    );
\i___30/Using_FPGA.Native_i_1__139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lockstep_master_out\(32),
      O => \i___30/Using_FPGA.Native_i_1__139_n_0\
    );
\i___30/Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(14),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op1_rd_addr(3),
      O => \PreFetch_Buffer_I1/I0113_out\
    );
\i___30/Using_FPGA.Native_i_1__140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => EX_Is_Div_Instr,
      O => \Data_Flow_Logic_I/R\
    );
\i___30/Using_FPGA.Native_i_1__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DReady,
      I1 => MEM_DAXI_Data_Strobe,
      O => S
    );
\i___30/Using_FPGA.Native_i_1__142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \jump_logic_I1/force2\,
      I1 => EX_Valid,
      I2 => ex_Take_Intr_or_Exc,
      O => \jump_logic_I1/force_jump2\
    );
\i___30/Using_FPGA.Native_i_1__143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => of_read_mem_write_op3_conflict_part2,
      I1 => of_predecode(0),
      I2 => mem_is_multi_or_load_instr,
      I3 => of_read_mem_write_op3_conflict_part1,
      O => \i___30/Using_FPGA.Native_i_1__143_n_0\
    );
\i___30/Using_FPGA.Native_i_1__144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => of_read_ex_write_op3_conflict_part2,
      I1 => of_predecode(0),
      I2 => of_read_ex_write_op3_conflict_part1,
      I3 => ex_is_multi_or_load_instr,
      O => \i___30/Using_FPGA.Native_i_1__144_n_0\
    );
\i___30/Using_FPGA.Native_i_1__145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => of_read_mem_write_op1_conflict_part1,
      I1 => of_read_mem_write_op1_conflict_part2,
      I2 => mem_is_multi_or_load_instr,
      O => \i___30/Using_FPGA.Native_i_1__145_n_0\
    );
\i___30/Using_FPGA.Native_i_1__146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => O,
      I1 => of_read_ex_write_op1_conflict_part2,
      I2 => ex_is_multi_or_load_instr,
      O => A
    );
\i___30/Using_FPGA.Native_i_1__147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => ex_cmp_op,
      I1 => ex_op1_i(0),
      I2 => ex_op2(0),
      O => \ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S\
    );
\i___30/Using_FPGA.Native_i_1__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8B8"
    )
        port map (
      I0 => \^d\(308),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_240,
      I3 => \i___30/Using_FPGA.Native_i_3__4_n_0\,
      I4 => ex_Enable_Sext_Shift,
      I5 => ex_swap_instr,
      O => EX_Fwd(16)
    );
\i___30/Using_FPGA.Native_i_1__149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ex_databus_addr(31),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__117_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__12_n_0\,
      O => EX_Fwd(31)
    );
\i___30/Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(15),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op1_rd_addr(4),
      O => \PreFetch_Buffer_I1/I0109_out\
    );
\i___30/Using_FPGA.Native_i_1__150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(300),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__123_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__5_n_0\,
      O => EX_Fwd(24)
    );
\i___30/Using_FPGA.Native_i_1__151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(299),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__122_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__6_n_0\,
      O => EX_Fwd(25)
    );
\i___30/Using_FPGA.Native_i_1__152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(298),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__121_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__7_n_0\,
      O => EX_Fwd(26)
    );
\i___30/Using_FPGA.Native_i_1__153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(297),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_232,
      I3 => \i___30/Using_FPGA.Native_i_3__8_n_0\,
      O => EX_Fwd(27)
    );
\i___30/Using_FPGA.Native_i_1__154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(296),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_231,
      I3 => \i___30/Using_FPGA.Native_i_3__9_n_0\,
      O => EX_Fwd(28)
    );
\i___30/Using_FPGA.Native_i_1__155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^d\(295),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__119_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__10_n_0\,
      O => EX_Fwd(29)
    );
\i___30/Using_FPGA.Native_i_1__156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ex_databus_addr(30),
      I1 => ex_sel_alu,
      I2 => \i___30/Using_FPGA.Native_i_2__118_n_0\,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_3__11_n_0\,
      O => EX_Fwd(30)
    );
\i___30/Using_FPGA.Native_i_1__157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(301),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_233,
      I3 => \i___30/Using_FPGA.Native_i_3__13_n_0\,
      O => EX_Fwd(23)
    );
\i___30/Using_FPGA.Native_i_1__158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(302),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_234,
      I3 => \i___30/Using_FPGA.Native_i_3__14_n_0\,
      O => EX_Fwd(22)
    );
\i___30/Using_FPGA.Native_i_1__159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(303),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_235,
      I3 => \i___30/Using_FPGA.Native_i_3__15_n_0\,
      O => EX_Fwd(21)
    );
\i___30/Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(16),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(0),
      O => \PreFetch_Buffer_I1/I0105_out\
    );
\i___30/Using_FPGA.Native_i_1__160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(304),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_236,
      I3 => \i___30/Using_FPGA.Native_i_3__16_n_0\,
      O => EX_Fwd(20)
    );
\i___30/Using_FPGA.Native_i_1__161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(305),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_237,
      I3 => \i___30/Using_FPGA.Native_i_3__17_n_0\,
      O => EX_Fwd(19)
    );
\i___30/Using_FPGA.Native_i_1__162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(306),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_238,
      I3 => \i___30/Using_FPGA.Native_i_3__18_n_0\,
      O => EX_Fwd(18)
    );
\i___30/Using_FPGA.Native_i_1__163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^d\(307),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_239,
      I3 => \i___30/Using_FPGA.Native_i_3__19_n_0\,
      O => EX_Fwd(17)
    );
\i___30/Using_FPGA.Native_i_1__164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(309),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__124_n_0\,
      I5 => Data_Flow_I_n_241,
      O => EX_Fwd(15)
    );
\i___30/Using_FPGA.Native_i_1__165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(311),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__125_n_0\,
      I5 => Data_Flow_I_n_243,
      O => EX_Fwd(13)
    );
\i___30/Using_FPGA.Native_i_1__166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(312),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__126_n_0\,
      I5 => Data_Flow_I_n_244,
      O => EX_Fwd(12)
    );
\i___30/Using_FPGA.Native_i_1__167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(314),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__127_n_0\,
      I5 => Data_Flow_I_n_246,
      O => EX_Fwd(10)
    );
\i___30/Using_FPGA.Native_i_1__168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(315),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__128_n_0\,
      I5 => Data_Flow_I_n_247,
      O => EX_Fwd(9)
    );
\i___30/Using_FPGA.Native_i_1__169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(316),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__129_n_0\,
      I5 => Data_Flow_I_n_248,
      O => EX_Fwd(8)
    );
\i___30/Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(17),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(1),
      O => \PreFetch_Buffer_I1/I0101_out\
    );
\i___30/Using_FPGA.Native_i_1__170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(318),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__130_n_0\,
      I5 => Data_Flow_I_n_250,
      O => EX_Fwd(6)
    );
\i___30/Using_FPGA.Native_i_1__171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(319),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__131_n_0\,
      I5 => Data_Flow_I_n_251,
      O => EX_Fwd(5)
    );
\i___30/Using_FPGA.Native_i_1__172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(320),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__132_n_0\,
      I5 => Data_Flow_I_n_252,
      O => EX_Fwd(4)
    );
\i___30/Using_FPGA.Native_i_1__173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(322),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__133_n_0\,
      I5 => Data_Flow_I_n_254,
      O => EX_Fwd(2)
    );
\i___30/Using_FPGA.Native_i_1__174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88B88888"
    )
        port map (
      I0 => \^d\(323),
      I1 => ex_sel_alu,
      I2 => ex_Enable_Sext_Shift,
      I3 => ex_swap_instr,
      I4 => \i___30/Using_FPGA.Native_i_2__134_n_0\,
      I5 => Data_Flow_I_n_255,
      O => EX_Fwd(1)
    );
\i___30/Using_FPGA.Native_i_1__175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8B8"
    )
        port map (
      I0 => \^d\(321),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_253,
      I3 => \i___30/Using_FPGA.Native_i_3__24_n_0\,
      I4 => ex_Enable_Sext_Shift,
      I5 => ex_swap_instr,
      O => EX_Fwd(3)
    );
\i___30/Using_FPGA.Native_i_1__176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8B8"
    )
        port map (
      I0 => \^d\(317),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_249,
      I3 => \i___30/Using_FPGA.Native_i_3__23_n_0\,
      I4 => ex_Enable_Sext_Shift,
      I5 => ex_swap_instr,
      O => EX_Fwd(7)
    );
\i___30/Using_FPGA.Native_i_1__177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8B8"
    )
        port map (
      I0 => \^d\(313),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_245,
      I3 => \i___30/Using_FPGA.Native_i_3__22_n_0\,
      I4 => ex_Enable_Sext_Shift,
      I5 => ex_swap_instr,
      O => EX_Fwd(11)
    );
\i___30/Using_FPGA.Native_i_1__178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBB8B8B8"
    )
        port map (
      I0 => \^d\(310),
      I1 => ex_sel_alu,
      I2 => Data_Flow_I_n_242,
      I3 => \i___30/Using_FPGA.Native_i_3__21_n_0\,
      I4 => ex_Enable_Sext_Shift,
      I5 => ex_swap_instr,
      O => EX_Fwd(14)
    );
\i___30/Using_FPGA.Native_i_1__179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABFFFF"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => ex_mbar_stall_no_sleep_1,
      I2 => ex_first_cycle,
      I3 => ex_Take_Intr_or_Exc,
      I4 => ex_mbar_decode,
      I5 => ex_mbar_sleep,
      O => \i___30/Using_FPGA.Native_i_1__179_n_0\
    );
\i___30/Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(18),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(2),
      O => \PreFetch_Buffer_I1/I097_out\
    );
\i___30/Using_FPGA.Native_i_1__180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => ex_cmp_op,
      I1 => ex_op1_i(0),
      I2 => ex_op2(0),
      O => \i___30/Using_FPGA.Native_i_1__180_n_0\
    );
\i___30/Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(19),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(3),
      O => \PreFetch_Buffer_I1/I093_out\
    );
\i___30/Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(2),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(2),
      O => \PreFetch_Buffer_I1/I0161_out\
    );
\i___30/Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(20),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(4),
      O => \PreFetch_Buffer_I1/I089_out\
    );
\i___30/Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(21),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(5),
      O => \PreFetch_Buffer_I1/I085_out\
    );
\i___30/Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(22),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(6),
      O => \PreFetch_Buffer_I1/I081_out\
    );
\i___30/Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(23),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(7),
      O => \PreFetch_Buffer_I1/I077_out\
    );
\i___30/Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(24),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(8),
      O => \PreFetch_Buffer_I1/I073_out\
    );
\i___30/Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(25),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(9),
      O => \PreFetch_Buffer_I1/I069_out\
    );
\i___30/Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(26),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(10),
      O => \PreFetch_Buffer_I1/I065_out\
    );
\i___30/Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(27),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(11),
      O => \PreFetch_Buffer_I1/I061_out\
    );
\i___30/Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(28),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(12),
      O => \PreFetch_Buffer_I1/I057_out\
    );
\i___30/Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(29),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(13),
      O => \PreFetch_Buffer_I1/I053_out\
    );
\i___30/Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(3),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(3),
      O => \PreFetch_Buffer_I1/I0157_out\
    );
\i___30/Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(30),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(14),
      O => \PreFetch_Buffer_I1/I049_out\
    );
\i___30/Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(31),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_imm_data(15),
      O => \PreFetch_Buffer_I1/I045_out\
    );
\i___30/Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80000000"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(3),
      I3 => if_sel_input(4),
      I4 => Decode_I_n_70,
      I5 => of_predecode(0),
      O => \PreFetch_Buffer_I1/I041_out\
    );
\i___30/Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(11),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(1),
      O => \PreFetch_Buffer_I1/I037_out\
    );
\i___30/Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(12),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(2),
      O => \PreFetch_Buffer_I1/I033_out\
    );
\i___30/Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(13),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(3),
      O => \PreFetch_Buffer_I1/I029_out\
    );
\i___30/Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(14),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(4),
      O => \PreFetch_Buffer_I1/I025_out\
    );
\i___30/Using_FPGA.Native_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(15),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(5),
      O => \PreFetch_Buffer_I1/I021_out\
    );
\i___30/Using_FPGA.Native_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(16),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(6),
      O => \PreFetch_Buffer_I1/I017_out\
    );
\i___30/Using_FPGA.Native_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(17),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(7),
      O => \PreFetch_Buffer_I1/I013_out\
    );
\i___30/Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(4),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(4),
      O => \PreFetch_Buffer_I1/I0153_out\
    );
\i___30/Using_FPGA.Native_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(18),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(8),
      O => \PreFetch_Buffer_I1/I09_out\
    );
\i___30/Using_FPGA.Native_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(19),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(9),
      O => \PreFetch_Buffer_I1/I05_out\
    );
\i___30/Using_FPGA.Native_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(20),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_predecode(10),
      O => \PreFetch_Buffer_I1/I0\
    );
\i___30/Using_FPGA.Native_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S152_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(0),
      O => \PC_Module_I/I0125_out\
    );
\i___30/Using_FPGA.Native_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S147_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(1),
      O => \PC_Module_I/I0121_out\
    );
\i___30/Using_FPGA.Native_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S142_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(2),
      O => \PC_Module_I/I0117_out\
    );
\i___30/Using_FPGA.Native_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S137_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(3),
      O => \PC_Module_I/I0113_out\
    );
\i___30/Using_FPGA.Native_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S132_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(4),
      O => \PC_Module_I/I0109_out\
    );
\i___30/Using_FPGA.Native_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S127_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(5),
      O => \PC_Module_I/I0105_out\
    );
\i___30/Using_FPGA.Native_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S122_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(6),
      O => \PC_Module_I/I0101_out\
    );
\i___30/Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(5),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_instr(5),
      O => \PreFetch_Buffer_I1/I0149_out\
    );
\i___30/Using_FPGA.Native_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S117_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(7),
      O => \PC_Module_I/I097_out\
    );
\i___30/Using_FPGA.Native_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S112_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(8),
      O => \PC_Module_I/I093_out\
    );
\i___30/Using_FPGA.Native_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S107_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(9),
      O => \PC_Module_I/I089_out\
    );
\i___30/Using_FPGA.Native_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S102_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(10),
      O => \PC_Module_I/I085_out\
    );
\i___30/Using_FPGA.Native_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S97_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(11),
      O => \PC_Module_I/I081_out\
    );
\i___30/Using_FPGA.Native_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S92_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(12),
      O => \PC_Module_I/I077_out\
    );
\i___30/Using_FPGA.Native_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S87_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(13),
      O => \PC_Module_I/I073_out\
    );
\i___30/Using_FPGA.Native_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S82_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(14),
      O => \PC_Module_I/I069_out\
    );
\i___30/Using_FPGA.Native_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S77_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(15),
      O => \PC_Module_I/I065_out\
    );
\i___30/Using_FPGA.Native_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S72_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(16),
      O => \PC_Module_I/I061_out\
    );
\i___30/Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(6),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op3_rd_addr(0),
      O => \PreFetch_Buffer_I1/I0145_out\
    );
\i___30/Using_FPGA.Native_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S67_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(17),
      O => \PC_Module_I/I057_out\
    );
\i___30/Using_FPGA.Native_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S62_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(18),
      O => \PC_Module_I/I053_out\
    );
\i___30/Using_FPGA.Native_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S57_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(19),
      O => \PC_Module_I/I049_out\
    );
\i___30/Using_FPGA.Native_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S52_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(20),
      O => \PC_Module_I/I045_out\
    );
\i___30/Using_FPGA.Native_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S47_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(21),
      O => \PC_Module_I/I041_out\
    );
\i___30/Using_FPGA.Native_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S42_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(22),
      O => \PC_Module_I/I037_out\
    );
\i___30/Using_FPGA.Native_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S37_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(23),
      O => \PC_Module_I/I033_out\
    );
\i___30/Using_FPGA.Native_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S32_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(24),
      O => \PC_Module_I/I029_out\
    );
\i___30/Using_FPGA.Native_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S27_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(25),
      O => \PC_Module_I/I025_out\
    );
\i___30/Using_FPGA.Native_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S22_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(26),
      O => \PC_Module_I/I021_out\
    );
\i___30/Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(7),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op3_rd_addr(1),
      O => \PreFetch_Buffer_I1/I0141_out\
    );
\i___30/Using_FPGA.Native_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S17_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(27),
      O => \PC_Module_I/I017_out\
    );
\i___30/Using_FPGA.Native_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S12_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(28),
      O => \PC_Module_I/I013_out\
    );
\i___30/Using_FPGA.Native_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/S\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(29),
      O => \PC_Module_I/I09_out\
    );
\i___30/Using_FPGA.Native_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \PC_Module_I/p_1_in3_in\,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(30),
      O => \PC_Module_I/I05_out\
    );
\i___30/Using_FPGA.Native_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Decode_I_n_65,
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_pc(31),
      O => \PC_Module_I/I0\
    );
\i___30/Using_FPGA.Native_i_1__75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => if_missed_fetch,
      O => if_valid
    );
\i___30/Using_FPGA.Native_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => of_valid,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      O => of_pipe_ctrl_reg0
    );
\i___30/Using_FPGA.Native_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \PreFetch_Buffer_I1/ex_branch_with_delayslot_i\,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      O => \PreFetch_Buffer_I1/I4\
    );
\i___30/Using_FPGA.Native_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(1),
      I1 => gpr_op1(1),
      I2 => Decode_I_n_359,
      I3 => \^d\(107),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(1),
      O => \i___30/Using_FPGA.Native_i_1__78_n_0\
    );
\i___30/Using_FPGA.Native_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(2),
      I1 => gpr_op1(2),
      I2 => Decode_I_n_359,
      I3 => \^d\(106),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(2),
      O => \i___30/Using_FPGA.Native_i_1__79_n_0\
    );
\i___30/Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(8),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op3_rd_addr(2),
      O => \PreFetch_Buffer_I1/I0137_out\
    );
\i___30/Using_FPGA.Native_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(3),
      I1 => gpr_op1(3),
      I2 => Decode_I_n_359,
      I3 => \^d\(105),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(3),
      O => \i___30/Using_FPGA.Native_i_1__80_n_0\
    );
\i___30/Using_FPGA.Native_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(4),
      I1 => gpr_op1(4),
      I2 => Decode_I_n_359,
      I3 => \^d\(104),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(4),
      O => \i___30/Using_FPGA.Native_i_1__81_n_0\
    );
\i___30/Using_FPGA.Native_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(5),
      I1 => gpr_op1(5),
      I2 => Decode_I_n_359,
      I3 => \^d\(103),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(5),
      O => \i___30/Using_FPGA.Native_i_1__82_n_0\
    );
\i___30/Using_FPGA.Native_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(6),
      I1 => gpr_op1(6),
      I2 => Decode_I_n_359,
      I3 => \^d\(102),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(6),
      O => \i___30/Using_FPGA.Native_i_1__83_n_0\
    );
\i___30/Using_FPGA.Native_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(7),
      I1 => gpr_op1(7),
      I2 => Decode_I_n_359,
      I3 => \^d\(101),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(7),
      O => \i___30/Using_FPGA.Native_i_1__84_n_0\
    );
\i___30/Using_FPGA.Native_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(8),
      I1 => gpr_op1(8),
      I2 => Decode_I_n_359,
      I3 => \^d\(100),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(8),
      O => \i___30/Using_FPGA.Native_i_1__85_n_0\
    );
\i___30/Using_FPGA.Native_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(9),
      I1 => gpr_op1(9),
      I2 => Decode_I_n_359,
      I3 => \^d\(99),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(9),
      O => \i___30/Using_FPGA.Native_i_1__86_n_0\
    );
\i___30/Using_FPGA.Native_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(10),
      I1 => gpr_op1(10),
      I2 => Decode_I_n_359,
      I3 => \^d\(98),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(10),
      O => \i___30/Using_FPGA.Native_i_1__87_n_0\
    );
\i___30/Using_FPGA.Native_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(11),
      I1 => gpr_op1(11),
      I2 => Decode_I_n_359,
      I3 => \^d\(97),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(11),
      O => \i___30/Using_FPGA.Native_i_1__88_n_0\
    );
\i___30/Using_FPGA.Native_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(12),
      I1 => gpr_op1(12),
      I2 => Decode_I_n_359,
      I3 => \^d\(96),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(12),
      O => \i___30/Using_FPGA.Native_i_1__89_n_0\
    );
\i___30/Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ib_data(9),
      I1 => if_sel_input(4),
      I2 => Decode_I_n_70,
      I3 => of_gpr_op3_rd_addr(3),
      O => \PreFetch_Buffer_I1/I0133_out\
    );
\i___30/Using_FPGA.Native_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(13),
      I1 => gpr_op1(13),
      I2 => Decode_I_n_359,
      I3 => \^d\(95),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(13),
      O => \i___30/Using_FPGA.Native_i_1__90_n_0\
    );
\i___30/Using_FPGA.Native_i_1__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(14),
      I1 => gpr_op1(14),
      I2 => Decode_I_n_359,
      I3 => \^d\(94),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(14),
      O => \i___30/Using_FPGA.Native_i_1__91_n_0\
    );
\i___30/Using_FPGA.Native_i_1__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(15),
      I1 => gpr_op1(15),
      I2 => Decode_I_n_359,
      I3 => \^d\(93),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(15),
      O => \i___30/Using_FPGA.Native_i_1__92_n_0\
    );
\i___30/Using_FPGA.Native_i_1__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(16),
      I1 => gpr_op1(16),
      I2 => Decode_I_n_359,
      I3 => \^d\(92),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(16),
      O => \i___30/Using_FPGA.Native_i_1__93_n_0\
    );
\i___30/Using_FPGA.Native_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(17),
      I1 => gpr_op1(17),
      I2 => Decode_I_n_359,
      I3 => \^d\(91),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(17),
      O => \i___30/Using_FPGA.Native_i_1__94_n_0\
    );
\i___30/Using_FPGA.Native_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(18),
      I1 => gpr_op1(18),
      I2 => Decode_I_n_359,
      I3 => \^d\(90),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(18),
      O => \i___30/Using_FPGA.Native_i_1__95_n_0\
    );
\i___30/Using_FPGA.Native_i_1__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(19),
      I1 => gpr_op1(19),
      I2 => Decode_I_n_359,
      I3 => \^d\(89),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(19),
      O => \i___30/Using_FPGA.Native_i_1__96_n_0\
    );
\i___30/Using_FPGA.Native_i_1__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(20),
      I1 => gpr_op1(20),
      I2 => Decode_I_n_359,
      I3 => \^d\(88),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(20),
      O => \i___30/Using_FPGA.Native_i_1__97_n_0\
    );
\i___30/Using_FPGA.Native_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(21),
      I1 => gpr_op1(21),
      I2 => Decode_I_n_359,
      I3 => \^d\(87),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(21),
      O => \i___30/Using_FPGA.Native_i_1__98_n_0\
    );
\i___30/Using_FPGA.Native_i_1__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mem_ex_result(22),
      I1 => gpr_op1(22),
      I2 => Decode_I_n_359,
      I3 => \^d\(86),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(22),
      O => \i___30/Using_FPGA.Native_i_1__99_n_0\
    );
\i___30/Using_FPGA.Native_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Decode_I_n_65,
      I1 => if_sel_input(3),
      I2 => Decode_I_n_463,
      O => \PC_Module_I/I1\
    );
\i___30/Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/p_1_in3_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_2_in4_in\,
      O => \PC_Module_I/I13_out\
    );
\i___30/Using_FPGA.Native_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in8_in\,
      O => \PC_Module_I/I17_out\
    );
\i___30/Using_FPGA.Native_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S52_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in53_in\,
      O => \PC_Module_I/I143_out\
    );
\i___30/Using_FPGA.Native_i_2__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(16),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in129_in\,
      O => \PreFetch_Buffer_I1/I1103_out\
    );
\i___30/Using_FPGA.Native_i_2__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(15),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in134_in\,
      O => \PreFetch_Buffer_I1/I1107_out\
    );
\i___30/Using_FPGA.Native_i_2__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(14),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in139_in\,
      O => \PreFetch_Buffer_I1/I1111_out\
    );
\i___30/Using_FPGA.Native_i_2__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(13),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in144_in\,
      O => \PreFetch_Buffer_I1/I1115_out\
    );
\i___30/Using_FPGA.Native_i_2__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(12),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in149_in\,
      O => \PreFetch_Buffer_I1/I1119_out\
    );
\i___30/Using_FPGA.Native_i_2__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(11),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in154_in\,
      O => \PreFetch_Buffer_I1/I1123_out\
    );
\i___30/Using_FPGA.Native_i_2__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(10),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in159_in\,
      O => \PreFetch_Buffer_I1/I1127_out\
    );
\i___30/Using_FPGA.Native_i_2__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(9),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in164_in\,
      O => \PreFetch_Buffer_I1/I1131_out\
    );
\i___30/Using_FPGA.Native_i_2__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(8),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in169_in\,
      O => \PreFetch_Buffer_I1/I1135_out\
    );
\i___30/Using_FPGA.Native_i_2__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(7),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in174_in\,
      O => \PreFetch_Buffer_I1/I1139_out\
    );
\i___30/Using_FPGA.Native_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S57_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in58_in\,
      O => \PC_Module_I/I147_out\
    );
\i___30/Using_FPGA.Native_i_2__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(6),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in179_in\,
      O => \PreFetch_Buffer_I1/I1143_out\
    );
\i___30/Using_FPGA.Native_i_2__111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(5),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in184_in\,
      O => \PreFetch_Buffer_I1/I1147_out\
    );
\i___30/Using_FPGA.Native_i_2__112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(4),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in189_in\,
      O => \PreFetch_Buffer_I1/I1151_out\
    );
\i___30/Using_FPGA.Native_i_2__113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(3),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in194_in\,
      O => \PreFetch_Buffer_I1/I1155_out\
    );
\i___30/Using_FPGA.Native_i_2__114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(2),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in199_in\,
      O => \PreFetch_Buffer_I1/I1159_out\
    );
\i___30/Using_FPGA.Native_i_2__115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(1),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in204_in\,
      O => \PreFetch_Buffer_I1/I1163_out\
    );
\i___30/Using_FPGA.Native_i_2__116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(0),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in209_in\,
      O => \PreFetch_Buffer_I1/I1167_out\
    );
\i___30/Using_FPGA.Native_i_2__117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(7),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(15),
      O => \i___30/Using_FPGA.Native_i_2__117_n_0\
    );
\i___30/Using_FPGA.Native_i_2__118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(6),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(14),
      O => \i___30/Using_FPGA.Native_i_2__118_n_0\
    );
\i___30/Using_FPGA.Native_i_2__119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(5),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(13),
      O => \i___30/Using_FPGA.Native_i_2__119_n_0\
    );
\i___30/Using_FPGA.Native_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S62_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in63_in\,
      O => \PC_Module_I/I151_out\
    );
\i___30/Using_FPGA.Native_i_2__120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_3__20_n_0\,
      I1 => \^d\(324),
      I2 => ex_sel_alu,
      O => EX_Fwd(0)
    );
\i___30/Using_FPGA.Native_i_2__121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(2),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(10),
      O => \i___30/Using_FPGA.Native_i_2__121_n_0\
    );
\i___30/Using_FPGA.Native_i_2__122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(1),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(9),
      O => \i___30/Using_FPGA.Native_i_2__122_n_0\
    );
\i___30/Using_FPGA.Native_i_2__123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ex_op1_i(0),
      I1 => ex_swap_byte_instr,
      I2 => ex_op1_i(8),
      O => \i___30/Using_FPGA.Native_i_2__123_n_0\
    );
\i___30/Using_FPGA.Native_i_2__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(14),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(15),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__124_n_0\
    );
\i___30/Using_FPGA.Native_i_2__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(12),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(13),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__125_n_0\
    );
\i___30/Using_FPGA.Native_i_2__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(11),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(12),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__126_n_0\
    );
\i___30/Using_FPGA.Native_i_2__127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(9),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(10),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__127_n_0\
    );
\i___30/Using_FPGA.Native_i_2__128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(8),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(9),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__128_n_0\
    );
\i___30/Using_FPGA.Native_i_2__129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(7),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(8),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__129_n_0\
    );
\i___30/Using_FPGA.Native_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S67_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in68_in\,
      O => \PC_Module_I/I155_out\
    );
\i___30/Using_FPGA.Native_i_2__130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(5),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(6),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__130_n_0\
    );
\i___30/Using_FPGA.Native_i_2__131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(4),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(5),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__131_n_0\
    );
\i___30/Using_FPGA.Native_i_2__132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(3),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(4),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__132_n_0\
    );
\i___30/Using_FPGA.Native_i_2__133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(1),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(2),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__133_n_0\
    );
\i___30/Using_FPGA.Native_i_2__134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(0),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(1),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_2__134_n_0\
    );
\i___30/Using_FPGA.Native_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S72_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in73_in\,
      O => \PC_Module_I/I159_out\
    );
\i___30/Using_FPGA.Native_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S77_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in78_in\,
      O => \PC_Module_I/I163_out\
    );
\i___30/Using_FPGA.Native_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S82_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in83_in\,
      O => \PC_Module_I/I167_out\
    );
\i___30/Using_FPGA.Native_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S87_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in88_in\,
      O => \PC_Module_I/I171_out\
    );
\i___30/Using_FPGA.Native_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S92_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in93_in\,
      O => \PC_Module_I/I175_out\
    );
\i___30/Using_FPGA.Native_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S97_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in98_in\,
      O => \PC_Module_I/I179_out\
    );
\i___30/Using_FPGA.Native_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S12_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in13_in\,
      O => \PC_Module_I/I111_out\
    );
\i___30/Using_FPGA.Native_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S102_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in103_in\,
      O => \PC_Module_I/I183_out\
    );
\i___30/Using_FPGA.Native_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S107_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in108_in\,
      O => \PC_Module_I/I187_out\
    );
\i___30/Using_FPGA.Native_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S112_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in113_in\,
      O => \PC_Module_I/I191_out\
    );
\i___30/Using_FPGA.Native_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S117_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in118_in\,
      O => \PC_Module_I/I195_out\
    );
\i___30/Using_FPGA.Native_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S122_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in123_in\,
      O => \PC_Module_I/I199_out\
    );
\i___30/Using_FPGA.Native_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S127_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in128_in\,
      O => \PC_Module_I/I1103_out\
    );
\i___30/Using_FPGA.Native_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S132_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in133_in\,
      O => \PC_Module_I/I1107_out\
    );
\i___30/Using_FPGA.Native_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S137_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in138_in\,
      O => \PC_Module_I/I1111_out\
    );
\i___30/Using_FPGA.Native_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S142_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in143_in\,
      O => \PC_Module_I/I1115_out\
    );
\i___30/Using_FPGA.Native_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S147_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in148_in\,
      O => \PC_Module_I/I1119_out\
    );
\i___30/Using_FPGA.Native_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S17_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in18_in\,
      O => \PC_Module_I/I115_out\
    );
\i___30/Using_FPGA.Native_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S152_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in153_in\,
      O => \PC_Module_I/I1123_out\
    );
\i___30/Using_FPGA.Native_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => ex_jump,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      O => \PreFetch_Buffer_I1/I5\
    );
\i___30/Using_FPGA.Native_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => MEM_Fwd(0),
      I1 => gpr_op1(0),
      I2 => Decode_I_n_359,
      I3 => \^d\(108),
      I4 => Decode_I_n_358,
      I5 => EX_Fwd(0),
      O => \Operand_Select_I/I0\
    );
\i___30/Using_FPGA.Native_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(31),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__33_n_0\
    );
\i___30/Using_FPGA.Native_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => of_pc(30),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      I2 => ex_MSR(30),
      O => \i___30/Using_FPGA.Native_i_2__34_n_0\
    );
\i___30/Using_FPGA.Native_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => of_pc(29),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      I2 => ex_MSR(29),
      O => \i___30/Using_FPGA.Native_i_2__35_n_0\
    );
\i___30/Using_FPGA.Native_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => of_pc(28),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      I2 => ex_MSR(28),
      O => \i___30/Using_FPGA.Native_i_2__36_n_0\
    );
\i___30/Using_FPGA.Native_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(27),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__37_n_0\
    );
\i___30/Using_FPGA.Native_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(26),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__38_n_0\
    );
\i___30/Using_FPGA.Native_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(25),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__39_n_0\
    );
\i___30/Using_FPGA.Native_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S22_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in23_in\,
      O => \PC_Module_I/I119_out\
    );
\i___30/Using_FPGA.Native_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(24),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__40_n_0\
    );
\i___30/Using_FPGA.Native_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(23),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__41_n_0\
    );
\i___30/Using_FPGA.Native_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(22),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__42_n_0\
    );
\i___30/Using_FPGA.Native_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(21),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__43_n_0\
    );
\i___30/Using_FPGA.Native_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(20),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__44_n_0\
    );
\i___30/Using_FPGA.Native_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(19),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__45_n_0\
    );
\i___30/Using_FPGA.Native_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(18),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__46_n_0\
    );
\i___30/Using_FPGA.Native_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(17),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__47_n_0\
    );
\i___30/Using_FPGA.Native_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(16),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__48_n_0\
    );
\i___30/Using_FPGA.Native_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(15),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__49_n_0\
    );
\i___30/Using_FPGA.Native_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S27_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in28_in\,
      O => \PC_Module_I/I123_out\
    );
\i___30/Using_FPGA.Native_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(14),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__50_n_0\
    );
\i___30/Using_FPGA.Native_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(13),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__51_n_0\
    );
\i___30/Using_FPGA.Native_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(12),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__52_n_0\
    );
\i___30/Using_FPGA.Native_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(11),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__53_n_0\
    );
\i___30/Using_FPGA.Native_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(10),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__54_n_0\
    );
\i___30/Using_FPGA.Native_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(9),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__55_n_0\
    );
\i___30/Using_FPGA.Native_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(8),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__56_n_0\
    );
\i___30/Using_FPGA.Native_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(7),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__57_n_0\
    );
\i___30/Using_FPGA.Native_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(6),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__58_n_0\
    );
\i___30/Using_FPGA.Native_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(5),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__59_n_0\
    );
\i___30/Using_FPGA.Native_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S32_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in33_in\,
      O => \PC_Module_I/I127_out\
    );
\i___30/Using_FPGA.Native_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(4),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__60_n_0\
    );
\i___30/Using_FPGA.Native_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(3),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__61_n_0\
    );
\i___30/Using_FPGA.Native_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(2),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__62_n_0\
    );
\i___30/Using_FPGA.Native_i_2__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => of_pc(1),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__63_n_0\
    );
\i___30/Using_FPGA.Native_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => of_instr(2),
      I1 => of_instr(0),
      I2 => of_instr(3),
      I3 => of_instr(1),
      I4 => of_instr(5),
      I5 => of_instr(4),
      O => \i___30/Using_FPGA.Native_i_2__64_n_0\
    );
\i___30/Using_FPGA.Native_i_2__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ex_Take_Intr_or_Exc,
      I1 => \jump_logic_I1/force_Val2_N\,
      I2 => EX_Valid,
      O => \i___30/Using_FPGA.Native_i_2__65_n_0\
    );
\i___30/Using_FPGA.Native_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3B3B3B3F333333"
    )
        port map (
      I0 => ex_alu_carry,
      I1 => \^using_fpga.native\,
      I2 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I3 => ex_load_shift_carry,
      I4 => ex_op1_i(31),
      I5 => Decode_I_n_198,
      O => \i___30/Using_FPGA.Native_i_2__66_n_0\
    );
\i___30/Using_FPGA.Native_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCECACE"
    )
        port map (
      I0 => ex_set_MSR_IE_instr,
      I1 => ex_MSR(30),
      I2 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I3 => ex_move_to_MSR_instr,
      I4 => ex_op1_i(30),
      O => \i___30/Using_FPGA.Native_i_2__67_n_0\
    );
\i___30/Using_FPGA.Native_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202200000000"
    )
        port map (
      I0 => Decode_I_n_181,
      I1 => ex_Interrupt_i,
      I2 => \^lockstep_master_out\(32),
      I3 => \^lockstep_master_out\(36),
      I4 => ex_Take_Intr_or_Exc,
      I5 => \^ex_valid\,
      O => \i___30/Using_FPGA.Native_i_2__68_n_0\
    );
\i___30/Using_FPGA.Native_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I1 => ex_load_store_instr_s,
      I2 => mem_valid_instr,
      I3 => mem_exception_from_ex,
      I4 => wb_exception,
      O => \i___30/Using_FPGA.Native_i_2__69_n_0\
    );
\i___30/Using_FPGA.Native_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S37_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in38_in\,
      O => \PC_Module_I/I131_out\
    );
\i___30/Using_FPGA.Native_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => ex_Interrupt_i,
      I1 => \^lockstep_master_out\(32),
      I2 => \^lockstep_master_out\(36),
      I3 => ex_Take_Intr_or_Exc,
      I4 => \^ex_valid\,
      I5 => \i___30/Using_FPGA.Native_i_3__3_n_0\,
      O => \i___30/Using_FPGA.Native_i_2__70_n_0\
    );
\i___30/Using_FPGA.Native_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABFFFF"
    )
        port map (
      I0 => ex_jump_hold,
      I1 => ex_mbar_stall_no_sleep_1,
      I2 => ex_first_cycle,
      I3 => ex_Take_Intr_or_Exc,
      I4 => ex_mbar_decode,
      I5 => ex_mbar_sleep,
      O => \i___30/Using_FPGA.Native_i_2__71_n_0\
    );
\i___30/Using_FPGA.Native_i_2__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => of_instr(3),
      I1 => of_instr(5),
      I2 => of_instr(0),
      I3 => of_instr(2),
      O => \i___30/Using_FPGA.Native_i_2__72_n_0\
    );
\i___30/Using_FPGA.Native_i_2__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => of_instr(2),
      I1 => of_instr(0),
      I2 => of_instr(5),
      O => \i___30/Using_FPGA.Native_i_2__73_n_0\
    );
\i___30/Using_FPGA.Native_i_2__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(20),
      I1 => if_sel_input(3),
      I2 => Decode_I_n_506,
      O => \PreFetch_Buffer_I1/I1\
    );
\i___30/Using_FPGA.Native_i_2__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(19),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in4_in\,
      O => \PreFetch_Buffer_I1/I13_out\
    );
\i___30/Using_FPGA.Native_i_2__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(18),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in9_in\,
      O => \PreFetch_Buffer_I1/I17_out\
    );
\i___30/Using_FPGA.Native_i_2__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(17),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in14_in\,
      O => \PreFetch_Buffer_I1/I111_out\
    );
\i___30/Using_FPGA.Native_i_2__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(16),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in19_in\,
      O => \PreFetch_Buffer_I1/I115_out\
    );
\i___30/Using_FPGA.Native_i_2__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(15),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in24_in\,
      O => \PreFetch_Buffer_I1/I119_out\
    );
\i___30/Using_FPGA.Native_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S42_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in43_in\,
      O => \PC_Module_I/I135_out\
    );
\i___30/Using_FPGA.Native_i_2__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(14),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in29_in\,
      O => \PreFetch_Buffer_I1/I123_out\
    );
\i___30/Using_FPGA.Native_i_2__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(13),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in34_in\,
      O => \PreFetch_Buffer_I1/I127_out\
    );
\i___30/Using_FPGA.Native_i_2__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(12),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in39_in\,
      O => \PreFetch_Buffer_I1/I131_out\
    );
\i___30/Using_FPGA.Native_i_2__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(11),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in44_in\,
      O => \PreFetch_Buffer_I1/I135_out\
    );
\i___30/Using_FPGA.Native_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(3),
      I3 => if_sel_input(3),
      I4 => \PreFetch_Buffer_I1/p_1_in49_in\,
      O => \PreFetch_Buffer_I1/I139_out\
    );
\i___30/Using_FPGA.Native_i_2__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(31),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in54_in\,
      O => \PreFetch_Buffer_I1/I143_out\
    );
\i___30/Using_FPGA.Native_i_2__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(30),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in59_in\,
      O => \PreFetch_Buffer_I1/I147_out\
    );
\i___30/Using_FPGA.Native_i_2__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(29),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in64_in\,
      O => \PreFetch_Buffer_I1/I151_out\
    );
\i___30/Using_FPGA.Native_i_2__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(28),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in69_in\,
      O => \PreFetch_Buffer_I1/I155_out\
    );
\i___30/Using_FPGA.Native_i_2__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(27),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in74_in\,
      O => \PreFetch_Buffer_I1/I159_out\
    );
\i___30/Using_FPGA.Native_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PC_Module_I/S47_in\,
      I1 => if_sel_input(3),
      I2 => \PC_Module_I/p_1_in48_in\,
      O => \PC_Module_I/I139_out\
    );
\i___30/Using_FPGA.Native_i_2__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(26),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in79_in\,
      O => \PreFetch_Buffer_I1/I163_out\
    );
\i___30/Using_FPGA.Native_i_2__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(25),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in84_in\,
      O => \PreFetch_Buffer_I1/I167_out\
    );
\i___30/Using_FPGA.Native_i_2__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(24),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in89_in\,
      O => \PreFetch_Buffer_I1/I171_out\
    );
\i___30/Using_FPGA.Native_i_2__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(23),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in94_in\,
      O => \PreFetch_Buffer_I1/I175_out\
    );
\i___30/Using_FPGA.Native_i_2__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(22),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in99_in\,
      O => \PreFetch_Buffer_I1/I179_out\
    );
\i___30/Using_FPGA.Native_i_2__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(21),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in104_in\,
      O => \PreFetch_Buffer_I1/I183_out\
    );
\i___30/Using_FPGA.Native_i_2__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(20),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in109_in\,
      O => \PreFetch_Buffer_I1/I187_out\
    );
\i___30/Using_FPGA.Native_i_2__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(19),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in114_in\,
      O => \PreFetch_Buffer_I1/I191_out\
    );
\i___30/Using_FPGA.Native_i_2__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(18),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in119_in\,
      O => \PreFetch_Buffer_I1/I195_out\
    );
\i___30/Using_FPGA.Native_i_2__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ib_data(17),
      I1 => if_sel_input(3),
      I2 => \PreFetch_Buffer_I1/p_1_in124_in\,
      O => \PreFetch_Buffer_I1/I199_out\
    );
\i___30/Using_FPGA.Native_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => of_pc(0),
      I1 => \i___30/Using_FPGA.Native_i_6_n_0\,
      I2 => ex_MSR(29),
      O => \Operand_Select_I/I1\
    );
\i___30/Using_FPGA.Native_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => of_instr(4),
      I1 => of_instr(5),
      I2 => of_instr(1),
      I3 => of_instr(3),
      I4 => of_instr(0),
      I5 => of_instr(2),
      O => \i___30/Using_FPGA.Native_i_3__0_n_0\
    );
\i___30/Using_FPGA.Native_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002AAF2AA"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_4_n_0\,
      I1 => ex_is_lwx_instr_s,
      I2 => ex_is_swx_instr_s,
      I3 => \i___30/Using_FPGA.Native_i_2__69_n_0\,
      I4 => ex_reservation,
      I5 => \i___30/Using_FPGA.Native_i_5_n_0\,
      O => \i___30/Using_FPGA.Native_i_3__1_n_0\
    );
\i___30/Using_FPGA.Native_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(29),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(28),
      O => \i___30/Using_FPGA.Native_i_3__10_n_0\
    );
\i___30/Using_FPGA.Native_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(30),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(29),
      O => \i___30/Using_FPGA.Native_i_3__11_n_0\
    );
\i___30/Using_FPGA.Native_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(31),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(30),
      O => \i___30/Using_FPGA.Native_i_3__12_n_0\
    );
\i___30/Using_FPGA.Native_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"773377FF333FFF3F"
    )
        port map (
      I0 => ex_op1_i(22),
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => \Shift_Logic_Module_I/I4\,
      I3 => ex_sext_op(0),
      I4 => ex_op1_i(23),
      I5 => ex_sext_op(1),
      O => \i___30/Using_FPGA.Native_i_3__13_n_0\
    );
\i___30/Using_FPGA.Native_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(22),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(21),
      O => \i___30/Using_FPGA.Native_i_3__14_n_0\
    );
\i___30/Using_FPGA.Native_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(21),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(20),
      O => \i___30/Using_FPGA.Native_i_3__15_n_0\
    );
\i___30/Using_FPGA.Native_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(20),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(19),
      O => \i___30/Using_FPGA.Native_i_3__16_n_0\
    );
\i___30/Using_FPGA.Native_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(19),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(18),
      O => \i___30/Using_FPGA.Native_i_3__17_n_0\
    );
\i___30/Using_FPGA.Native_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(18),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(17),
      O => \i___30/Using_FPGA.Native_i_3__18_n_0\
    );
\i___30/Using_FPGA.Native_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F37F7F3FF37F7"
    )
        port map (
      I0 => \Shift_Logic_Module_I/I4\,
      I1 => \i___30/Using_FPGA.Native_i_4__0_n_0\,
      I2 => ex_sext_op(0),
      I3 => ex_op1_i(17),
      I4 => ex_sext_op(1),
      I5 => ex_op1_i(16),
      O => \i___30/Using_FPGA.Native_i_3__19_n_0\
    );
\i___30/Using_FPGA.Native_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AAE2"
    )
        port map (
      I0 => ex_MSR(28),
      I1 => ex_move_to_MSR_instr,
      I2 => ex_op1_i(28),
      I3 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I4 => ex_clear_MSR_BIP_instr_s,
      O => \i___30/Using_FPGA.Native_i_3__2_n_0\
    );
\i___30/Using_FPGA.Native_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F200"
    )
        port map (
      I0 => Data_Flow_I_n_36,
      I1 => ex_sext_op(0),
      I2 => Decode_I_n_361,
      I3 => ex_Enable_Sext_Shift,
      I4 => ex_swap_instr,
      I5 => \i___30/Using_FPGA.Native_i_5__0_n_0\,
      O => \i___30/Using_FPGA.Native_i_3__20_n_0\
    );
\i___30/Using_FPGA.Native_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(13),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(14),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_3__21_n_0\
    );
\i___30/Using_FPGA.Native_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(10),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(11),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_3__22_n_0\
    );
\i___30/Using_FPGA.Native_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(6),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(7),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_3__23_n_0\
    );
\i___30/Using_FPGA.Native_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ex_op1_i(2),
      I1 => ex_sext_op(1),
      I2 => ex_op1_i(3),
      I3 => ex_sext_op(0),
      I4 => Data_Flow_I_n_36,
      O => \i___30/Using_FPGA.Native_i_3__24_n_0\
    );
\i___30/Using_FPGA.Native_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ex_opcode(0),
      I1 => ex_opcode(4),
      I2 => ex_opcode(1),
      I3 => ex_opcode(5),
      I4 => ex_opcode(3),
      I5 => ex_opcode(2),
      O => \i___30/Using_FPGA.Native_i_3__3_n_0\
    );
\i___30/Using_FPGA.Native_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => ex_op1_i(15),
      I1 => ex_sext_op(0),
      I2 => ex_op1_i(16),
      I3 => ex_sext_op(1),
      I4 => \Shift_Logic_Module_I/I4\,
      O => \i___30/Using_FPGA.Native_i_3__4_n_0\
    );
\i___30/Using_FPGA.Native_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(24),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(23),
      O => \i___30/Using_FPGA.Native_i_3__5_n_0\
    );
\i___30/Using_FPGA.Native_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(25),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(24),
      O => \i___30/Using_FPGA.Native_i_3__6_n_0\
    );
\i___30/Using_FPGA.Native_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_op1_i(26),
      I2 => ex_sext_op(0),
      I3 => ex_sext_op(1),
      I4 => ex_op1_i(25),
      O => \i___30/Using_FPGA.Native_i_3__7_n_0\
    );
\i___30/Using_FPGA.Native_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F3FFF3FFF3FF"
    )
        port map (
      I0 => ex_op1_i(26),
      I1 => ex_Enable_Sext_Shift,
      I2 => ex_swap_instr,
      I3 => ex_op1_i(27),
      I4 => ex_sext_op(0),
      I5 => ex_sext_op(1),
      O => \i___30/Using_FPGA.Native_i_3__8_n_0\
    );
\i___30/Using_FPGA.Native_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F3FFF3FFF3FF"
    )
        port map (
      I0 => ex_op1_i(27),
      I1 => ex_Enable_Sext_Shift,
      I2 => ex_swap_instr,
      I3 => ex_op1_i(28),
      I4 => ex_sext_op(0),
      I5 => ex_sext_op(1),
      O => \i___30/Using_FPGA.Native_i_3__9_n_0\
    );
\i___30/Using_FPGA.Native_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ex_op1_i(29),
      I1 => ex_move_to_MSR_instr,
      I2 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I3 => ex_MSR(29),
      O => \i___30/Using_FPGA.Native_i_4_n_0\
    );
\i___30/Using_FPGA.Native_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ex_Enable_Sext_Shift,
      I1 => ex_swap_instr,
      O => \i___30/Using_FPGA.Native_i_4__0_n_0\
    );
\i___30/Using_FPGA.Native_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ex_load_shift_carry,
      I1 => Decode_I_n_198,
      I2 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      O => \i___30/Using_FPGA.Native_i_5_n_0\
    );
\i___30/Using_FPGA.Native_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => ex_sel_alu,
      I1 => ex_swap_instr,
      I2 => ex_op1_i(24),
      I3 => ex_swap_byte_instr,
      I4 => ex_op1_i(16),
      O => \i___30/Using_FPGA.Native_i_5__0_n_0\
    );
\i___30/Using_FPGA.Native_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F00000F0F0100"
    )
        port map (
      I0 => of_imm_data(15),
      I1 => of_instr(2),
      I2 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I3 => of_instr(5),
      I4 => of_instr(4),
      I5 => of_imm_data(1),
      O => \i___30/Using_FPGA.Native_i_6_n_0\
    );
\i___30/Using_FPGA.Native_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009099"
    )
        port map (
      I0 => I0,
      I1 => of_predecode(4),
      I2 => of_predecode(3),
      I3 => I4,
      I4 => \i___30/Using_FPGA.Native_i_10_n_0\,
      I5 => \i___30/Using_FPGA.Native_i_11_n_0\,
      O => \i___30/Using_FPGA.Native_i_7_n_0\
    );
\i___30/Using_FPGA.Native_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_12_n_0\,
      I1 => wb_new_esr_ess_rx(3),
      I2 => of_predecode(4),
      I3 => wb_new_esr_ess_rx(2),
      I4 => of_predecode(3),
      I5 => \i___30/Using_FPGA.Native_i_13_n_0\,
      O => \i___30/Using_FPGA.Native_i_8_n_0\
    );
\i___30/Using_FPGA.Native_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_14_n_0\,
      I1 => mem_gpr_write_addr(0),
      I2 => of_predecode(1),
      I3 => \i___30/Using_FPGA.Native_i_15_n_0\,
      I4 => of_predecode(2),
      I5 => mem_gpr_write_addr(1),
      O => \i___30/Using_FPGA.Native_i_9_n_0\
    );
\i___30/Using_Fast_Interrupt.Interrupt_Ack[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \i___30/Trace_Reg_Write_INST_0_i_1_n_0\,
      I1 => wb_rtid_instr,
      I2 => Decode_I_n_310,
      I3 => wb_ie_rising,
      O => \i___30/Using_Fast_Interrupt.Interrupt_Ack[1]_i_1_n_0\
    );
\i___30/Using_Fast_Interrupt.mem_rtid_instr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Decode_I_n_124,
      I1 => \i___30/Using_FPGA.Native_i_2__70_n_0\,
      O => of_set_MSR_IE
    );
\i___30/Using_Fast_Interrupt.wb_ie_rising_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_MSR(30),
      I1 => \^d\(109),
      O => p_123_out
    );
\i___30/Using_LWX_SWX_instr.ex_reservation_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I1 => Decode_I_n_181,
      I2 => \^d\(76),
      I3 => sync_reset,
      O => \i___30/Using_LWX_SWX_instr.ex_reservation_i_2_n_0\
    );
\i___30/WB_MEM_Result[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sync_reset,
      I1 => MEM_Sel_MEM_Res,
      O => \Data_Flow_Logic_I/WB_MEM_Result0\
    );
\i___30/WB_MEM_Result[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_MSR(29),
      I1 => mem_sel_msr,
      I2 => mem_ex_result(0),
      O => MEM_Fwd(0)
    );
\i___30/WB_MEM_Result[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_MSR(28),
      I1 => mem_sel_msr,
      I2 => mem_ex_result(28),
      O => MEM_Fwd(28)
    );
\i___30/WB_MEM_Result[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_MSR(29),
      I1 => mem_sel_msr,
      I2 => mem_ex_result(29),
      O => MEM_Fwd(29)
    );
\i___30/WB_MEM_Result[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_MSR(30),
      I1 => mem_sel_msr,
      I2 => mem_ex_result(30),
      O => MEM_Fwd(30)
    );
\i___30/Write_Strobe_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      I1 => ex_load_store_instr_s,
      I2 => ex_is_swx_instr_s,
      I3 => ex_reservation,
      I4 => ex_is_load_instr_s,
      O => \^d\(258)
    );
\i___30/Write_Strobe_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDFD"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => ex_Take_Intr_or_Exc,
      I2 => \^lockstep_master_out\(36),
      I3 => \^lockstep_master_out\(32),
      I4 => ex_Interrupt_i,
      O => \i___30/Write_Strobe_INST_0_i_1_n_0\
    );
\i___30/ex_Interrupt_Brk_combo_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => of_MSR(28),
      I1 => \^lockstep_master_out\(39),
      I2 => of_MSR(30),
      I3 => Interrupt,
      I4 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I5 => \i___30/ex_Interrupt_Brk_combo_i_3_n_0\,
      O => of_Interrupt
    );
\i___30/ex_Interrupt_Brk_combo_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => of_Take_Interrupt_hold,
      I1 => \^d\(73),
      I2 => \^d\(74),
      I3 => wb_exception,
      I4 => \^d\(75),
      O => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\
    );
\i___30/ex_Interrupt_Brk_combo_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
        port map (
      I0 => ex_valid_keep,
      I1 => ex_atomic_Instruction_Pair,
      I2 => ex_exception_no_load_store_mask,
      I3 => ex_Interrupt_i,
      I4 => ex_move_to_MSR_instr,
      I5 => ex_Take_Intr_or_Exc,
      O => \i___30/ex_Interrupt_Brk_combo_i_3_n_0\
    );
\i___30/ex_Write_DCache_decode_cmb_inferred_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ex_write_dcache_instr,
      I1 => \^using_fpga.native\,
      I2 => \^e\(0),
      O => \i___30/ex_Write_DCache_decode_cmb_inferred_i_1_n_0\
    );
\i___30/ex_Write_ICache_i_cmb_inferred_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ex_Write_ICache_i,
      I1 => \^using_fpga.native\,
      I2 => \^e\(0),
      O => \i___30/ex_Write_ICache_i_cmb_inferred_i_1_n_0\
    );
\i___30/ex_atomic_Instruction_Pair_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => of_branch_with_delayslot118_out,
      I1 => of_write_imm_reg,
      O => ex_atomic_Instruction_Pair0
    );
\i___30/ex_branch_with_delayslot_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \i___30/ex_branch_with_delayslot_i_2_n_0\,
      I1 => \i___30/ex_Interrupt_Brk_combo_i_2_n_0\,
      I2 => of_instr(1),
      I3 => of_instr(3),
      I4 => of_instr(0),
      O => of_branch_with_delayslot118_out
    );
\i___30/ex_branch_with_delayslot_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => of_gpr_op3_rd_addr(0),
      I1 => of_instr(2),
      I2 => of_instr(5),
      I3 => of_instr(4),
      I4 => of_gpr_op1_rd_addr(0),
      O => \i___30/ex_branch_with_delayslot_i_2_n_0\
    );
\i___30/ex_delayslot_Instr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => keep_jump_taken_with_ds,
      I1 => ex_branch_with_delayslot,
      I2 => ex_jump,
      O => ex_delayslot_Instr0
    );
\i___30/ex_enable_alu_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBBFFFFFFFFF"
    )
        port map (
      I0 => of_instr(3),
      I1 => \i___30/EX_CMP_Op_i_2_n_0\,
      I2 => of_instr(0),
      I3 => of_instr(1),
      I4 => of_instr(2),
      I5 => of_imm_data(5),
      O => \i___30/ex_enable_alu_i_i_1_n_0\
    );
\i___30/ex_enable_sext_shift_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => of_instr(0),
      I1 => of_instr(3),
      I2 => of_instr(1),
      O => ex_enable_sext_shift_i0
    );
\i___30/ex_gpr_write_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700575757005700"
    )
        port map (
      I0 => \i___30/Using_FPGA.Native_i_3__0_n_0\,
      I1 => of_imm_data(12),
      I2 => of_imm_data(13),
      I3 => \i___30/ex_gpr_write_i_4_n_0\,
      I4 => \i___30/ex_set_bip_i_2_n_0\,
      I5 => of_gpr_op1_rd_addr(2),
      O => ex_gpr_write
    );
\i___30/ex_gpr_write_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => of_gpr_op3_rd_addr(0),
      I1 => of_gpr_op3_rd_addr(1),
      I2 => \^e\(0),
      I3 => of_gpr_op3_rd_addr(2),
      I4 => of_gpr_op3_rd_addr(3),
      I5 => of_gpr_op3_rd_addr(4),
      O => \i___30/ex_gpr_write_i_3_n_0\
    );
\i___30/ex_gpr_write_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0010005"
    )
        port map (
      I0 => of_instr(2),
      I1 => of_imm_data(1),
      I2 => of_instr(1),
      I3 => of_instr(4),
      I4 => of_instr(5),
      I5 => \i___30/ex_gpr_write_i_5_n_0\,
      O => \i___30/ex_gpr_write_i_4_n_0\
    );
\i___30/ex_gpr_write_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => of_instr(0),
      I1 => of_instr(3),
      O => \i___30/ex_gpr_write_i_5_n_0\
    );
\i___30/ex_hibernate_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA888AAAAA"
    )
        port map (
      I0 => ex_mbar_sleep,
      I1 => ex_jump_hold,
      I2 => ex_mbar_stall_no_sleep_1,
      I3 => ex_first_cycle,
      I4 => ex_mbar_decode,
      I5 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      O => ex_sleep_i0
    );
\i___30/ex_is_div_instr_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => of_instr(0),
      I1 => of_instr(1),
      I2 => of_instr(5),
      I3 => of_instr(4),
      I4 => of_instr(3),
      O => ex_is_div_instr_I0
    );
\i___30/ex_is_multi_instr2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => of_instr(2),
      I1 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I2 => of_instr(5),
      I3 => of_instr(4),
      I4 => of_imm_data(1),
      O => of_Sel_SPR_MSR1
    );
\i___30/ex_is_multi_or_load_instr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => of_Sel_SPR_MSR1,
      I1 => of_instr(0),
      I2 => of_instr(3),
      I3 => of_instr(1),
      O => ex_is_multi_or_load_instr0
    );
\i___30/ex_jump_nodelay_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0008"
    )
        port map (
      I0 => if_missed_fetch,
      I1 => IReady,
      I2 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      I3 => Decode_I_n_327,
      I4 => \^lockstep_master_out\(38),
      O => if_jump_nodelay_rst
    );
\i___30/ex_load_alu_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(0),
      I2 => \i___30/EX_CMP_Op_i_2_n_0\,
      I3 => of_instr(3),
      O => ex_load_alu_carry96_out
    );
\i___30/ex_load_shift_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => of_instr(2),
      I1 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I2 => of_instr(5),
      I3 => of_instr(4),
      I4 => of_imm_data(9),
      I5 => of_imm_data(10),
      O => ex_load_shift_carry0
    );
\i___30/ex_mbar_decode_cmb_inferred_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
        port map (
      I0 => \^using_fpga.native\,
      I1 => ex_mbar_decode,
      I2 => \^e\(0),
      I3 => of_gpr_op1_rd_addr(3),
      I4 => \i___30/ex_mbar_decode_cmb_inferred_i_2_n_0\,
      O => \i___30/ex_mbar_decode_cmb_inferred_i_1_n_0\
    );
\i___30/ex_mbar_decode_cmb_inferred_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(4),
      I2 => of_instr(5),
      I3 => of_instr(0),
      I4 => of_instr(2),
      I5 => of_instr(3),
      O => \i___30/ex_mbar_decode_cmb_inferred_i_2_n_0\
    );
\i___30/ex_mbar_is_sleep_cmb_inferred_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => of_gpr_op3_rd_addr(0),
      I1 => of_gpr_op3_rd_addr(1),
      I2 => \^e\(0),
      I3 => ex_mbar_is_sleep,
      O => \i___30/ex_mbar_is_sleep_cmb_inferred_i_1_n_0\
    );
\i___30/ex_mbar_sleep_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => active_wakeup,
      O => \i___30/ex_mbar_sleep_i_2_n_0\
    );
\i___30/ex_mbar_stall_no_sleep_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => I0,
      I1 => mem_valid_instr,
      I2 => Decode_I_n_124,
      I3 => if_fetch_in_progress,
      O => ex_mbar_stall_no_sleep_10
    );
\i___30/ex_mfsmsr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => of_imm_data(14),
      I1 => of_imm_data(15),
      I2 => of_imm_data(12),
      I3 => of_imm_data(13),
      I4 => of_Sel_SPR_MSR1,
      O => of_Sel_SPR_MSR88_out
    );
\i___30/ex_move_to_MSR_instr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \i___30/ex_move_to_MSR_instr_i_2_n_0\,
      I1 => of_imm_data(13),
      I2 => of_imm_data(12),
      I3 => of_imm_data(15),
      I4 => of_imm_data(14),
      I5 => of_imm_data(1),
      O => ex_move_to_MSR_instr113_out
    );
\i___30/ex_move_to_MSR_instr_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => of_instr(4),
      I1 => of_instr(5),
      I2 => of_instr(1),
      I3 => of_instr(3),
      I4 => of_instr(0),
      I5 => of_instr(2),
      O => \i___30/ex_move_to_MSR_instr_i_2_n_0\
    );
\i___30/ex_op1_cmp_eq_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBFFFFFF"
    )
        port map (
      I0 => of_gpr_op3_rd_addr(3),
      I1 => of_gpr_op3_rd_addr(4),
      I2 => of_gpr_op3_rd_addr(2),
      I3 => of_instr(4),
      I4 => of_instr(5),
      I5 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      O => \jump_logic_I1/ex_op1_cmp_eq\
    );
\i___30/ex_op1_cmp_eq_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => of_instr(1),
      I1 => of_instr(3),
      I2 => of_instr(0),
      O => \i___30/ex_op1_cmp_eq_i_2_n_0\
    );
\i___30/ex_op1_cmp_eq_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404000"
    )
        port map (
      I0 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I1 => of_instr(5),
      I2 => of_instr(4),
      I3 => of_gpr_op3_rd_addr(2),
      I4 => of_gpr_op3_rd_addr(4),
      I5 => of_gpr_op3_rd_addr(3),
      O => \jump_logic_I1/ex_op1_cmp_eq_n5_out\
    );
\i___30/ex_read_imm_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022222222222222"
    )
        port map (
      I0 => of_read_imm_reg_ii,
      I1 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_76\,
      I2 => \^d\(74),
      I3 => \^d\(75),
      I4 => \^d\(73),
      I5 => wb_exception,
      O => of_read_imm_reg
    );
\i___30/ex_set_bip_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \i___30/ex_set_bip_i_2_n_0\,
      I1 => of_gpr_op1_rd_addr(2),
      I2 => of_gpr_op1_rd_addr(1),
      I3 => of_gpr_op1_rd_addr(0),
      O => ex_set_bip
    );
\i___30/ex_set_bip_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => of_instr(3),
      I1 => of_instr(5),
      I2 => of_instr(0),
      I3 => of_instr(1),
      I4 => of_instr(4),
      O => \i___30/ex_set_bip_i_2_n_0\
    );
\i___30/ex_valid_keep_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700070"
    )
        port map (
      I0 => ex_jump,
      I1 => Decode_I_n_347,
      I2 => of_valid,
      I3 => ex_Exception_Taken,
      I4 => mem_valid_instr,
      I5 => mem_exception_from_ex,
      O => of_next_ex_valid
    );
\i___30/force1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I1 => of_instr(5),
      I2 => of_instr(4),
      I3 => of_gpr_op3_rd_addr(3),
      I4 => of_gpr_op3_rd_addr(2),
      O => \jump_logic_I1/force12_out\
    );
\i___30/force2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => of_instr(4),
      I1 => of_instr(5),
      I2 => of_instr(0),
      I3 => of_instr(3),
      I4 => of_instr(1),
      O => \jump_logic_I1/ex_op1_cmp_eq1\
    );
\i___30/force_Val1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I1 => of_instr(5),
      I2 => of_instr(4),
      I3 => of_gpr_op3_rd_addr(3),
      I4 => of_gpr_op3_rd_addr(2),
      O => \jump_logic_I1/force_Val10_out\
    );
\i___30/force_Val2_N_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFF7F7FFFF"
    )
        port map (
      I0 => of_instr(0),
      I1 => of_instr(3),
      I2 => of_instr(1),
      I3 => of_instr(2),
      I4 => of_instr(4),
      I5 => of_instr(5),
      O => \i___30/force_Val2_N_i_1_n_0\
    );
\i___30/ibuffer_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ib_data(0),
      I1 => ib_data(1),
      I2 => ib_data(3),
      O => \PreFetch_Buffer_I1/if_predecode\(0)
    );
\i___30/if_fetch_in_progress_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => p_0_in129_in,
      I1 => if_sel_input(0),
      I2 => if_sel_input(1),
      I3 => ex_jump,
      O => \i___30/if_fetch_in_progress_i_2_n_0\
    );
\i___30/if_pc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_jump,
      I1 => \^d\(357),
      O => IF_PC_Write
    );
\i___30/imm_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => of_valid,
      I1 => of_instr(2),
      I2 => of_instr(4),
      I3 => of_instr(5),
      I4 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      O => of_write_imm_reg
    );
\i___30/mem_Write_DCache_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001500"
    )
        port map (
      I0 => wb_exception,
      I1 => mem_exception_from_ex,
      I2 => mem_valid_instr,
      I3 => ex_write_dcache_instr,
      I4 => \i___30/Write_Strobe_INST_0_i_1_n_0\,
      O => \i___30/mem_Write_DCache_i_1_n_0\
    );
\i___30/mem_access_completed_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => active_access,
      I1 => M_AXI_DP_RVALID(1),
      I2 => M_AXI_DP_RVALID(0),
      O => mem_access_completed0
    );
\i___30/mem_exception_from_ex_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => \^ex_valid\,
      I1 => ex_Interrupt_i,
      I2 => ex_Take_Intr_or_Exc,
      I3 => \^lockstep_master_out\(32),
      I4 => \^lockstep_master_out\(36),
      O => ex_Exception_Taken
    );
\i___30/mem_gpr_write_dbg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_reset,
      I1 => wb_exception,
      O => flush_pipe
    );
\i___30/mem_is_multi_or_load_instr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ex_is_load_instr_s,
      I1 => ex_is_multi_instr2,
      O => mem_is_multi_or_load_instr0
    );
\i___30/mem_load_store_access_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004404"
    )
        port map (
      I0 => ex_Take_Intr_or_Exc,
      I1 => ex_load_store_instr_s,
      I2 => ex_is_swx_instr_s,
      I3 => ex_reservation,
      I4 => ex_Exception_Taken,
      O => mem_load_store_access0
    );
\i___30/mem_valid_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ex_Take_Intr_or_Exc,
      I1 => \^ex_valid\,
      O => \i___30/mem_valid_i_2_n_0\
    );
\i___30/of_read_imm_reg_ii_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => of_instr(0),
      I1 => of_instr(3),
      I2 => of_instr(1),
      I3 => of_instr(5),
      I4 => of_instr(4),
      I5 => of_instr(2),
      O => \i___30/of_read_imm_reg_ii_i_3_n_0\
    );
\i___30/sign_0_15_inferred_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => ex_op1_i(24),
      I1 => ex_sext_op(0),
      I2 => ex_sext_op(1),
      I3 => ex_op1_i(16),
      O => \i___30/sign_0_15_inferred_i_1_n_0\
    );
\i___30/sign_16_23_inferred_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ex_sext_op(0),
      I1 => ex_op1_i(24),
      I2 => ex_sext_op(1),
      O => \i___30/sign_16_23_inferred_i_1_n_0\
    );
\i___30/use_Reg_Neg_DI_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000004000"
    )
        port map (
      I0 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I1 => of_instr(5),
      I2 => of_instr(4),
      I3 => of_gpr_op3_rd_addr(3),
      I4 => of_gpr_op3_rd_addr(2),
      I5 => of_gpr_op3_rd_addr(4),
      O => \jump_logic_I1/use_Reg_Neg_DI1_out\
    );
\i___30/use_Reg_Neg_S_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000004000"
    )
        port map (
      I0 => \i___30/ex_op1_cmp_eq_i_2_n_0\,
      I1 => of_instr(5),
      I2 => of_instr(4),
      I3 => of_gpr_op3_rd_addr(2),
      I4 => of_gpr_op3_rd_addr(3),
      I5 => of_gpr_op3_rd_addr(4),
      O => \jump_logic_I1/use_Reg_Neg_S3_out\
    );
\i___30/wb_exception_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_valid_instr,
      I1 => mem_exception_from_ex,
      O => mem_Exception_Taken
    );
\i___30/wb_exception_kind_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => Q2_out,
      O => mem_exception_kind(28)
    );
\i___30/wb_exception_kind_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => Q0_out,
      O => mem_exception_kind(30)
    );
\i___30/wb_exception_kind_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_exception_from_ex,
      I1 => Decode_I_n_156,
      O => mem_exception_kind(31)
    );
\i___30/wb_gpr_write_dbg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => mem_gpr_write_dbg,
      I1 => \^in0\,
      I2 => sync_reset,
      I3 => wb_exception,
      O => wb_gpr_write_dbg0
    );
\i___30/wb_gpr_write_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => mem_gpr_write,
      I1 => \^in0\,
      I2 => sync_reset,
      I3 => wb_exception,
      O => wb_gpr_write_i0
    );
instr_mux_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux
     port map (
      Instr(0 to 31) => Instr(0 to 31),
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(31 downto 0) => \^lockstep_master_out\(31 downto 0),
      Y(0 to 31) => ib_data(0 to 31)
    );
\interrupt_address_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(0),
      Q => interrupt_address_d1(0),
      R => '0'
    );
\interrupt_address_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(10),
      Q => interrupt_address_d1(10),
      R => '0'
    );
\interrupt_address_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(11),
      Q => interrupt_address_d1(11),
      R => '0'
    );
\interrupt_address_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(12),
      Q => interrupt_address_d1(12),
      R => '0'
    );
\interrupt_address_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(13),
      Q => interrupt_address_d1(13),
      R => '0'
    );
\interrupt_address_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(14),
      Q => interrupt_address_d1(14),
      R => '0'
    );
\interrupt_address_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(15),
      Q => interrupt_address_d1(15),
      R => '0'
    );
\interrupt_address_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(16),
      Q => interrupt_address_d1(16),
      R => '0'
    );
\interrupt_address_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(17),
      Q => interrupt_address_d1(17),
      R => '0'
    );
\interrupt_address_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(18),
      Q => interrupt_address_d1(18),
      R => '0'
    );
\interrupt_address_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(19),
      Q => interrupt_address_d1(19),
      R => '0'
    );
\interrupt_address_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(1),
      Q => interrupt_address_d1(1),
      R => '0'
    );
\interrupt_address_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(20),
      Q => interrupt_address_d1(20),
      R => '0'
    );
\interrupt_address_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(21),
      Q => interrupt_address_d1(21),
      R => '0'
    );
\interrupt_address_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(22),
      Q => interrupt_address_d1(22),
      R => '0'
    );
\interrupt_address_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(23),
      Q => interrupt_address_d1(23),
      R => '0'
    );
\interrupt_address_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(24),
      Q => interrupt_address_d1(24),
      R => '0'
    );
\interrupt_address_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(25),
      Q => interrupt_address_d1(25),
      R => '0'
    );
\interrupt_address_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(26),
      Q => interrupt_address_d1(26),
      R => '0'
    );
\interrupt_address_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(27),
      Q => interrupt_address_d1(27),
      R => '0'
    );
\interrupt_address_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(28),
      Q => interrupt_address_d1(28),
      R => '0'
    );
\interrupt_address_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(29),
      Q => interrupt_address_d1(29),
      R => '0'
    );
\interrupt_address_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(2),
      Q => interrupt_address_d1(2),
      R => '0'
    );
\interrupt_address_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(30),
      Q => interrupt_address_d1(30),
      R => '0'
    );
\interrupt_address_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(31),
      Q => interrupt_address_d1(31),
      R => '0'
    );
\interrupt_address_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(3),
      Q => interrupt_address_d1(3),
      R => '0'
    );
\interrupt_address_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(4),
      Q => interrupt_address_d1(4),
      R => '0'
    );
\interrupt_address_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(5),
      Q => interrupt_address_d1(5),
      R => '0'
    );
\interrupt_address_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(6),
      Q => interrupt_address_d1(6),
      R => '0'
    );
\interrupt_address_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(7),
      Q => interrupt_address_d1(7),
      R => '0'
    );
\interrupt_address_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(8),
      Q => interrupt_address_d1(8),
      R => '0'
    );
\interrupt_address_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => Interrupt,
      D => Interrupt_Address(9),
      Q => interrupt_address_d1(9),
      R => '0'
    );
mem_databus_ready_sel_carry_or: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or
     port map (
      S => S,
      lopt => lopt_1,
      lopt_1 => lopt_2,
      lopt_2 => \mem_wait_on_ready_N_carry_or/S\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      mem_databus_ready => mem_databus_ready
    );
saved_reset_mode_dbg_halt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => sync_reset,
      I3 => saved_reset_mode_dbg_halt,
      O => saved_reset_mode_dbg_halt_i_1_n_0
    );
sleep_reset_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => Reset_Mode(0),
      I1 => Reset_Mode(1),
      I2 => sync_reset,
      I3 => \Synchronize.use_sync_reset.sync_reg[2]\,
      I4 => saved_reset_mode_sleep,
      I5 => Sleep_Out,
      O => sleep_reset_mode_i_1_n_0
    );
start_single_step_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF3AAAA"
    )
        port map (
      I0 => start_single_cmd,
      I1 => \^e\(0),
      I2 => single_step_count(1),
      I3 => single_step_count(0),
      I4 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_71\,
      I5 => sync_reset,
      O => start_single_step_i_1_n_0
    );
trace_data_access_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => mem_databus_access,
      Q => \^d\(2),
      R => '0'
    );
\trace_data_address_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(253),
      Q => \^d\(70),
      R => '0'
    );
\trace_data_address_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(243),
      Q => \^d\(60),
      R => '0'
    );
\trace_data_address_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(242),
      Q => \^d\(59),
      R => '0'
    );
\trace_data_address_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(241),
      Q => \^d\(58),
      R => '0'
    );
\trace_data_address_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(240),
      Q => \^d\(57),
      R => '0'
    );
\trace_data_address_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(239),
      Q => \^d\(56),
      R => '0'
    );
\trace_data_address_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(238),
      Q => \^d\(55),
      R => '0'
    );
\trace_data_address_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(237),
      Q => \^d\(54),
      R => '0'
    );
\trace_data_address_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(236),
      Q => \^d\(53),
      R => '0'
    );
\trace_data_address_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(235),
      Q => \^d\(52),
      R => '0'
    );
\trace_data_address_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(234),
      Q => \^d\(51),
      R => '0'
    );
\trace_data_address_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(252),
      Q => \^d\(69),
      R => '0'
    );
\trace_data_address_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(233),
      Q => \^d\(50),
      R => '0'
    );
\trace_data_address_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(232),
      Q => \^d\(49),
      R => '0'
    );
\trace_data_address_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(231),
      Q => \^d\(48),
      R => '0'
    );
\trace_data_address_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(230),
      Q => \^d\(47),
      R => '0'
    );
\trace_data_address_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(229),
      Q => \^d\(46),
      R => '0'
    );
\trace_data_address_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(228),
      Q => \^d\(45),
      R => '0'
    );
\trace_data_address_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(227),
      Q => \^d\(44),
      R => '0'
    );
\trace_data_address_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(226),
      Q => \^d\(43),
      R => '0'
    );
\trace_data_address_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(225),
      Q => \^d\(42),
      R => '0'
    );
\trace_data_address_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(224),
      Q => \^d\(41),
      R => '0'
    );
\trace_data_address_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(251),
      Q => \^d\(68),
      R => '0'
    );
\trace_data_address_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(223),
      Q => \^d\(40),
      R => '0'
    );
\trace_data_address_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(222),
      Q => \^d\(39),
      R => '0'
    );
\trace_data_address_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(250),
      Q => \^d\(67),
      R => '0'
    );
\trace_data_address_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(249),
      Q => \^d\(66),
      R => '0'
    );
\trace_data_address_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(248),
      Q => \^d\(65),
      R => '0'
    );
\trace_data_address_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(247),
      Q => \^d\(64),
      R => '0'
    );
\trace_data_address_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(246),
      Q => \^d\(63),
      R => '0'
    );
\trace_data_address_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(245),
      Q => \^d\(62),
      R => '0'
    );
\trace_data_address_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(244),
      Q => \^d\(61),
      R => '0'
    );
\trace_data_byte_enable_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(188),
      Q => \^d\(6),
      R => '0'
    );
\trace_data_byte_enable_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(187),
      Q => \^d\(5),
      R => '0'
    );
\trace_data_byte_enable_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(186),
      Q => \^d\(4),
      R => '0'
    );
\trace_data_byte_enable_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(185),
      Q => \^d\(3),
      R => '0'
    );
trace_data_read_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => mem_databus_read,
      Q => \^d\(1),
      R => '0'
    );
trace_data_write_i_reg: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => mem_databus_write,
      Q => \^d\(0),
      R => '0'
    );
\trace_data_write_value_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(220),
      Q => \^d\(38),
      R => '0'
    );
\trace_data_write_value_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(210),
      Q => \^d\(28),
      R => '0'
    );
\trace_data_write_value_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(209),
      Q => \^d\(27),
      R => '0'
    );
\trace_data_write_value_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(208),
      Q => \^d\(26),
      R => '0'
    );
\trace_data_write_value_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(207),
      Q => \^d\(25),
      R => '0'
    );
\trace_data_write_value_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(206),
      Q => \^d\(24),
      R => '0'
    );
\trace_data_write_value_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(205),
      Q => \^d\(23),
      R => '0'
    );
\trace_data_write_value_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(204),
      Q => \^d\(22),
      R => '0'
    );
\trace_data_write_value_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(203),
      Q => \^d\(21),
      R => '0'
    );
\trace_data_write_value_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(202),
      Q => \^d\(20),
      R => '0'
    );
\trace_data_write_value_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(201),
      Q => \^d\(19),
      R => '0'
    );
\trace_data_write_value_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(219),
      Q => \^d\(37),
      R => '0'
    );
\trace_data_write_value_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(200),
      Q => \^d\(18),
      R => '0'
    );
\trace_data_write_value_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(199),
      Q => \^d\(17),
      R => '0'
    );
\trace_data_write_value_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(198),
      Q => \^d\(16),
      R => '0'
    );
\trace_data_write_value_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(197),
      Q => \^d\(15),
      R => '0'
    );
\trace_data_write_value_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(196),
      Q => \^d\(14),
      R => '0'
    );
\trace_data_write_value_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(195),
      Q => \^d\(13),
      R => '0'
    );
\trace_data_write_value_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(194),
      Q => \^d\(12),
      R => '0'
    );
\trace_data_write_value_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(193),
      Q => \^d\(11),
      R => '0'
    );
\trace_data_write_value_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(192),
      Q => \^d\(10),
      R => '0'
    );
\trace_data_write_value_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(191),
      Q => \^d\(9),
      R => '0'
    );
\trace_data_write_value_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(218),
      Q => \^d\(36),
      R => '0'
    );
\trace_data_write_value_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(190),
      Q => \^d\(8),
      R => '0'
    );
\trace_data_write_value_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(189),
      Q => \^d\(7),
      R => '0'
    );
\trace_data_write_value_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(217),
      Q => \^d\(35),
      R => '0'
    );
\trace_data_write_value_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(216),
      Q => \^d\(34),
      R => '0'
    );
\trace_data_write_value_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(215),
      Q => \^d\(33),
      R => '0'
    );
\trace_data_write_value_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(214),
      Q => \^d\(32),
      R => '0'
    );
\trace_data_write_value_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(213),
      Q => \^d\(31),
      R => '0'
    );
\trace_data_write_value_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(212),
      Q => \^d\(30),
      R => '0'
    );
\trace_data_write_value_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => \^in0\,
      D => \^d\(211),
      Q => \^d\(29),
      R => '0'
    );
\writems[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880888"
    )
        port map (
      I0 => Decode_I_n_310,
      I1 => wb_exception,
      I2 => \^d\(73),
      I3 => \^d\(75),
      I4 => \^d\(74),
      I5 => \Use_Debug_Logic.Master_Core.Debug_Perf_n_74\,
      O => \Use_Statistics.Debug_Stat_I/stat0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  port (
    use_Reg_Neg_S_reg : out STD_LOGIC;
    Trace_WB_Jump_Taken_reg : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 359 downto 0 );
    Dbg_Intr : out STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Sleep : out STD_LOGIC;
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\ : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    \Serial_Dbg_Intf.status_reg_reg[1]\ : out STD_LOGIC;
    \Serial_Dbg_Intf.command_reg_reg[4]\ : out STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Clk : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dbg_Stop : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    \Dbg_Reg_En_1__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En[1]_0\ : in STD_LOGIC;
    \Dbg_Reg_En_7__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_4__s_port_\ : in STD_LOGIC;
    \Dbg_Reg_En_6__s_port_\ : in STD_LOGIC;
    Read_Reg_En : in STD_LOGIC;
    Dbg_Shift : in STD_LOGIC;
    IReady : in STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_DP_RVALID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    DWait : in STD_LOGIC;
    DReady : in STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core is
  signal \Dbg_Reg_En_1__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_4__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_6__s_net_1\ : STD_LOGIC;
  signal \Dbg_Reg_En_7__s_net_1\ : STD_LOGIC;
  signal Synced : STD_LOGIC;
  signal \Using_Async_Wakeup_0.Wakeup_DFF_n_1\ : STD_LOGIC;
  signal \reset_temp__0\ : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
  signal wakeup_i : STD_LOGIC_VECTOR ( 0 to 1 );
begin
  \Dbg_Reg_En_1__s_net_1\ <= \Dbg_Reg_En_1__s_port_\;
  \Dbg_Reg_En_4__s_net_1\ <= \Dbg_Reg_En_4__s_port_\;
  \Dbg_Reg_En_6__s_net_1\ <= \Dbg_Reg_En_6__s_port_\;
  \Dbg_Reg_En_7__s_net_1\ <= \Dbg_Reg_En_7__s_port_\;
\Performance.Core\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi
     port map (
      Clk => Clk,
      D(359 downto 0) => D(359 downto 0),
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Intr => Dbg_Intr,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      \Dbg_Reg_En[1]_0\ => \Dbg_Reg_En[1]_0\,
      \Dbg_Reg_En_1__s_port_\ => \Dbg_Reg_En_1__s_net_1\,
      \Dbg_Reg_En_4__s_port_\ => \Dbg_Reg_En_4__s_net_1\,
      \Dbg_Reg_En_6__s_port_\ => \Dbg_Reg_En_6__s_net_1\,
      \Dbg_Reg_En_7__s_port_\ => \Dbg_Reg_En_7__s_net_1\,
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(5 downto 0) => Dbg_Trig_Ack_In(5 downto 0),
      Dbg_Trig_Ack_Out(5 downto 0) => Dbg_Trig_Ack_Out(5 downto 0),
      Dbg_Trig_In(5 downto 0) => Dbg_Trig_In(5 downto 0),
      Dbg_Trig_Out(5 downto 0) => Dbg_Trig_Out(5 downto 0),
      Dbg_Update => Dbg_Update,
      E(0) => use_Reg_Neg_S_reg,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(40 downto 0) => LOCKSTEP_Master_Out(40 downto 0),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID(1 downto 0) => M_AXI_DP_RVALID(1 downto 0),
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Read_Reg_En => Read_Reg_En,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\ => \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\,
      \Serial_Dbg_Intf.command_reg_reg[4]\ => \Serial_Dbg_Intf.command_reg_reg[4]\,
      \Serial_Dbg_Intf.status_reg_reg[1]\ => \Serial_Dbg_Intf.status_reg_reg[1]\,
      Sleep => Sleep,
      Suspend => Suspend,
      \Synchronize.use_sync_reset.sync_reg[2]\ => \Using_Async_Wakeup_0.Wakeup_DFF_n_1\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      in0 => Trace_WB_Jump_Taken_reg,
      sync_reset => sync_reset,
      wakeup_i(0 to 1) => wakeup_i(0 to 1)
    );
Reset_DFF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit
     port map (
      Clk => Clk,
      \out\(0) => Synced,
      \reset_temp__0\ => \reset_temp__0\
    );
\Use_Async_Reset.sync_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => Clk,
      CE => '1',
      D => Synced,
      Q => sync_reset,
      R => '0'
    );
\Using_Async_Wakeup_0.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      \Synchronize.use_sync_reset.sync_reg[2]_0\(0) => wakeup_i(1),
      Wakeup(0) => Wakeup(0),
      \out\(0) => wakeup_i(0),
      sleep_reset_mode_reg => \Using_Async_Wakeup_0.Wakeup_DFF_n_1\
    );
\Using_Async_Wakeup_1.Wakeup_DFF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1
     port map (
      Clk => Clk,
      SR(0) => sync_reset,
      Wakeup(0) => Wakeup(1),
      \out\(0) => wakeup_i(1)
    );
reset_temp: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Debug_Rst,
      I1 => Reset,
      I2 => Mb_Reset,
      O => \reset_temp__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  port (
    RAM_Static : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Mb_Reset : in STD_LOGIC;
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    MB_Error : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    LOCKSTEP_Slave_In : in STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Master_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    LOCKSTEP_Out : out STD_LOGIC_VECTOR ( 0 to 4095 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    M_AXI_IP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_AWLOCK : out STD_LOGIC;
    M_AXI_IP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_AWVALID : out STD_LOGIC;
    M_AXI_IP_AWREADY : in STD_LOGIC;
    M_AXI_IP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_WLAST : out STD_LOGIC;
    M_AXI_IP_WVALID : out STD_LOGIC;
    M_AXI_IP_WREADY : in STD_LOGIC;
    M_AXI_IP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_BVALID : in STD_LOGIC;
    M_AXI_IP_BREADY : out STD_LOGIC;
    M_AXI_IP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_ARLOCK : out STD_LOGIC;
    M_AXI_IP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IP_ARVALID : out STD_LOGIC;
    M_AXI_IP_ARREADY : in STD_LOGIC;
    M_AXI_IP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IP_RLAST : in STD_LOGIC;
    M_AXI_IP_RVALID : in STD_LOGIC;
    M_AXI_IP_RREADY : out STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_AWLOCK : out STD_LOGIC;
    M_AXI_DP_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WLAST : out STD_LOGIC;
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DP_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_ARLOCK : out STD_LOGIC;
    M_AXI_DP_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RLAST : in STD_LOGIC;
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Disable : in STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trace_Clk : in STD_LOGIC;
    Dbg_Trace_Data : out STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_Trace_Ready : in STD_LOGIC;
    Dbg_Trace_Valid : out STD_LOGIC;
    Dbg_AWADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID : in STD_LOGIC;
    Dbg_AWREADY : out STD_LOGIC;
    Dbg_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID : in STD_LOGIC;
    Dbg_WREADY : out STD_LOGIC;
    Dbg_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID : out STD_LOGIC;
    Dbg_BREADY : in STD_LOGIC;
    Dbg_ARADDR : in STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID : in STD_LOGIC;
    Dbg_ARREADY : out STD_LOGIC;
    Dbg_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID : out STD_LOGIC;
    Dbg_RREADY : in STD_LOGIC;
    DEBUG_ACLK : in STD_LOGIC;
    DEBUG_ARESETN : in STD_LOGIC;
    Trace_Instruction : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Valid_Instr : out STD_LOGIC;
    Trace_PC : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Reg_Write : out STD_LOGIC;
    Trace_Reg_Addr : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_MSR_Reg : out STD_LOGIC_VECTOR ( 0 to 14 );
    Trace_PID_Reg : out STD_LOGIC_VECTOR ( 0 to 7 );
    Trace_New_Reg_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Exception_Taken : out STD_LOGIC;
    Trace_Exception_Kind : out STD_LOGIC_VECTOR ( 0 to 4 );
    Trace_Jump_Taken : out STD_LOGIC;
    Trace_Delay_Slot : out STD_LOGIC;
    Trace_Data_Address : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Write_Value : out STD_LOGIC_VECTOR ( 0 to 31 );
    Trace_Data_Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    Trace_Data_Access : out STD_LOGIC;
    Trace_Data_Read : out STD_LOGIC;
    Trace_Data_Write : out STD_LOGIC;
    Trace_DCache_Req : out STD_LOGIC;
    Trace_DCache_Hit : out STD_LOGIC;
    Trace_DCache_Rdy : out STD_LOGIC;
    Trace_DCache_Read : out STD_LOGIC;
    Trace_ICache_Req : out STD_LOGIC;
    Trace_ICache_Hit : out STD_LOGIC;
    Trace_ICache_Rdy : out STD_LOGIC;
    Trace_OF_PipeRun : out STD_LOGIC;
    Trace_EX_PipeRun : out STD_LOGIC;
    Trace_MEM_PipeRun : out STD_LOGIC;
    Trace_MB_Halted : out STD_LOGIC;
    Trace_Jump_Hit : out STD_LOGIC;
    M0_AXIS_TLAST : out STD_LOGIC;
    M0_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXIS_TVALID : out STD_LOGIC;
    M0_AXIS_TREADY : in STD_LOGIC;
    M1_AXIS_TLAST : out STD_LOGIC;
    M1_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXIS_TVALID : out STD_LOGIC;
    M1_AXIS_TREADY : in STD_LOGIC;
    M2_AXIS_TLAST : out STD_LOGIC;
    M2_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXIS_TVALID : out STD_LOGIC;
    M2_AXIS_TREADY : in STD_LOGIC;
    M3_AXIS_TLAST : out STD_LOGIC;
    M3_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXIS_TVALID : out STD_LOGIC;
    M3_AXIS_TREADY : in STD_LOGIC;
    M4_AXIS_TLAST : out STD_LOGIC;
    M4_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M4_AXIS_TVALID : out STD_LOGIC;
    M4_AXIS_TREADY : in STD_LOGIC;
    M5_AXIS_TLAST : out STD_LOGIC;
    M5_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M5_AXIS_TVALID : out STD_LOGIC;
    M5_AXIS_TREADY : in STD_LOGIC;
    M6_AXIS_TLAST : out STD_LOGIC;
    M6_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M6_AXIS_TVALID : out STD_LOGIC;
    M6_AXIS_TREADY : in STD_LOGIC;
    M7_AXIS_TLAST : out STD_LOGIC;
    M7_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M7_AXIS_TVALID : out STD_LOGIC;
    M7_AXIS_TREADY : in STD_LOGIC;
    M8_AXIS_TLAST : out STD_LOGIC;
    M8_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M8_AXIS_TVALID : out STD_LOGIC;
    M8_AXIS_TREADY : in STD_LOGIC;
    M9_AXIS_TLAST : out STD_LOGIC;
    M9_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M9_AXIS_TVALID : out STD_LOGIC;
    M9_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    S0_AXIS_TLAST : in STD_LOGIC;
    S0_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXIS_TVALID : in STD_LOGIC;
    S0_AXIS_TREADY : out STD_LOGIC;
    S1_AXIS_TLAST : in STD_LOGIC;
    S1_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXIS_TVALID : in STD_LOGIC;
    S1_AXIS_TREADY : out STD_LOGIC;
    S2_AXIS_TLAST : in STD_LOGIC;
    S2_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXIS_TVALID : in STD_LOGIC;
    S2_AXIS_TREADY : out STD_LOGIC;
    S3_AXIS_TLAST : in STD_LOGIC;
    S3_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXIS_TVALID : in STD_LOGIC;
    S3_AXIS_TREADY : out STD_LOGIC;
    S4_AXIS_TLAST : in STD_LOGIC;
    S4_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXIS_TVALID : in STD_LOGIC;
    S4_AXIS_TREADY : out STD_LOGIC;
    S5_AXIS_TLAST : in STD_LOGIC;
    S5_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXIS_TVALID : in STD_LOGIC;
    S5_AXIS_TREADY : out STD_LOGIC;
    S6_AXIS_TLAST : in STD_LOGIC;
    S6_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXIS_TVALID : in STD_LOGIC;
    S6_AXIS_TREADY : out STD_LOGIC;
    S7_AXIS_TLAST : in STD_LOGIC;
    S7_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXIS_TVALID : in STD_LOGIC;
    S7_AXIS_TREADY : out STD_LOGIC;
    S8_AXIS_TLAST : in STD_LOGIC;
    S8_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXIS_TVALID : in STD_LOGIC;
    S8_AXIS_TREADY : out STD_LOGIC;
    S9_AXIS_TLAST : in STD_LOGIC;
    S9_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXIS_TVALID : in STD_LOGIC;
    S9_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    M_AXI_IC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWLOCK : out STD_LOGIC;
    M_AXI_IC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_AWVALID : out STD_LOGIC;
    M_AXI_IC_AWREADY : in STD_LOGIC;
    M_AXI_IC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_WLAST : out STD_LOGIC;
    M_AXI_IC_WVALID : out STD_LOGIC;
    M_AXI_IC_WREADY : in STD_LOGIC;
    M_AXI_IC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_BVALID : in STD_LOGIC;
    M_AXI_IC_BREADY : out STD_LOGIC;
    M_AXI_IC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_WACK : out STD_LOGIC;
    M_AXI_IC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_IC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARLOCK : out STD_LOGIC;
    M_AXI_IC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARVALID : out STD_LOGIC;
    M_AXI_IC_ARREADY : in STD_LOGIC;
    M_AXI_IC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_IC_RLAST : in STD_LOGIC;
    M_AXI_IC_RVALID : in STD_LOGIC;
    M_AXI_IC_RREADY : out STD_LOGIC;
    M_AXI_IC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_IC_RACK : out STD_LOGIC;
    M_AXI_IC_ACVALID : in STD_LOGIC;
    M_AXI_IC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_IC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_IC_ACREADY : out STD_LOGIC;
    M_AXI_IC_CRVALID : out STD_LOGIC;
    M_AXI_IC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_IC_CRREADY : in STD_LOGIC;
    M_AXI_IC_CDVALID : out STD_LOGIC;
    M_AXI_IC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_IC_CDLAST : out STD_LOGIC;
    M_AXI_IC_CDREADY : in STD_LOGIC;
    M_AXI_DC_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWLOCK : out STD_LOGIC;
    M_AXI_DC_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_AWVALID : out STD_LOGIC;
    M_AXI_DC_AWREADY : in STD_LOGIC;
    M_AXI_DC_AWUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_WLAST : out STD_LOGIC;
    M_AXI_DC_WVALID : out STD_LOGIC;
    M_AXI_DC_WREADY : in STD_LOGIC;
    M_AXI_DC_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_BVALID : in STD_LOGIC;
    M_AXI_DC_BREADY : out STD_LOGIC;
    M_AXI_DC_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_WACK : out STD_LOGIC;
    M_AXI_DC_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_DC_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARLOCK : out STD_LOGIC;
    M_AXI_DC_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARVALID : out STD_LOGIC;
    M_AXI_DC_ARREADY : in STD_LOGIC;
    M_AXI_DC_ARUSER : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DC_RLAST : in STD_LOGIC;
    M_AXI_DC_RVALID : in STD_LOGIC;
    M_AXI_DC_RREADY : out STD_LOGIC;
    M_AXI_DC_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_DC_RACK : out STD_LOGIC;
    M_AXI_DC_ACVALID : in STD_LOGIC;
    M_AXI_DC_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DC_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DC_ACREADY : out STD_LOGIC;
    M_AXI_DC_CRVALID : out STD_LOGIC;
    M_AXI_DC_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_DC_CRREADY : in STD_LOGIC;
    M_AXI_DC_CDVALID : out STD_LOGIC;
    M_AXI_DC_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DC_CDLAST : out STD_LOGIC;
    M_AXI_DC_CDREADY : in STD_LOGIC
  );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 17;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 17;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "zynq";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 50000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "BD_microblaze_3_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_PVR : integer;
  attribute C_PVR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 32;
  attribute C_SCO : integer;
  attribute C_SCO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 2;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^d_as\ : STD_LOGIC;
  signal \^data_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^dbg_continue\ : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_28_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_32_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_34_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_40_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_4_n_0 : STD_LOGIC;
  signal Dbg_TDO_INST_0_i_5_n_0 : STD_LOGIC;
  signal \^dbg_trig_ack_out\ : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^dbg_trig_in\ : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \^dbg_wakeup\ : STD_LOGIC;
  signal \^ifetch\ : STD_LOGIC;
  signal \^i_as\ : STD_LOGIC;
  signal \^instr_addr\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lockstep_master_out\ : STD_LOGIC_VECTOR ( 1 to 45 );
  signal \^lockstep_out\ : STD_LOGIC_VECTOR ( 2 to 3228 );
  signal \^m_axi_dp_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_arvalid\ : STD_LOGIC;
  signal \^m_axi_dp_awvalid\ : STD_LOGIC;
  signal \^m_axi_dp_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_dp_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_dp_wvalid\ : STD_LOGIC;
  signal MicroBlaze_Core_I_n_413 : STD_LOGIC;
  signal MicroBlaze_Core_I_n_416 : STD_LOGIC;
  signal MicroBlaze_Core_I_n_417 : STD_LOGIC;
  signal \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Read_Reg_En\ : STD_LOGIC;
  signal \^read_strobe\ : STD_LOGIC;
  signal \^trace_data_access\ : STD_LOGIC;
  signal \^trace_data_address\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_data_byte_enable\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^trace_data_read\ : STD_LOGIC;
  signal \^trace_data_write\ : STD_LOGIC;
  signal \^trace_data_write_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_delay_slot\ : STD_LOGIC;
  signal \^trace_ex_piperun\ : STD_LOGIC;
  signal \^trace_exception_kind\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \^trace_exception_taken\ : STD_LOGIC;
  signal \^trace_instruction\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_jump_taken\ : STD_LOGIC;
  signal \^trace_mem_piperun\ : STD_LOGIC;
  signal \^trace_msr_reg\ : STD_LOGIC_VECTOR ( 11 to 13 );
  signal \^trace_new_reg_value\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_of_piperun\ : STD_LOGIC;
  signal \^trace_pc\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^trace_reg_addr\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \^trace_reg_write\ : STD_LOGIC;
  signal \^trace_valid_instr\ : STD_LOGIC;
  signal \^write_strobe\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_32 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_34 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of Dbg_TDO_INST_0_i_5 : label is "soft_lutpair132";
begin
  Byte_Enable(0 to 3) <= \^byte_enable\(0 to 3);
  D_AS <= \^d_as\;
  Data_Addr(0 to 31) <= \^data_addr\(0 to 31);
  Data_Write(0 to 31) <= \^data_write\(0 to 31);
  Dbg_ARREADY <= \<const0>\;
  Dbg_AWREADY <= \<const0>\;
  Dbg_BRESP(1) <= \<const0>\;
  Dbg_BRESP(0) <= \<const0>\;
  Dbg_BVALID <= \<const0>\;
  Dbg_Continue <= \^dbg_continue\;
  Dbg_RDATA(31) <= \<const0>\;
  Dbg_RDATA(30) <= \<const0>\;
  Dbg_RDATA(29) <= \<const0>\;
  Dbg_RDATA(28) <= \<const0>\;
  Dbg_RDATA(27) <= \<const0>\;
  Dbg_RDATA(26) <= \<const0>\;
  Dbg_RDATA(25) <= \<const0>\;
  Dbg_RDATA(24) <= \<const0>\;
  Dbg_RDATA(23) <= \<const0>\;
  Dbg_RDATA(22) <= \<const0>\;
  Dbg_RDATA(21) <= \<const0>\;
  Dbg_RDATA(20) <= \<const0>\;
  Dbg_RDATA(19) <= \<const0>\;
  Dbg_RDATA(18) <= \<const0>\;
  Dbg_RDATA(17) <= \<const0>\;
  Dbg_RDATA(16) <= \<const0>\;
  Dbg_RDATA(15) <= \<const0>\;
  Dbg_RDATA(14) <= \<const0>\;
  Dbg_RDATA(13) <= \<const0>\;
  Dbg_RDATA(12) <= \<const0>\;
  Dbg_RDATA(11) <= \<const0>\;
  Dbg_RDATA(10) <= \<const0>\;
  Dbg_RDATA(9) <= \<const0>\;
  Dbg_RDATA(8) <= \<const0>\;
  Dbg_RDATA(7) <= \<const0>\;
  Dbg_RDATA(6) <= \<const0>\;
  Dbg_RDATA(5) <= \<const0>\;
  Dbg_RDATA(4) <= \<const0>\;
  Dbg_RDATA(3) <= \<const0>\;
  Dbg_RDATA(2) <= \<const0>\;
  Dbg_RDATA(1) <= \<const0>\;
  Dbg_RDATA(0) <= \<const0>\;
  Dbg_RRESP(1) <= \<const0>\;
  Dbg_RRESP(0) <= \<const0>\;
  Dbg_RVALID <= \<const0>\;
  Dbg_Trace_Data(0) <= \<const0>\;
  Dbg_Trace_Data(1) <= \<const0>\;
  Dbg_Trace_Data(2) <= \<const0>\;
  Dbg_Trace_Data(3) <= \<const0>\;
  Dbg_Trace_Data(4) <= \<const0>\;
  Dbg_Trace_Data(5) <= \<const0>\;
  Dbg_Trace_Data(6) <= \<const0>\;
  Dbg_Trace_Data(7) <= \<const0>\;
  Dbg_Trace_Data(8) <= \<const0>\;
  Dbg_Trace_Data(9) <= \<const0>\;
  Dbg_Trace_Data(10) <= \<const0>\;
  Dbg_Trace_Data(11) <= \<const0>\;
  Dbg_Trace_Data(12) <= \<const0>\;
  Dbg_Trace_Data(13) <= \<const0>\;
  Dbg_Trace_Data(14) <= \<const0>\;
  Dbg_Trace_Data(15) <= \<const0>\;
  Dbg_Trace_Data(16) <= \<const0>\;
  Dbg_Trace_Data(17) <= \<const0>\;
  Dbg_Trace_Data(18) <= \<const0>\;
  Dbg_Trace_Data(19) <= \<const0>\;
  Dbg_Trace_Data(20) <= \<const0>\;
  Dbg_Trace_Data(21) <= \<const0>\;
  Dbg_Trace_Data(22) <= \<const0>\;
  Dbg_Trace_Data(23) <= \<const0>\;
  Dbg_Trace_Data(24) <= \<const0>\;
  Dbg_Trace_Data(25) <= \<const0>\;
  Dbg_Trace_Data(26) <= \<const0>\;
  Dbg_Trace_Data(27) <= \<const0>\;
  Dbg_Trace_Data(28) <= \<const0>\;
  Dbg_Trace_Data(29) <= \<const0>\;
  Dbg_Trace_Data(30) <= \<const0>\;
  Dbg_Trace_Data(31) <= \<const0>\;
  Dbg_Trace_Data(32) <= \<const0>\;
  Dbg_Trace_Data(33) <= \<const0>\;
  Dbg_Trace_Data(34) <= \<const0>\;
  Dbg_Trace_Data(35) <= \<const0>\;
  Dbg_Trace_Valid <= \<const0>\;
  Dbg_Trig_Ack_Out(0 to 5) <= \^dbg_trig_ack_out\(0 to 5);
  Dbg_Trig_Ack_Out(6) <= \<const0>\;
  Dbg_Trig_Ack_Out(7) <= \<const0>\;
  Dbg_Trig_In(0 to 5) <= \^dbg_trig_in\(0 to 5);
  Dbg_Trig_In(6) <= \<const0>\;
  Dbg_Trig_In(7) <= \<const0>\;
  Dbg_WREADY <= \<const0>\;
  Dbg_Wakeup <= \^dbg_wakeup\;
  IFetch <= \^ifetch\;
  I_AS <= \^i_as\;
  Instr_Addr(0 to 31) <= \^instr_addr\(0 to 31);
  LOCKSTEP_Master_Out(0) <= \<const0>\;
  LOCKSTEP_Master_Out(1) <= \^lockstep_master_out\(1);
  LOCKSTEP_Master_Out(2) <= \<const0>\;
  LOCKSTEP_Master_Out(3 to 8) <= \^lockstep_master_out\(3 to 8);
  LOCKSTEP_Master_Out(9) <= \<const0>\;
  LOCKSTEP_Master_Out(10) <= \^lockstep_master_out\(8);
  LOCKSTEP_Master_Out(11) <= \^dbg_wakeup\;
  LOCKSTEP_Master_Out(12) <= \^dbg_continue\;
  LOCKSTEP_Master_Out(13 to 45) <= \^lockstep_master_out\(13 to 45);
  LOCKSTEP_Master_Out(46) <= \<const0>\;
  LOCKSTEP_Master_Out(47) <= \<const0>\;
  LOCKSTEP_Master_Out(48) <= \<const0>\;
  LOCKSTEP_Master_Out(49) <= \<const0>\;
  LOCKSTEP_Master_Out(50) <= \<const0>\;
  LOCKSTEP_Master_Out(51) <= \<const0>\;
  LOCKSTEP_Master_Out(52) <= \<const0>\;
  LOCKSTEP_Master_Out(53) <= \<const0>\;
  LOCKSTEP_Master_Out(54) <= \<const0>\;
  LOCKSTEP_Master_Out(55) <= \<const0>\;
  LOCKSTEP_Master_Out(56) <= \<const0>\;
  LOCKSTEP_Master_Out(57) <= \<const0>\;
  LOCKSTEP_Master_Out(58) <= \<const0>\;
  LOCKSTEP_Master_Out(59) <= \<const0>\;
  LOCKSTEP_Master_Out(60) <= \<const0>\;
  LOCKSTEP_Master_Out(61) <= \<const0>\;
  LOCKSTEP_Master_Out(62) <= \<const0>\;
  LOCKSTEP_Master_Out(63) <= \<const0>\;
  LOCKSTEP_Master_Out(64) <= \<const0>\;
  LOCKSTEP_Master_Out(65) <= \<const0>\;
  LOCKSTEP_Master_Out(66) <= \<const0>\;
  LOCKSTEP_Master_Out(67) <= \<const0>\;
  LOCKSTEP_Master_Out(68) <= \<const0>\;
  LOCKSTEP_Master_Out(69) <= \<const0>\;
  LOCKSTEP_Master_Out(70) <= \<const0>\;
  LOCKSTEP_Master_Out(71) <= \<const0>\;
  LOCKSTEP_Master_Out(72) <= \<const0>\;
  LOCKSTEP_Master_Out(73) <= \<const0>\;
  LOCKSTEP_Master_Out(74) <= \<const0>\;
  LOCKSTEP_Master_Out(75) <= \<const0>\;
  LOCKSTEP_Master_Out(76) <= \<const0>\;
  LOCKSTEP_Master_Out(77) <= \<const0>\;
  LOCKSTEP_Master_Out(78) <= \<const0>\;
  LOCKSTEP_Master_Out(79) <= \<const0>\;
  LOCKSTEP_Master_Out(80) <= \<const0>\;
  LOCKSTEP_Master_Out(81) <= \<const0>\;
  LOCKSTEP_Master_Out(82) <= \<const0>\;
  LOCKSTEP_Master_Out(83) <= \<const0>\;
  LOCKSTEP_Master_Out(84) <= \<const0>\;
  LOCKSTEP_Master_Out(85) <= \<const0>\;
  LOCKSTEP_Master_Out(86) <= \<const0>\;
  LOCKSTEP_Master_Out(87) <= \<const0>\;
  LOCKSTEP_Master_Out(88) <= \<const0>\;
  LOCKSTEP_Master_Out(89) <= \<const0>\;
  LOCKSTEP_Master_Out(90) <= \<const0>\;
  LOCKSTEP_Master_Out(91) <= \<const0>\;
  LOCKSTEP_Master_Out(92) <= \<const0>\;
  LOCKSTEP_Master_Out(93) <= \<const0>\;
  LOCKSTEP_Master_Out(94) <= \<const0>\;
  LOCKSTEP_Master_Out(95) <= \<const0>\;
  LOCKSTEP_Master_Out(96) <= \<const0>\;
  LOCKSTEP_Master_Out(97) <= \<const0>\;
  LOCKSTEP_Master_Out(98) <= \<const0>\;
  LOCKSTEP_Master_Out(99) <= \<const0>\;
  LOCKSTEP_Master_Out(100) <= \<const0>\;
  LOCKSTEP_Master_Out(101) <= \<const0>\;
  LOCKSTEP_Master_Out(102) <= \<const0>\;
  LOCKSTEP_Master_Out(103) <= \<const0>\;
  LOCKSTEP_Master_Out(104) <= \<const0>\;
  LOCKSTEP_Master_Out(105) <= \<const0>\;
  LOCKSTEP_Master_Out(106) <= \<const0>\;
  LOCKSTEP_Master_Out(107) <= \<const0>\;
  LOCKSTEP_Master_Out(108) <= \<const0>\;
  LOCKSTEP_Master_Out(109) <= \<const0>\;
  LOCKSTEP_Master_Out(110) <= \<const0>\;
  LOCKSTEP_Master_Out(111) <= \<const0>\;
  LOCKSTEP_Master_Out(112) <= \<const0>\;
  LOCKSTEP_Master_Out(113) <= \<const0>\;
  LOCKSTEP_Master_Out(114) <= \<const0>\;
  LOCKSTEP_Master_Out(115) <= \<const0>\;
  LOCKSTEP_Master_Out(116) <= \<const0>\;
  LOCKSTEP_Master_Out(117) <= \<const0>\;
  LOCKSTEP_Master_Out(118) <= \<const0>\;
  LOCKSTEP_Master_Out(119) <= \<const0>\;
  LOCKSTEP_Master_Out(120) <= \<const0>\;
  LOCKSTEP_Master_Out(121) <= \<const0>\;
  LOCKSTEP_Master_Out(122) <= \<const0>\;
  LOCKSTEP_Master_Out(123) <= \<const0>\;
  LOCKSTEP_Master_Out(124) <= \<const0>\;
  LOCKSTEP_Master_Out(125) <= \<const0>\;
  LOCKSTEP_Master_Out(126) <= \<const0>\;
  LOCKSTEP_Master_Out(127) <= \<const0>\;
  LOCKSTEP_Master_Out(128) <= \<const0>\;
  LOCKSTEP_Master_Out(129) <= \<const0>\;
  LOCKSTEP_Master_Out(130) <= \<const0>\;
  LOCKSTEP_Master_Out(131) <= \<const0>\;
  LOCKSTEP_Master_Out(132) <= \<const0>\;
  LOCKSTEP_Master_Out(133) <= \<const0>\;
  LOCKSTEP_Master_Out(134) <= \<const0>\;
  LOCKSTEP_Master_Out(135) <= \<const0>\;
  LOCKSTEP_Master_Out(136) <= \<const0>\;
  LOCKSTEP_Master_Out(137) <= \<const0>\;
  LOCKSTEP_Master_Out(138) <= \<const0>\;
  LOCKSTEP_Master_Out(139) <= \<const0>\;
  LOCKSTEP_Master_Out(140) <= \<const0>\;
  LOCKSTEP_Master_Out(141) <= \<const0>\;
  LOCKSTEP_Master_Out(142) <= \<const0>\;
  LOCKSTEP_Master_Out(143) <= \<const0>\;
  LOCKSTEP_Master_Out(144) <= \<const0>\;
  LOCKSTEP_Master_Out(145) <= \<const0>\;
  LOCKSTEP_Master_Out(146) <= \<const0>\;
  LOCKSTEP_Master_Out(147) <= \<const0>\;
  LOCKSTEP_Master_Out(148) <= \<const0>\;
  LOCKSTEP_Master_Out(149) <= \<const0>\;
  LOCKSTEP_Master_Out(150) <= \<const0>\;
  LOCKSTEP_Master_Out(151) <= \<const0>\;
  LOCKSTEP_Master_Out(152) <= \<const0>\;
  LOCKSTEP_Master_Out(153) <= \<const0>\;
  LOCKSTEP_Master_Out(154) <= \<const0>\;
  LOCKSTEP_Master_Out(155) <= \<const0>\;
  LOCKSTEP_Master_Out(156) <= \<const0>\;
  LOCKSTEP_Master_Out(157) <= \<const0>\;
  LOCKSTEP_Master_Out(158) <= \<const0>\;
  LOCKSTEP_Master_Out(159) <= \<const0>\;
  LOCKSTEP_Master_Out(160) <= \<const0>\;
  LOCKSTEP_Master_Out(161) <= \<const0>\;
  LOCKSTEP_Master_Out(162) <= \<const0>\;
  LOCKSTEP_Master_Out(163) <= \<const0>\;
  LOCKSTEP_Master_Out(164) <= \<const0>\;
  LOCKSTEP_Master_Out(165) <= \<const0>\;
  LOCKSTEP_Master_Out(166) <= \<const0>\;
  LOCKSTEP_Master_Out(167) <= \<const0>\;
  LOCKSTEP_Master_Out(168) <= \<const0>\;
  LOCKSTEP_Master_Out(169) <= \<const0>\;
  LOCKSTEP_Master_Out(170) <= \<const0>\;
  LOCKSTEP_Master_Out(171) <= \<const0>\;
  LOCKSTEP_Master_Out(172) <= \<const0>\;
  LOCKSTEP_Master_Out(173) <= \<const0>\;
  LOCKSTEP_Master_Out(174) <= \<const0>\;
  LOCKSTEP_Master_Out(175) <= \<const0>\;
  LOCKSTEP_Master_Out(176) <= \<const0>\;
  LOCKSTEP_Master_Out(177) <= \<const0>\;
  LOCKSTEP_Master_Out(178) <= \<const0>\;
  LOCKSTEP_Master_Out(179) <= \<const0>\;
  LOCKSTEP_Master_Out(180) <= \<const0>\;
  LOCKSTEP_Master_Out(181) <= \<const0>\;
  LOCKSTEP_Master_Out(182) <= \<const0>\;
  LOCKSTEP_Master_Out(183) <= \<const0>\;
  LOCKSTEP_Master_Out(184) <= \<const0>\;
  LOCKSTEP_Master_Out(185) <= \<const0>\;
  LOCKSTEP_Master_Out(186) <= \<const0>\;
  LOCKSTEP_Master_Out(187) <= \<const0>\;
  LOCKSTEP_Master_Out(188) <= \<const0>\;
  LOCKSTEP_Master_Out(189) <= \<const0>\;
  LOCKSTEP_Master_Out(190) <= \<const0>\;
  LOCKSTEP_Master_Out(191) <= \<const0>\;
  LOCKSTEP_Master_Out(192) <= \<const0>\;
  LOCKSTEP_Master_Out(193) <= \<const0>\;
  LOCKSTEP_Master_Out(194) <= \<const0>\;
  LOCKSTEP_Master_Out(195) <= \<const0>\;
  LOCKSTEP_Master_Out(196) <= \<const0>\;
  LOCKSTEP_Master_Out(197) <= \<const0>\;
  LOCKSTEP_Master_Out(198) <= \<const0>\;
  LOCKSTEP_Master_Out(199) <= \<const0>\;
  LOCKSTEP_Master_Out(200) <= \<const0>\;
  LOCKSTEP_Master_Out(201) <= \<const0>\;
  LOCKSTEP_Master_Out(202) <= \<const0>\;
  LOCKSTEP_Master_Out(203) <= \<const0>\;
  LOCKSTEP_Master_Out(204) <= \<const0>\;
  LOCKSTEP_Master_Out(205) <= \<const0>\;
  LOCKSTEP_Master_Out(206) <= \<const0>\;
  LOCKSTEP_Master_Out(207) <= \<const0>\;
  LOCKSTEP_Master_Out(208) <= \<const0>\;
  LOCKSTEP_Master_Out(209) <= \<const0>\;
  LOCKSTEP_Master_Out(210) <= \<const0>\;
  LOCKSTEP_Master_Out(211) <= \<const0>\;
  LOCKSTEP_Master_Out(212) <= \<const0>\;
  LOCKSTEP_Master_Out(213) <= \<const0>\;
  LOCKSTEP_Master_Out(214) <= \<const0>\;
  LOCKSTEP_Master_Out(215) <= \<const0>\;
  LOCKSTEP_Master_Out(216) <= \<const0>\;
  LOCKSTEP_Master_Out(217) <= \<const0>\;
  LOCKSTEP_Master_Out(218) <= \<const0>\;
  LOCKSTEP_Master_Out(219) <= \<const0>\;
  LOCKSTEP_Master_Out(220) <= \<const0>\;
  LOCKSTEP_Master_Out(221) <= \<const0>\;
  LOCKSTEP_Master_Out(222) <= \<const0>\;
  LOCKSTEP_Master_Out(223) <= \<const0>\;
  LOCKSTEP_Master_Out(224) <= \<const0>\;
  LOCKSTEP_Master_Out(225) <= \<const0>\;
  LOCKSTEP_Master_Out(226) <= \<const0>\;
  LOCKSTEP_Master_Out(227) <= \<const0>\;
  LOCKSTEP_Master_Out(228) <= \<const0>\;
  LOCKSTEP_Master_Out(229) <= \<const0>\;
  LOCKSTEP_Master_Out(230) <= \<const0>\;
  LOCKSTEP_Master_Out(231) <= \<const0>\;
  LOCKSTEP_Master_Out(232) <= \<const0>\;
  LOCKSTEP_Master_Out(233) <= \<const0>\;
  LOCKSTEP_Master_Out(234) <= \<const0>\;
  LOCKSTEP_Master_Out(235) <= \<const0>\;
  LOCKSTEP_Master_Out(236) <= \<const0>\;
  LOCKSTEP_Master_Out(237) <= \<const0>\;
  LOCKSTEP_Master_Out(238) <= \<const0>\;
  LOCKSTEP_Master_Out(239) <= \<const0>\;
  LOCKSTEP_Master_Out(240) <= \<const0>\;
  LOCKSTEP_Master_Out(241) <= \<const0>\;
  LOCKSTEP_Master_Out(242) <= \<const0>\;
  LOCKSTEP_Master_Out(243) <= \<const0>\;
  LOCKSTEP_Master_Out(244) <= \<const0>\;
  LOCKSTEP_Master_Out(245) <= \<const0>\;
  LOCKSTEP_Master_Out(246) <= \<const0>\;
  LOCKSTEP_Master_Out(247) <= \<const0>\;
  LOCKSTEP_Master_Out(248) <= \<const0>\;
  LOCKSTEP_Master_Out(249) <= \<const0>\;
  LOCKSTEP_Master_Out(250) <= \<const0>\;
  LOCKSTEP_Master_Out(251) <= \<const0>\;
  LOCKSTEP_Master_Out(252) <= \<const0>\;
  LOCKSTEP_Master_Out(253) <= \<const0>\;
  LOCKSTEP_Master_Out(254) <= \<const0>\;
  LOCKSTEP_Master_Out(255) <= \<const0>\;
  LOCKSTEP_Master_Out(256) <= \<const0>\;
  LOCKSTEP_Master_Out(257) <= \<const0>\;
  LOCKSTEP_Master_Out(258) <= \<const0>\;
  LOCKSTEP_Master_Out(259) <= \<const0>\;
  LOCKSTEP_Master_Out(260) <= \<const0>\;
  LOCKSTEP_Master_Out(261) <= \<const0>\;
  LOCKSTEP_Master_Out(262) <= \<const0>\;
  LOCKSTEP_Master_Out(263) <= \<const0>\;
  LOCKSTEP_Master_Out(264) <= \<const0>\;
  LOCKSTEP_Master_Out(265) <= \<const0>\;
  LOCKSTEP_Master_Out(266) <= \<const0>\;
  LOCKSTEP_Master_Out(267) <= \<const0>\;
  LOCKSTEP_Master_Out(268) <= \<const0>\;
  LOCKSTEP_Master_Out(269) <= \<const0>\;
  LOCKSTEP_Master_Out(270) <= \<const0>\;
  LOCKSTEP_Master_Out(271) <= \<const0>\;
  LOCKSTEP_Master_Out(272) <= \<const0>\;
  LOCKSTEP_Master_Out(273) <= \<const0>\;
  LOCKSTEP_Master_Out(274) <= \<const0>\;
  LOCKSTEP_Master_Out(275) <= \<const0>\;
  LOCKSTEP_Master_Out(276) <= \<const0>\;
  LOCKSTEP_Master_Out(277) <= \<const0>\;
  LOCKSTEP_Master_Out(278) <= \<const0>\;
  LOCKSTEP_Master_Out(279) <= \<const0>\;
  LOCKSTEP_Master_Out(280) <= \<const0>\;
  LOCKSTEP_Master_Out(281) <= \<const0>\;
  LOCKSTEP_Master_Out(282) <= \<const0>\;
  LOCKSTEP_Master_Out(283) <= \<const0>\;
  LOCKSTEP_Master_Out(284) <= \<const0>\;
  LOCKSTEP_Master_Out(285) <= \<const0>\;
  LOCKSTEP_Master_Out(286) <= \<const0>\;
  LOCKSTEP_Master_Out(287) <= \<const0>\;
  LOCKSTEP_Master_Out(288) <= \<const0>\;
  LOCKSTEP_Master_Out(289) <= \<const0>\;
  LOCKSTEP_Master_Out(290) <= \<const0>\;
  LOCKSTEP_Master_Out(291) <= \<const0>\;
  LOCKSTEP_Master_Out(292) <= \<const0>\;
  LOCKSTEP_Master_Out(293) <= \<const0>\;
  LOCKSTEP_Master_Out(294) <= \<const0>\;
  LOCKSTEP_Master_Out(295) <= \<const0>\;
  LOCKSTEP_Master_Out(296) <= \<const0>\;
  LOCKSTEP_Master_Out(297) <= \<const0>\;
  LOCKSTEP_Master_Out(298) <= \<const0>\;
  LOCKSTEP_Master_Out(299) <= \<const0>\;
  LOCKSTEP_Master_Out(300) <= \<const0>\;
  LOCKSTEP_Master_Out(301) <= \<const0>\;
  LOCKSTEP_Master_Out(302) <= \<const0>\;
  LOCKSTEP_Master_Out(303) <= \<const0>\;
  LOCKSTEP_Master_Out(304) <= \<const0>\;
  LOCKSTEP_Master_Out(305) <= \<const0>\;
  LOCKSTEP_Master_Out(306) <= \<const0>\;
  LOCKSTEP_Master_Out(307) <= \<const0>\;
  LOCKSTEP_Master_Out(308) <= \<const0>\;
  LOCKSTEP_Master_Out(309) <= \<const0>\;
  LOCKSTEP_Master_Out(310) <= \<const0>\;
  LOCKSTEP_Master_Out(311) <= \<const0>\;
  LOCKSTEP_Master_Out(312) <= \<const0>\;
  LOCKSTEP_Master_Out(313) <= \<const0>\;
  LOCKSTEP_Master_Out(314) <= \<const0>\;
  LOCKSTEP_Master_Out(315) <= \<const0>\;
  LOCKSTEP_Master_Out(316) <= \<const0>\;
  LOCKSTEP_Master_Out(317) <= \<const0>\;
  LOCKSTEP_Master_Out(318) <= \<const0>\;
  LOCKSTEP_Master_Out(319) <= \<const0>\;
  LOCKSTEP_Master_Out(320) <= \<const0>\;
  LOCKSTEP_Master_Out(321) <= \<const0>\;
  LOCKSTEP_Master_Out(322) <= \<const0>\;
  LOCKSTEP_Master_Out(323) <= \<const0>\;
  LOCKSTEP_Master_Out(324) <= \<const0>\;
  LOCKSTEP_Master_Out(325) <= \<const0>\;
  LOCKSTEP_Master_Out(326) <= \<const0>\;
  LOCKSTEP_Master_Out(327) <= \<const0>\;
  LOCKSTEP_Master_Out(328) <= \<const0>\;
  LOCKSTEP_Master_Out(329) <= \<const0>\;
  LOCKSTEP_Master_Out(330) <= \<const0>\;
  LOCKSTEP_Master_Out(331) <= \<const0>\;
  LOCKSTEP_Master_Out(332) <= \<const0>\;
  LOCKSTEP_Master_Out(333) <= \<const0>\;
  LOCKSTEP_Master_Out(334) <= \<const0>\;
  LOCKSTEP_Master_Out(335) <= \<const0>\;
  LOCKSTEP_Master_Out(336) <= \<const0>\;
  LOCKSTEP_Master_Out(337) <= \<const0>\;
  LOCKSTEP_Master_Out(338) <= \<const0>\;
  LOCKSTEP_Master_Out(339) <= \<const0>\;
  LOCKSTEP_Master_Out(340) <= \<const0>\;
  LOCKSTEP_Master_Out(341) <= \<const0>\;
  LOCKSTEP_Master_Out(342) <= \<const0>\;
  LOCKSTEP_Master_Out(343) <= \<const0>\;
  LOCKSTEP_Master_Out(344) <= \<const0>\;
  LOCKSTEP_Master_Out(345) <= \<const0>\;
  LOCKSTEP_Master_Out(346) <= \<const0>\;
  LOCKSTEP_Master_Out(347) <= \<const0>\;
  LOCKSTEP_Master_Out(348) <= \<const0>\;
  LOCKSTEP_Master_Out(349) <= \<const0>\;
  LOCKSTEP_Master_Out(350) <= \<const0>\;
  LOCKSTEP_Master_Out(351) <= \<const0>\;
  LOCKSTEP_Master_Out(352) <= \<const0>\;
  LOCKSTEP_Master_Out(353) <= \<const0>\;
  LOCKSTEP_Master_Out(354) <= \<const0>\;
  LOCKSTEP_Master_Out(355) <= \<const0>\;
  LOCKSTEP_Master_Out(356) <= \<const0>\;
  LOCKSTEP_Master_Out(357) <= \<const0>\;
  LOCKSTEP_Master_Out(358) <= \<const0>\;
  LOCKSTEP_Master_Out(359) <= \<const0>\;
  LOCKSTEP_Master_Out(360) <= \<const0>\;
  LOCKSTEP_Master_Out(361) <= \<const0>\;
  LOCKSTEP_Master_Out(362) <= \<const0>\;
  LOCKSTEP_Master_Out(363) <= \<const0>\;
  LOCKSTEP_Master_Out(364) <= \<const0>\;
  LOCKSTEP_Master_Out(365) <= \<const0>\;
  LOCKSTEP_Master_Out(366) <= \<const0>\;
  LOCKSTEP_Master_Out(367) <= \<const0>\;
  LOCKSTEP_Master_Out(368) <= \<const0>\;
  LOCKSTEP_Master_Out(369) <= \<const0>\;
  LOCKSTEP_Master_Out(370) <= \<const0>\;
  LOCKSTEP_Master_Out(371) <= \<const0>\;
  LOCKSTEP_Master_Out(372) <= \<const0>\;
  LOCKSTEP_Master_Out(373) <= \<const0>\;
  LOCKSTEP_Master_Out(374) <= \<const0>\;
  LOCKSTEP_Master_Out(375) <= \<const0>\;
  LOCKSTEP_Master_Out(376) <= \<const0>\;
  LOCKSTEP_Master_Out(377) <= \<const0>\;
  LOCKSTEP_Master_Out(378) <= \<const0>\;
  LOCKSTEP_Master_Out(379) <= \<const0>\;
  LOCKSTEP_Master_Out(380) <= \<const0>\;
  LOCKSTEP_Master_Out(381) <= \<const0>\;
  LOCKSTEP_Master_Out(382) <= \<const0>\;
  LOCKSTEP_Master_Out(383) <= \<const0>\;
  LOCKSTEP_Master_Out(384) <= \<const0>\;
  LOCKSTEP_Master_Out(385) <= \<const0>\;
  LOCKSTEP_Master_Out(386) <= \<const0>\;
  LOCKSTEP_Master_Out(387) <= \<const0>\;
  LOCKSTEP_Master_Out(388) <= \<const0>\;
  LOCKSTEP_Master_Out(389) <= \<const0>\;
  LOCKSTEP_Master_Out(390) <= \<const0>\;
  LOCKSTEP_Master_Out(391) <= \<const0>\;
  LOCKSTEP_Master_Out(392) <= \<const0>\;
  LOCKSTEP_Master_Out(393) <= \<const0>\;
  LOCKSTEP_Master_Out(394) <= \<const0>\;
  LOCKSTEP_Master_Out(395) <= \<const0>\;
  LOCKSTEP_Master_Out(396) <= \<const0>\;
  LOCKSTEP_Master_Out(397) <= \<const0>\;
  LOCKSTEP_Master_Out(398) <= \<const0>\;
  LOCKSTEP_Master_Out(399) <= \<const0>\;
  LOCKSTEP_Master_Out(400) <= \<const0>\;
  LOCKSTEP_Master_Out(401) <= \<const0>\;
  LOCKSTEP_Master_Out(402) <= \<const0>\;
  LOCKSTEP_Master_Out(403) <= \<const0>\;
  LOCKSTEP_Master_Out(404) <= \<const0>\;
  LOCKSTEP_Master_Out(405) <= \<const0>\;
  LOCKSTEP_Master_Out(406) <= \<const0>\;
  LOCKSTEP_Master_Out(407) <= \<const0>\;
  LOCKSTEP_Master_Out(408) <= \<const0>\;
  LOCKSTEP_Master_Out(409) <= \<const0>\;
  LOCKSTEP_Master_Out(410) <= \<const0>\;
  LOCKSTEP_Master_Out(411) <= \<const0>\;
  LOCKSTEP_Master_Out(412) <= \<const0>\;
  LOCKSTEP_Master_Out(413) <= \<const0>\;
  LOCKSTEP_Master_Out(414) <= \<const0>\;
  LOCKSTEP_Master_Out(415) <= \<const0>\;
  LOCKSTEP_Master_Out(416) <= \<const0>\;
  LOCKSTEP_Master_Out(417) <= \<const0>\;
  LOCKSTEP_Master_Out(418) <= \<const0>\;
  LOCKSTEP_Master_Out(419) <= \<const0>\;
  LOCKSTEP_Master_Out(420) <= \<const0>\;
  LOCKSTEP_Master_Out(421) <= \<const0>\;
  LOCKSTEP_Master_Out(422) <= \<const0>\;
  LOCKSTEP_Master_Out(423) <= \<const0>\;
  LOCKSTEP_Master_Out(424) <= \<const0>\;
  LOCKSTEP_Master_Out(425) <= \<const0>\;
  LOCKSTEP_Master_Out(426) <= \<const0>\;
  LOCKSTEP_Master_Out(427) <= \<const0>\;
  LOCKSTEP_Master_Out(428) <= \<const0>\;
  LOCKSTEP_Master_Out(429) <= \<const0>\;
  LOCKSTEP_Master_Out(430) <= \<const0>\;
  LOCKSTEP_Master_Out(431) <= \<const0>\;
  LOCKSTEP_Master_Out(432) <= \<const0>\;
  LOCKSTEP_Master_Out(433) <= \<const0>\;
  LOCKSTEP_Master_Out(434) <= \<const0>\;
  LOCKSTEP_Master_Out(435) <= \<const0>\;
  LOCKSTEP_Master_Out(436) <= \<const0>\;
  LOCKSTEP_Master_Out(437) <= \<const0>\;
  LOCKSTEP_Master_Out(438) <= \<const0>\;
  LOCKSTEP_Master_Out(439) <= \<const0>\;
  LOCKSTEP_Master_Out(440) <= \<const0>\;
  LOCKSTEP_Master_Out(441) <= \<const0>\;
  LOCKSTEP_Master_Out(442) <= \<const0>\;
  LOCKSTEP_Master_Out(443) <= \<const0>\;
  LOCKSTEP_Master_Out(444) <= \<const0>\;
  LOCKSTEP_Master_Out(445) <= \<const0>\;
  LOCKSTEP_Master_Out(446) <= \<const0>\;
  LOCKSTEP_Master_Out(447) <= \<const0>\;
  LOCKSTEP_Master_Out(448) <= \<const0>\;
  LOCKSTEP_Master_Out(449) <= \<const0>\;
  LOCKSTEP_Master_Out(450) <= \<const0>\;
  LOCKSTEP_Master_Out(451) <= \<const0>\;
  LOCKSTEP_Master_Out(452) <= \<const0>\;
  LOCKSTEP_Master_Out(453) <= \<const0>\;
  LOCKSTEP_Master_Out(454) <= \<const0>\;
  LOCKSTEP_Master_Out(455) <= \<const0>\;
  LOCKSTEP_Master_Out(456) <= \<const0>\;
  LOCKSTEP_Master_Out(457) <= \<const0>\;
  LOCKSTEP_Master_Out(458) <= \<const0>\;
  LOCKSTEP_Master_Out(459) <= \<const0>\;
  LOCKSTEP_Master_Out(460) <= \<const0>\;
  LOCKSTEP_Master_Out(461) <= \<const0>\;
  LOCKSTEP_Master_Out(462) <= \<const0>\;
  LOCKSTEP_Master_Out(463) <= \<const0>\;
  LOCKSTEP_Master_Out(464) <= \<const0>\;
  LOCKSTEP_Master_Out(465) <= \<const0>\;
  LOCKSTEP_Master_Out(466) <= \<const0>\;
  LOCKSTEP_Master_Out(467) <= \<const0>\;
  LOCKSTEP_Master_Out(468) <= \<const0>\;
  LOCKSTEP_Master_Out(469) <= \<const0>\;
  LOCKSTEP_Master_Out(470) <= \<const0>\;
  LOCKSTEP_Master_Out(471) <= \<const0>\;
  LOCKSTEP_Master_Out(472) <= \<const0>\;
  LOCKSTEP_Master_Out(473) <= \<const0>\;
  LOCKSTEP_Master_Out(474) <= \<const0>\;
  LOCKSTEP_Master_Out(475) <= \<const0>\;
  LOCKSTEP_Master_Out(476) <= \<const0>\;
  LOCKSTEP_Master_Out(477) <= \<const0>\;
  LOCKSTEP_Master_Out(478) <= \<const0>\;
  LOCKSTEP_Master_Out(479) <= \<const0>\;
  LOCKSTEP_Master_Out(480) <= \<const0>\;
  LOCKSTEP_Master_Out(481) <= \<const0>\;
  LOCKSTEP_Master_Out(482) <= \<const0>\;
  LOCKSTEP_Master_Out(483) <= \<const0>\;
  LOCKSTEP_Master_Out(484) <= \<const0>\;
  LOCKSTEP_Master_Out(485) <= \<const0>\;
  LOCKSTEP_Master_Out(486) <= \<const0>\;
  LOCKSTEP_Master_Out(487) <= \<const0>\;
  LOCKSTEP_Master_Out(488) <= \<const0>\;
  LOCKSTEP_Master_Out(489) <= \<const0>\;
  LOCKSTEP_Master_Out(490) <= \<const0>\;
  LOCKSTEP_Master_Out(491) <= \<const0>\;
  LOCKSTEP_Master_Out(492) <= \<const0>\;
  LOCKSTEP_Master_Out(493) <= \<const0>\;
  LOCKSTEP_Master_Out(494) <= \<const0>\;
  LOCKSTEP_Master_Out(495) <= \<const0>\;
  LOCKSTEP_Master_Out(496) <= \<const0>\;
  LOCKSTEP_Master_Out(497) <= \<const0>\;
  LOCKSTEP_Master_Out(498) <= \<const0>\;
  LOCKSTEP_Master_Out(499) <= \<const0>\;
  LOCKSTEP_Master_Out(500) <= \<const0>\;
  LOCKSTEP_Master_Out(501) <= \<const0>\;
  LOCKSTEP_Master_Out(502) <= \<const0>\;
  LOCKSTEP_Master_Out(503) <= \<const0>\;
  LOCKSTEP_Master_Out(504) <= \<const0>\;
  LOCKSTEP_Master_Out(505) <= \<const0>\;
  LOCKSTEP_Master_Out(506) <= \<const0>\;
  LOCKSTEP_Master_Out(507) <= \<const0>\;
  LOCKSTEP_Master_Out(508) <= \<const0>\;
  LOCKSTEP_Master_Out(509) <= \<const0>\;
  LOCKSTEP_Master_Out(510) <= \<const0>\;
  LOCKSTEP_Master_Out(511) <= \<const0>\;
  LOCKSTEP_Master_Out(512) <= \<const0>\;
  LOCKSTEP_Master_Out(513) <= \<const0>\;
  LOCKSTEP_Master_Out(514) <= \<const0>\;
  LOCKSTEP_Master_Out(515) <= \<const0>\;
  LOCKSTEP_Master_Out(516) <= \<const0>\;
  LOCKSTEP_Master_Out(517) <= \<const0>\;
  LOCKSTEP_Master_Out(518) <= \<const0>\;
  LOCKSTEP_Master_Out(519) <= \<const0>\;
  LOCKSTEP_Master_Out(520) <= \<const0>\;
  LOCKSTEP_Master_Out(521) <= \<const0>\;
  LOCKSTEP_Master_Out(522) <= \<const0>\;
  LOCKSTEP_Master_Out(523) <= \<const0>\;
  LOCKSTEP_Master_Out(524) <= \<const0>\;
  LOCKSTEP_Master_Out(525) <= \<const0>\;
  LOCKSTEP_Master_Out(526) <= \<const0>\;
  LOCKSTEP_Master_Out(527) <= \<const0>\;
  LOCKSTEP_Master_Out(528) <= \<const0>\;
  LOCKSTEP_Master_Out(529) <= \<const0>\;
  LOCKSTEP_Master_Out(530) <= \<const0>\;
  LOCKSTEP_Master_Out(531) <= \<const0>\;
  LOCKSTEP_Master_Out(532) <= \<const0>\;
  LOCKSTEP_Master_Out(533) <= \<const0>\;
  LOCKSTEP_Master_Out(534) <= \<const0>\;
  LOCKSTEP_Master_Out(535) <= \<const0>\;
  LOCKSTEP_Master_Out(536) <= \<const0>\;
  LOCKSTEP_Master_Out(537) <= \<const0>\;
  LOCKSTEP_Master_Out(538) <= \<const0>\;
  LOCKSTEP_Master_Out(539) <= \<const0>\;
  LOCKSTEP_Master_Out(540) <= \<const0>\;
  LOCKSTEP_Master_Out(541) <= \<const0>\;
  LOCKSTEP_Master_Out(542) <= \<const0>\;
  LOCKSTEP_Master_Out(543) <= \<const0>\;
  LOCKSTEP_Master_Out(544) <= \<const0>\;
  LOCKSTEP_Master_Out(545) <= \<const0>\;
  LOCKSTEP_Master_Out(546) <= \<const0>\;
  LOCKSTEP_Master_Out(547) <= \<const0>\;
  LOCKSTEP_Master_Out(548) <= \<const0>\;
  LOCKSTEP_Master_Out(549) <= \<const0>\;
  LOCKSTEP_Master_Out(550) <= \<const0>\;
  LOCKSTEP_Master_Out(551) <= \<const0>\;
  LOCKSTEP_Master_Out(552) <= \<const0>\;
  LOCKSTEP_Master_Out(553) <= \<const0>\;
  LOCKSTEP_Master_Out(554) <= \<const0>\;
  LOCKSTEP_Master_Out(555) <= \<const0>\;
  LOCKSTEP_Master_Out(556) <= \<const0>\;
  LOCKSTEP_Master_Out(557) <= \<const0>\;
  LOCKSTEP_Master_Out(558) <= \<const0>\;
  LOCKSTEP_Master_Out(559) <= \<const0>\;
  LOCKSTEP_Master_Out(560) <= \<const0>\;
  LOCKSTEP_Master_Out(561) <= \<const0>\;
  LOCKSTEP_Master_Out(562) <= \<const0>\;
  LOCKSTEP_Master_Out(563) <= \<const0>\;
  LOCKSTEP_Master_Out(564) <= \<const0>\;
  LOCKSTEP_Master_Out(565) <= \<const0>\;
  LOCKSTEP_Master_Out(566) <= \<const0>\;
  LOCKSTEP_Master_Out(567) <= \<const0>\;
  LOCKSTEP_Master_Out(568) <= \<const0>\;
  LOCKSTEP_Master_Out(569) <= \<const0>\;
  LOCKSTEP_Master_Out(570) <= \<const0>\;
  LOCKSTEP_Master_Out(571) <= \<const0>\;
  LOCKSTEP_Master_Out(572) <= \<const0>\;
  LOCKSTEP_Master_Out(573) <= \<const0>\;
  LOCKSTEP_Master_Out(574) <= \<const0>\;
  LOCKSTEP_Master_Out(575) <= \<const0>\;
  LOCKSTEP_Master_Out(576) <= \<const0>\;
  LOCKSTEP_Master_Out(577) <= \<const0>\;
  LOCKSTEP_Master_Out(578) <= \<const0>\;
  LOCKSTEP_Master_Out(579) <= \<const0>\;
  LOCKSTEP_Master_Out(580) <= \<const0>\;
  LOCKSTEP_Master_Out(581) <= \<const0>\;
  LOCKSTEP_Master_Out(582) <= \<const0>\;
  LOCKSTEP_Master_Out(583) <= \<const0>\;
  LOCKSTEP_Master_Out(584) <= \<const0>\;
  LOCKSTEP_Master_Out(585) <= \<const0>\;
  LOCKSTEP_Master_Out(586) <= \<const0>\;
  LOCKSTEP_Master_Out(587) <= \<const0>\;
  LOCKSTEP_Master_Out(588) <= \<const0>\;
  LOCKSTEP_Master_Out(589) <= \<const0>\;
  LOCKSTEP_Master_Out(590) <= \<const0>\;
  LOCKSTEP_Master_Out(591) <= \<const0>\;
  LOCKSTEP_Master_Out(592) <= \<const0>\;
  LOCKSTEP_Master_Out(593) <= \<const0>\;
  LOCKSTEP_Master_Out(594) <= \<const0>\;
  LOCKSTEP_Master_Out(595) <= \<const0>\;
  LOCKSTEP_Master_Out(596) <= \<const0>\;
  LOCKSTEP_Master_Out(597) <= \<const0>\;
  LOCKSTEP_Master_Out(598) <= \<const0>\;
  LOCKSTEP_Master_Out(599) <= \<const0>\;
  LOCKSTEP_Master_Out(600) <= \<const0>\;
  LOCKSTEP_Master_Out(601) <= \<const0>\;
  LOCKSTEP_Master_Out(602) <= \<const0>\;
  LOCKSTEP_Master_Out(603) <= \<const0>\;
  LOCKSTEP_Master_Out(604) <= \<const0>\;
  LOCKSTEP_Master_Out(605) <= \<const0>\;
  LOCKSTEP_Master_Out(606) <= \<const0>\;
  LOCKSTEP_Master_Out(607) <= \<const0>\;
  LOCKSTEP_Master_Out(608) <= \<const0>\;
  LOCKSTEP_Master_Out(609) <= \<const0>\;
  LOCKSTEP_Master_Out(610) <= \<const0>\;
  LOCKSTEP_Master_Out(611) <= \<const0>\;
  LOCKSTEP_Master_Out(612) <= \<const0>\;
  LOCKSTEP_Master_Out(613) <= \<const0>\;
  LOCKSTEP_Master_Out(614) <= \<const0>\;
  LOCKSTEP_Master_Out(615) <= \<const0>\;
  LOCKSTEP_Master_Out(616) <= \<const0>\;
  LOCKSTEP_Master_Out(617) <= \<const0>\;
  LOCKSTEP_Master_Out(618) <= \<const0>\;
  LOCKSTEP_Master_Out(619) <= \<const0>\;
  LOCKSTEP_Master_Out(620) <= \<const0>\;
  LOCKSTEP_Master_Out(621) <= \<const0>\;
  LOCKSTEP_Master_Out(622) <= \<const0>\;
  LOCKSTEP_Master_Out(623) <= \<const0>\;
  LOCKSTEP_Master_Out(624) <= \<const0>\;
  LOCKSTEP_Master_Out(625) <= \<const0>\;
  LOCKSTEP_Master_Out(626) <= \<const0>\;
  LOCKSTEP_Master_Out(627) <= \<const0>\;
  LOCKSTEP_Master_Out(628) <= \<const0>\;
  LOCKSTEP_Master_Out(629) <= \<const0>\;
  LOCKSTEP_Master_Out(630) <= \<const0>\;
  LOCKSTEP_Master_Out(631) <= \<const0>\;
  LOCKSTEP_Master_Out(632) <= \<const0>\;
  LOCKSTEP_Master_Out(633) <= \<const0>\;
  LOCKSTEP_Master_Out(634) <= \<const0>\;
  LOCKSTEP_Master_Out(635) <= \<const0>\;
  LOCKSTEP_Master_Out(636) <= \<const0>\;
  LOCKSTEP_Master_Out(637) <= \<const0>\;
  LOCKSTEP_Master_Out(638) <= \<const0>\;
  LOCKSTEP_Master_Out(639) <= \<const0>\;
  LOCKSTEP_Master_Out(640) <= \<const0>\;
  LOCKSTEP_Master_Out(641) <= \<const0>\;
  LOCKSTEP_Master_Out(642) <= \<const0>\;
  LOCKSTEP_Master_Out(643) <= \<const0>\;
  LOCKSTEP_Master_Out(644) <= \<const0>\;
  LOCKSTEP_Master_Out(645) <= \<const0>\;
  LOCKSTEP_Master_Out(646) <= \<const0>\;
  LOCKSTEP_Master_Out(647) <= \<const0>\;
  LOCKSTEP_Master_Out(648) <= \<const0>\;
  LOCKSTEP_Master_Out(649) <= \<const0>\;
  LOCKSTEP_Master_Out(650) <= \<const0>\;
  LOCKSTEP_Master_Out(651) <= \<const0>\;
  LOCKSTEP_Master_Out(652) <= \<const0>\;
  LOCKSTEP_Master_Out(653) <= \<const0>\;
  LOCKSTEP_Master_Out(654) <= \<const0>\;
  LOCKSTEP_Master_Out(655) <= \<const0>\;
  LOCKSTEP_Master_Out(656) <= \<const0>\;
  LOCKSTEP_Master_Out(657) <= \<const0>\;
  LOCKSTEP_Master_Out(658) <= \<const0>\;
  LOCKSTEP_Master_Out(659) <= \<const0>\;
  LOCKSTEP_Master_Out(660) <= \<const0>\;
  LOCKSTEP_Master_Out(661) <= \<const0>\;
  LOCKSTEP_Master_Out(662) <= \<const0>\;
  LOCKSTEP_Master_Out(663) <= \<const0>\;
  LOCKSTEP_Master_Out(664) <= \<const0>\;
  LOCKSTEP_Master_Out(665) <= \<const0>\;
  LOCKSTEP_Master_Out(666) <= \<const0>\;
  LOCKSTEP_Master_Out(667) <= \<const0>\;
  LOCKSTEP_Master_Out(668) <= \<const0>\;
  LOCKSTEP_Master_Out(669) <= \<const0>\;
  LOCKSTEP_Master_Out(670) <= \<const0>\;
  LOCKSTEP_Master_Out(671) <= \<const0>\;
  LOCKSTEP_Master_Out(672) <= \<const0>\;
  LOCKSTEP_Master_Out(673) <= \<const0>\;
  LOCKSTEP_Master_Out(674) <= \<const0>\;
  LOCKSTEP_Master_Out(675) <= \<const0>\;
  LOCKSTEP_Master_Out(676) <= \<const0>\;
  LOCKSTEP_Master_Out(677) <= \<const0>\;
  LOCKSTEP_Master_Out(678) <= \<const0>\;
  LOCKSTEP_Master_Out(679) <= \<const0>\;
  LOCKSTEP_Master_Out(680) <= \<const0>\;
  LOCKSTEP_Master_Out(681) <= \<const0>\;
  LOCKSTEP_Master_Out(682) <= \<const0>\;
  LOCKSTEP_Master_Out(683) <= \<const0>\;
  LOCKSTEP_Master_Out(684) <= \<const0>\;
  LOCKSTEP_Master_Out(685) <= \<const0>\;
  LOCKSTEP_Master_Out(686) <= \<const0>\;
  LOCKSTEP_Master_Out(687) <= \<const0>\;
  LOCKSTEP_Master_Out(688) <= \<const0>\;
  LOCKSTEP_Master_Out(689) <= \<const0>\;
  LOCKSTEP_Master_Out(690) <= \<const0>\;
  LOCKSTEP_Master_Out(691) <= \<const0>\;
  LOCKSTEP_Master_Out(692) <= \<const0>\;
  LOCKSTEP_Master_Out(693) <= \<const0>\;
  LOCKSTEP_Master_Out(694) <= \<const0>\;
  LOCKSTEP_Master_Out(695) <= \<const0>\;
  LOCKSTEP_Master_Out(696) <= \<const0>\;
  LOCKSTEP_Master_Out(697) <= \<const0>\;
  LOCKSTEP_Master_Out(698) <= \<const0>\;
  LOCKSTEP_Master_Out(699) <= \<const0>\;
  LOCKSTEP_Master_Out(700) <= \<const0>\;
  LOCKSTEP_Master_Out(701) <= \<const0>\;
  LOCKSTEP_Master_Out(702) <= \<const0>\;
  LOCKSTEP_Master_Out(703) <= \<const0>\;
  LOCKSTEP_Master_Out(704) <= \<const0>\;
  LOCKSTEP_Master_Out(705) <= \<const0>\;
  LOCKSTEP_Master_Out(706) <= \<const0>\;
  LOCKSTEP_Master_Out(707) <= \<const0>\;
  LOCKSTEP_Master_Out(708) <= \<const0>\;
  LOCKSTEP_Master_Out(709) <= \<const0>\;
  LOCKSTEP_Master_Out(710) <= \<const0>\;
  LOCKSTEP_Master_Out(711) <= \<const0>\;
  LOCKSTEP_Master_Out(712) <= \<const0>\;
  LOCKSTEP_Master_Out(713) <= \<const0>\;
  LOCKSTEP_Master_Out(714) <= \<const0>\;
  LOCKSTEP_Master_Out(715) <= \<const0>\;
  LOCKSTEP_Master_Out(716) <= \<const0>\;
  LOCKSTEP_Master_Out(717) <= \<const0>\;
  LOCKSTEP_Master_Out(718) <= \<const0>\;
  LOCKSTEP_Master_Out(719) <= \<const0>\;
  LOCKSTEP_Master_Out(720) <= \<const0>\;
  LOCKSTEP_Master_Out(721) <= \<const0>\;
  LOCKSTEP_Master_Out(722) <= \<const0>\;
  LOCKSTEP_Master_Out(723) <= \<const0>\;
  LOCKSTEP_Master_Out(724) <= \<const0>\;
  LOCKSTEP_Master_Out(725) <= \<const0>\;
  LOCKSTEP_Master_Out(726) <= \<const0>\;
  LOCKSTEP_Master_Out(727) <= \<const0>\;
  LOCKSTEP_Master_Out(728) <= \<const0>\;
  LOCKSTEP_Master_Out(729) <= \<const0>\;
  LOCKSTEP_Master_Out(730) <= \<const0>\;
  LOCKSTEP_Master_Out(731) <= \<const0>\;
  LOCKSTEP_Master_Out(732) <= \<const0>\;
  LOCKSTEP_Master_Out(733) <= \<const0>\;
  LOCKSTEP_Master_Out(734) <= \<const0>\;
  LOCKSTEP_Master_Out(735) <= \<const0>\;
  LOCKSTEP_Master_Out(736) <= \<const0>\;
  LOCKSTEP_Master_Out(737) <= \<const0>\;
  LOCKSTEP_Master_Out(738) <= \<const0>\;
  LOCKSTEP_Master_Out(739) <= \<const0>\;
  LOCKSTEP_Master_Out(740) <= \<const0>\;
  LOCKSTEP_Master_Out(741) <= \<const0>\;
  LOCKSTEP_Master_Out(742) <= \<const0>\;
  LOCKSTEP_Master_Out(743) <= \<const0>\;
  LOCKSTEP_Master_Out(744) <= \<const0>\;
  LOCKSTEP_Master_Out(745) <= \<const0>\;
  LOCKSTEP_Master_Out(746) <= \<const0>\;
  LOCKSTEP_Master_Out(747) <= \<const0>\;
  LOCKSTEP_Master_Out(748) <= \<const0>\;
  LOCKSTEP_Master_Out(749) <= \<const0>\;
  LOCKSTEP_Master_Out(750) <= \<const0>\;
  LOCKSTEP_Master_Out(751) <= \<const0>\;
  LOCKSTEP_Master_Out(752) <= \<const0>\;
  LOCKSTEP_Master_Out(753) <= \<const0>\;
  LOCKSTEP_Master_Out(754) <= \<const0>\;
  LOCKSTEP_Master_Out(755) <= \<const0>\;
  LOCKSTEP_Master_Out(756) <= \<const0>\;
  LOCKSTEP_Master_Out(757) <= \<const0>\;
  LOCKSTEP_Master_Out(758) <= \<const0>\;
  LOCKSTEP_Master_Out(759) <= \<const0>\;
  LOCKSTEP_Master_Out(760) <= \<const0>\;
  LOCKSTEP_Master_Out(761) <= \<const0>\;
  LOCKSTEP_Master_Out(762) <= \<const0>\;
  LOCKSTEP_Master_Out(763) <= \<const0>\;
  LOCKSTEP_Master_Out(764) <= \<const0>\;
  LOCKSTEP_Master_Out(765) <= \<const0>\;
  LOCKSTEP_Master_Out(766) <= \<const0>\;
  LOCKSTEP_Master_Out(767) <= \<const0>\;
  LOCKSTEP_Master_Out(768) <= \<const0>\;
  LOCKSTEP_Master_Out(769) <= \<const0>\;
  LOCKSTEP_Master_Out(770) <= \<const0>\;
  LOCKSTEP_Master_Out(771) <= \<const0>\;
  LOCKSTEP_Master_Out(772) <= \<const0>\;
  LOCKSTEP_Master_Out(773) <= \<const0>\;
  LOCKSTEP_Master_Out(774) <= \<const0>\;
  LOCKSTEP_Master_Out(775) <= \<const0>\;
  LOCKSTEP_Master_Out(776) <= \<const0>\;
  LOCKSTEP_Master_Out(777) <= \<const0>\;
  LOCKSTEP_Master_Out(778) <= \<const0>\;
  LOCKSTEP_Master_Out(779) <= \<const0>\;
  LOCKSTEP_Master_Out(780) <= \<const0>\;
  LOCKSTEP_Master_Out(781) <= \<const0>\;
  LOCKSTEP_Master_Out(782) <= \<const0>\;
  LOCKSTEP_Master_Out(783) <= \<const0>\;
  LOCKSTEP_Master_Out(784) <= \<const0>\;
  LOCKSTEP_Master_Out(785) <= \<const0>\;
  LOCKSTEP_Master_Out(786) <= \<const0>\;
  LOCKSTEP_Master_Out(787) <= \<const0>\;
  LOCKSTEP_Master_Out(788) <= \<const0>\;
  LOCKSTEP_Master_Out(789) <= \<const0>\;
  LOCKSTEP_Master_Out(790) <= \<const0>\;
  LOCKSTEP_Master_Out(791) <= \<const0>\;
  LOCKSTEP_Master_Out(792) <= \<const0>\;
  LOCKSTEP_Master_Out(793) <= \<const0>\;
  LOCKSTEP_Master_Out(794) <= \<const0>\;
  LOCKSTEP_Master_Out(795) <= \<const0>\;
  LOCKSTEP_Master_Out(796) <= \<const0>\;
  LOCKSTEP_Master_Out(797) <= \<const0>\;
  LOCKSTEP_Master_Out(798) <= \<const0>\;
  LOCKSTEP_Master_Out(799) <= \<const0>\;
  LOCKSTEP_Master_Out(800) <= \<const0>\;
  LOCKSTEP_Master_Out(801) <= \<const0>\;
  LOCKSTEP_Master_Out(802) <= \<const0>\;
  LOCKSTEP_Master_Out(803) <= \<const0>\;
  LOCKSTEP_Master_Out(804) <= \<const0>\;
  LOCKSTEP_Master_Out(805) <= \<const0>\;
  LOCKSTEP_Master_Out(806) <= \<const0>\;
  LOCKSTEP_Master_Out(807) <= \<const0>\;
  LOCKSTEP_Master_Out(808) <= \<const0>\;
  LOCKSTEP_Master_Out(809) <= \<const0>\;
  LOCKSTEP_Master_Out(810) <= \<const0>\;
  LOCKSTEP_Master_Out(811) <= \<const0>\;
  LOCKSTEP_Master_Out(812) <= \<const0>\;
  LOCKSTEP_Master_Out(813) <= \<const0>\;
  LOCKSTEP_Master_Out(814) <= \<const0>\;
  LOCKSTEP_Master_Out(815) <= \<const0>\;
  LOCKSTEP_Master_Out(816) <= \<const0>\;
  LOCKSTEP_Master_Out(817) <= \<const0>\;
  LOCKSTEP_Master_Out(818) <= \<const0>\;
  LOCKSTEP_Master_Out(819) <= \<const0>\;
  LOCKSTEP_Master_Out(820) <= \<const0>\;
  LOCKSTEP_Master_Out(821) <= \<const0>\;
  LOCKSTEP_Master_Out(822) <= \<const0>\;
  LOCKSTEP_Master_Out(823) <= \<const0>\;
  LOCKSTEP_Master_Out(824) <= \<const0>\;
  LOCKSTEP_Master_Out(825) <= \<const0>\;
  LOCKSTEP_Master_Out(826) <= \<const0>\;
  LOCKSTEP_Master_Out(827) <= \<const0>\;
  LOCKSTEP_Master_Out(828) <= \<const0>\;
  LOCKSTEP_Master_Out(829) <= \<const0>\;
  LOCKSTEP_Master_Out(830) <= \<const0>\;
  LOCKSTEP_Master_Out(831) <= \<const0>\;
  LOCKSTEP_Master_Out(832) <= \<const0>\;
  LOCKSTEP_Master_Out(833) <= \<const0>\;
  LOCKSTEP_Master_Out(834) <= \<const0>\;
  LOCKSTEP_Master_Out(835) <= \<const0>\;
  LOCKSTEP_Master_Out(836) <= \<const0>\;
  LOCKSTEP_Master_Out(837) <= \<const0>\;
  LOCKSTEP_Master_Out(838) <= \<const0>\;
  LOCKSTEP_Master_Out(839) <= \<const0>\;
  LOCKSTEP_Master_Out(840) <= \<const0>\;
  LOCKSTEP_Master_Out(841) <= \<const0>\;
  LOCKSTEP_Master_Out(842) <= \<const0>\;
  LOCKSTEP_Master_Out(843) <= \<const0>\;
  LOCKSTEP_Master_Out(844) <= \<const0>\;
  LOCKSTEP_Master_Out(845) <= \<const0>\;
  LOCKSTEP_Master_Out(846) <= \<const0>\;
  LOCKSTEP_Master_Out(847) <= \<const0>\;
  LOCKSTEP_Master_Out(848) <= \<const0>\;
  LOCKSTEP_Master_Out(849) <= \<const0>\;
  LOCKSTEP_Master_Out(850) <= \<const0>\;
  LOCKSTEP_Master_Out(851) <= \<const0>\;
  LOCKSTEP_Master_Out(852) <= \<const0>\;
  LOCKSTEP_Master_Out(853) <= \<const0>\;
  LOCKSTEP_Master_Out(854) <= \<const0>\;
  LOCKSTEP_Master_Out(855) <= \<const0>\;
  LOCKSTEP_Master_Out(856) <= \<const0>\;
  LOCKSTEP_Master_Out(857) <= \<const0>\;
  LOCKSTEP_Master_Out(858) <= \<const0>\;
  LOCKSTEP_Master_Out(859) <= \<const0>\;
  LOCKSTEP_Master_Out(860) <= \<const0>\;
  LOCKSTEP_Master_Out(861) <= \<const0>\;
  LOCKSTEP_Master_Out(862) <= \<const0>\;
  LOCKSTEP_Master_Out(863) <= \<const0>\;
  LOCKSTEP_Master_Out(864) <= \<const0>\;
  LOCKSTEP_Master_Out(865) <= \<const0>\;
  LOCKSTEP_Master_Out(866) <= \<const0>\;
  LOCKSTEP_Master_Out(867) <= \<const0>\;
  LOCKSTEP_Master_Out(868) <= \<const0>\;
  LOCKSTEP_Master_Out(869) <= \<const0>\;
  LOCKSTEP_Master_Out(870) <= \<const0>\;
  LOCKSTEP_Master_Out(871) <= \<const0>\;
  LOCKSTEP_Master_Out(872) <= \<const0>\;
  LOCKSTEP_Master_Out(873) <= \<const0>\;
  LOCKSTEP_Master_Out(874) <= \<const0>\;
  LOCKSTEP_Master_Out(875) <= \<const0>\;
  LOCKSTEP_Master_Out(876) <= \<const0>\;
  LOCKSTEP_Master_Out(877) <= \<const0>\;
  LOCKSTEP_Master_Out(878) <= \<const0>\;
  LOCKSTEP_Master_Out(879) <= \<const0>\;
  LOCKSTEP_Master_Out(880) <= \<const0>\;
  LOCKSTEP_Master_Out(881) <= \<const0>\;
  LOCKSTEP_Master_Out(882) <= \<const0>\;
  LOCKSTEP_Master_Out(883) <= \<const0>\;
  LOCKSTEP_Master_Out(884) <= \<const0>\;
  LOCKSTEP_Master_Out(885) <= \<const0>\;
  LOCKSTEP_Master_Out(886) <= \<const0>\;
  LOCKSTEP_Master_Out(887) <= \<const0>\;
  LOCKSTEP_Master_Out(888) <= \<const0>\;
  LOCKSTEP_Master_Out(889) <= \<const0>\;
  LOCKSTEP_Master_Out(890) <= \<const0>\;
  LOCKSTEP_Master_Out(891) <= \<const0>\;
  LOCKSTEP_Master_Out(892) <= \<const0>\;
  LOCKSTEP_Master_Out(893) <= \<const0>\;
  LOCKSTEP_Master_Out(894) <= \<const0>\;
  LOCKSTEP_Master_Out(895) <= \<const0>\;
  LOCKSTEP_Master_Out(896) <= \<const0>\;
  LOCKSTEP_Master_Out(897) <= \<const0>\;
  LOCKSTEP_Master_Out(898) <= \<const0>\;
  LOCKSTEP_Master_Out(899) <= \<const0>\;
  LOCKSTEP_Master_Out(900) <= \<const0>\;
  LOCKSTEP_Master_Out(901) <= \<const0>\;
  LOCKSTEP_Master_Out(902) <= \<const0>\;
  LOCKSTEP_Master_Out(903) <= \<const0>\;
  LOCKSTEP_Master_Out(904) <= \<const0>\;
  LOCKSTEP_Master_Out(905) <= \<const0>\;
  LOCKSTEP_Master_Out(906) <= \<const0>\;
  LOCKSTEP_Master_Out(907) <= \<const0>\;
  LOCKSTEP_Master_Out(908) <= \<const0>\;
  LOCKSTEP_Master_Out(909) <= \<const0>\;
  LOCKSTEP_Master_Out(910) <= \<const0>\;
  LOCKSTEP_Master_Out(911) <= \<const0>\;
  LOCKSTEP_Master_Out(912) <= \<const0>\;
  LOCKSTEP_Master_Out(913) <= \<const0>\;
  LOCKSTEP_Master_Out(914) <= \<const0>\;
  LOCKSTEP_Master_Out(915) <= \<const0>\;
  LOCKSTEP_Master_Out(916) <= \<const0>\;
  LOCKSTEP_Master_Out(917) <= \<const0>\;
  LOCKSTEP_Master_Out(918) <= \<const0>\;
  LOCKSTEP_Master_Out(919) <= \<const0>\;
  LOCKSTEP_Master_Out(920) <= \<const0>\;
  LOCKSTEP_Master_Out(921) <= \<const0>\;
  LOCKSTEP_Master_Out(922) <= \<const0>\;
  LOCKSTEP_Master_Out(923) <= \<const0>\;
  LOCKSTEP_Master_Out(924) <= \<const0>\;
  LOCKSTEP_Master_Out(925) <= \<const0>\;
  LOCKSTEP_Master_Out(926) <= \<const0>\;
  LOCKSTEP_Master_Out(927) <= \<const0>\;
  LOCKSTEP_Master_Out(928) <= \<const0>\;
  LOCKSTEP_Master_Out(929) <= \<const0>\;
  LOCKSTEP_Master_Out(930) <= \<const0>\;
  LOCKSTEP_Master_Out(931) <= \<const0>\;
  LOCKSTEP_Master_Out(932) <= \<const0>\;
  LOCKSTEP_Master_Out(933) <= \<const0>\;
  LOCKSTEP_Master_Out(934) <= \<const0>\;
  LOCKSTEP_Master_Out(935) <= \<const0>\;
  LOCKSTEP_Master_Out(936) <= \<const0>\;
  LOCKSTEP_Master_Out(937) <= \<const0>\;
  LOCKSTEP_Master_Out(938) <= \<const0>\;
  LOCKSTEP_Master_Out(939) <= \<const0>\;
  LOCKSTEP_Master_Out(940) <= \<const0>\;
  LOCKSTEP_Master_Out(941) <= \<const0>\;
  LOCKSTEP_Master_Out(942) <= \<const0>\;
  LOCKSTEP_Master_Out(943) <= \<const0>\;
  LOCKSTEP_Master_Out(944) <= \<const0>\;
  LOCKSTEP_Master_Out(945) <= \<const0>\;
  LOCKSTEP_Master_Out(946) <= \<const0>\;
  LOCKSTEP_Master_Out(947) <= \<const0>\;
  LOCKSTEP_Master_Out(948) <= \<const0>\;
  LOCKSTEP_Master_Out(949) <= \<const0>\;
  LOCKSTEP_Master_Out(950) <= \<const0>\;
  LOCKSTEP_Master_Out(951) <= \<const0>\;
  LOCKSTEP_Master_Out(952) <= \<const0>\;
  LOCKSTEP_Master_Out(953) <= \<const0>\;
  LOCKSTEP_Master_Out(954) <= \<const0>\;
  LOCKSTEP_Master_Out(955) <= \<const0>\;
  LOCKSTEP_Master_Out(956) <= \<const0>\;
  LOCKSTEP_Master_Out(957) <= \<const0>\;
  LOCKSTEP_Master_Out(958) <= \<const0>\;
  LOCKSTEP_Master_Out(959) <= \<const0>\;
  LOCKSTEP_Master_Out(960) <= \<const0>\;
  LOCKSTEP_Master_Out(961) <= \<const0>\;
  LOCKSTEP_Master_Out(962) <= \<const0>\;
  LOCKSTEP_Master_Out(963) <= \<const0>\;
  LOCKSTEP_Master_Out(964) <= \<const0>\;
  LOCKSTEP_Master_Out(965) <= \<const0>\;
  LOCKSTEP_Master_Out(966) <= \<const0>\;
  LOCKSTEP_Master_Out(967) <= \<const0>\;
  LOCKSTEP_Master_Out(968) <= \<const0>\;
  LOCKSTEP_Master_Out(969) <= \<const0>\;
  LOCKSTEP_Master_Out(970) <= \<const0>\;
  LOCKSTEP_Master_Out(971) <= \<const0>\;
  LOCKSTEP_Master_Out(972) <= \<const0>\;
  LOCKSTEP_Master_Out(973) <= \<const0>\;
  LOCKSTEP_Master_Out(974) <= \<const0>\;
  LOCKSTEP_Master_Out(975) <= \<const0>\;
  LOCKSTEP_Master_Out(976) <= \<const0>\;
  LOCKSTEP_Master_Out(977) <= \<const0>\;
  LOCKSTEP_Master_Out(978) <= \<const0>\;
  LOCKSTEP_Master_Out(979) <= \<const0>\;
  LOCKSTEP_Master_Out(980) <= \<const0>\;
  LOCKSTEP_Master_Out(981) <= \<const0>\;
  LOCKSTEP_Master_Out(982) <= \<const0>\;
  LOCKSTEP_Master_Out(983) <= \<const0>\;
  LOCKSTEP_Master_Out(984) <= \<const0>\;
  LOCKSTEP_Master_Out(985) <= \<const0>\;
  LOCKSTEP_Master_Out(986) <= \<const0>\;
  LOCKSTEP_Master_Out(987) <= \<const0>\;
  LOCKSTEP_Master_Out(988) <= \<const0>\;
  LOCKSTEP_Master_Out(989) <= \<const0>\;
  LOCKSTEP_Master_Out(990) <= \<const0>\;
  LOCKSTEP_Master_Out(991) <= \<const0>\;
  LOCKSTEP_Master_Out(992) <= \<const0>\;
  LOCKSTEP_Master_Out(993) <= \<const0>\;
  LOCKSTEP_Master_Out(994) <= \<const0>\;
  LOCKSTEP_Master_Out(995) <= \<const0>\;
  LOCKSTEP_Master_Out(996) <= \<const0>\;
  LOCKSTEP_Master_Out(997) <= \<const0>\;
  LOCKSTEP_Master_Out(998) <= \<const0>\;
  LOCKSTEP_Master_Out(999) <= \<const0>\;
  LOCKSTEP_Master_Out(1000) <= \<const0>\;
  LOCKSTEP_Master_Out(1001) <= \<const0>\;
  LOCKSTEP_Master_Out(1002) <= \<const0>\;
  LOCKSTEP_Master_Out(1003) <= \<const0>\;
  LOCKSTEP_Master_Out(1004) <= \<const0>\;
  LOCKSTEP_Master_Out(1005) <= \<const0>\;
  LOCKSTEP_Master_Out(1006) <= \<const0>\;
  LOCKSTEP_Master_Out(1007) <= \<const0>\;
  LOCKSTEP_Master_Out(1008) <= \<const0>\;
  LOCKSTEP_Master_Out(1009) <= \<const0>\;
  LOCKSTEP_Master_Out(1010) <= \<const0>\;
  LOCKSTEP_Master_Out(1011) <= \<const0>\;
  LOCKSTEP_Master_Out(1012) <= \<const0>\;
  LOCKSTEP_Master_Out(1013) <= \<const0>\;
  LOCKSTEP_Master_Out(1014) <= \<const0>\;
  LOCKSTEP_Master_Out(1015) <= \<const0>\;
  LOCKSTEP_Master_Out(1016) <= \<const0>\;
  LOCKSTEP_Master_Out(1017) <= \<const0>\;
  LOCKSTEP_Master_Out(1018) <= \<const0>\;
  LOCKSTEP_Master_Out(1019) <= \<const0>\;
  LOCKSTEP_Master_Out(1020) <= \<const0>\;
  LOCKSTEP_Master_Out(1021) <= \<const0>\;
  LOCKSTEP_Master_Out(1022) <= \<const0>\;
  LOCKSTEP_Master_Out(1023) <= \<const0>\;
  LOCKSTEP_Master_Out(1024) <= \<const0>\;
  LOCKSTEP_Master_Out(1025) <= \<const0>\;
  LOCKSTEP_Master_Out(1026) <= \<const0>\;
  LOCKSTEP_Master_Out(1027) <= \<const0>\;
  LOCKSTEP_Master_Out(1028) <= \<const0>\;
  LOCKSTEP_Master_Out(1029) <= \<const0>\;
  LOCKSTEP_Master_Out(1030) <= \<const0>\;
  LOCKSTEP_Master_Out(1031) <= \<const0>\;
  LOCKSTEP_Master_Out(1032) <= \<const0>\;
  LOCKSTEP_Master_Out(1033) <= \<const0>\;
  LOCKSTEP_Master_Out(1034) <= \<const0>\;
  LOCKSTEP_Master_Out(1035) <= \<const0>\;
  LOCKSTEP_Master_Out(1036) <= \<const0>\;
  LOCKSTEP_Master_Out(1037) <= \<const0>\;
  LOCKSTEP_Master_Out(1038) <= \<const0>\;
  LOCKSTEP_Master_Out(1039) <= \<const0>\;
  LOCKSTEP_Master_Out(1040) <= \<const0>\;
  LOCKSTEP_Master_Out(1041) <= \<const0>\;
  LOCKSTEP_Master_Out(1042) <= \<const0>\;
  LOCKSTEP_Master_Out(1043) <= \<const0>\;
  LOCKSTEP_Master_Out(1044) <= \<const0>\;
  LOCKSTEP_Master_Out(1045) <= \<const0>\;
  LOCKSTEP_Master_Out(1046) <= \<const0>\;
  LOCKSTEP_Master_Out(1047) <= \<const0>\;
  LOCKSTEP_Master_Out(1048) <= \<const0>\;
  LOCKSTEP_Master_Out(1049) <= \<const0>\;
  LOCKSTEP_Master_Out(1050) <= \<const0>\;
  LOCKSTEP_Master_Out(1051) <= \<const0>\;
  LOCKSTEP_Master_Out(1052) <= \<const0>\;
  LOCKSTEP_Master_Out(1053) <= \<const0>\;
  LOCKSTEP_Master_Out(1054) <= \<const0>\;
  LOCKSTEP_Master_Out(1055) <= \<const0>\;
  LOCKSTEP_Master_Out(1056) <= \<const0>\;
  LOCKSTEP_Master_Out(1057) <= \<const0>\;
  LOCKSTEP_Master_Out(1058) <= \<const0>\;
  LOCKSTEP_Master_Out(1059) <= \<const0>\;
  LOCKSTEP_Master_Out(1060) <= \<const0>\;
  LOCKSTEP_Master_Out(1061) <= \<const0>\;
  LOCKSTEP_Master_Out(1062) <= \<const0>\;
  LOCKSTEP_Master_Out(1063) <= \<const0>\;
  LOCKSTEP_Master_Out(1064) <= \<const0>\;
  LOCKSTEP_Master_Out(1065) <= \<const0>\;
  LOCKSTEP_Master_Out(1066) <= \<const0>\;
  LOCKSTEP_Master_Out(1067) <= \<const0>\;
  LOCKSTEP_Master_Out(1068) <= \<const0>\;
  LOCKSTEP_Master_Out(1069) <= \<const0>\;
  LOCKSTEP_Master_Out(1070) <= \<const0>\;
  LOCKSTEP_Master_Out(1071) <= \<const0>\;
  LOCKSTEP_Master_Out(1072) <= \<const0>\;
  LOCKSTEP_Master_Out(1073) <= \<const0>\;
  LOCKSTEP_Master_Out(1074) <= \<const0>\;
  LOCKSTEP_Master_Out(1075) <= \<const0>\;
  LOCKSTEP_Master_Out(1076) <= \<const0>\;
  LOCKSTEP_Master_Out(1077) <= \<const0>\;
  LOCKSTEP_Master_Out(1078) <= \<const0>\;
  LOCKSTEP_Master_Out(1079) <= \<const0>\;
  LOCKSTEP_Master_Out(1080) <= \<const0>\;
  LOCKSTEP_Master_Out(1081) <= \<const0>\;
  LOCKSTEP_Master_Out(1082) <= \<const0>\;
  LOCKSTEP_Master_Out(1083) <= \<const0>\;
  LOCKSTEP_Master_Out(1084) <= \<const0>\;
  LOCKSTEP_Master_Out(1085) <= \<const0>\;
  LOCKSTEP_Master_Out(1086) <= \<const0>\;
  LOCKSTEP_Master_Out(1087) <= \<const0>\;
  LOCKSTEP_Master_Out(1088) <= \<const0>\;
  LOCKSTEP_Master_Out(1089) <= \<const0>\;
  LOCKSTEP_Master_Out(1090) <= \<const0>\;
  LOCKSTEP_Master_Out(1091) <= \<const0>\;
  LOCKSTEP_Master_Out(1092) <= \<const0>\;
  LOCKSTEP_Master_Out(1093) <= \<const0>\;
  LOCKSTEP_Master_Out(1094) <= \<const0>\;
  LOCKSTEP_Master_Out(1095) <= \<const0>\;
  LOCKSTEP_Master_Out(1096) <= \<const0>\;
  LOCKSTEP_Master_Out(1097) <= \<const0>\;
  LOCKSTEP_Master_Out(1098) <= \<const0>\;
  LOCKSTEP_Master_Out(1099) <= \<const0>\;
  LOCKSTEP_Master_Out(1100) <= \<const0>\;
  LOCKSTEP_Master_Out(1101) <= \<const0>\;
  LOCKSTEP_Master_Out(1102) <= \<const0>\;
  LOCKSTEP_Master_Out(1103) <= \<const0>\;
  LOCKSTEP_Master_Out(1104) <= \<const0>\;
  LOCKSTEP_Master_Out(1105) <= \<const0>\;
  LOCKSTEP_Master_Out(1106) <= \<const0>\;
  LOCKSTEP_Master_Out(1107) <= \<const0>\;
  LOCKSTEP_Master_Out(1108) <= \<const0>\;
  LOCKSTEP_Master_Out(1109) <= \<const0>\;
  LOCKSTEP_Master_Out(1110) <= \<const0>\;
  LOCKSTEP_Master_Out(1111) <= \<const0>\;
  LOCKSTEP_Master_Out(1112) <= \<const0>\;
  LOCKSTEP_Master_Out(1113) <= \<const0>\;
  LOCKSTEP_Master_Out(1114) <= \<const0>\;
  LOCKSTEP_Master_Out(1115) <= \<const0>\;
  LOCKSTEP_Master_Out(1116) <= \<const0>\;
  LOCKSTEP_Master_Out(1117) <= \<const0>\;
  LOCKSTEP_Master_Out(1118) <= \<const0>\;
  LOCKSTEP_Master_Out(1119) <= \<const0>\;
  LOCKSTEP_Master_Out(1120) <= \<const0>\;
  LOCKSTEP_Master_Out(1121) <= \<const0>\;
  LOCKSTEP_Master_Out(1122) <= \<const0>\;
  LOCKSTEP_Master_Out(1123) <= \<const0>\;
  LOCKSTEP_Master_Out(1124) <= \<const0>\;
  LOCKSTEP_Master_Out(1125) <= \<const0>\;
  LOCKSTEP_Master_Out(1126) <= \<const0>\;
  LOCKSTEP_Master_Out(1127) <= \<const0>\;
  LOCKSTEP_Master_Out(1128) <= \<const0>\;
  LOCKSTEP_Master_Out(1129) <= \<const0>\;
  LOCKSTEP_Master_Out(1130) <= \<const0>\;
  LOCKSTEP_Master_Out(1131) <= \<const0>\;
  LOCKSTEP_Master_Out(1132) <= \<const0>\;
  LOCKSTEP_Master_Out(1133) <= \<const0>\;
  LOCKSTEP_Master_Out(1134) <= \<const0>\;
  LOCKSTEP_Master_Out(1135) <= \<const0>\;
  LOCKSTEP_Master_Out(1136) <= \<const0>\;
  LOCKSTEP_Master_Out(1137) <= \<const0>\;
  LOCKSTEP_Master_Out(1138) <= \<const0>\;
  LOCKSTEP_Master_Out(1139) <= \<const0>\;
  LOCKSTEP_Master_Out(1140) <= \<const0>\;
  LOCKSTEP_Master_Out(1141) <= \<const0>\;
  LOCKSTEP_Master_Out(1142) <= \<const0>\;
  LOCKSTEP_Master_Out(1143) <= \<const0>\;
  LOCKSTEP_Master_Out(1144) <= \<const0>\;
  LOCKSTEP_Master_Out(1145) <= \<const0>\;
  LOCKSTEP_Master_Out(1146) <= \<const0>\;
  LOCKSTEP_Master_Out(1147) <= \<const0>\;
  LOCKSTEP_Master_Out(1148) <= \<const0>\;
  LOCKSTEP_Master_Out(1149) <= \<const0>\;
  LOCKSTEP_Master_Out(1150) <= \<const0>\;
  LOCKSTEP_Master_Out(1151) <= \<const0>\;
  LOCKSTEP_Master_Out(1152) <= \<const0>\;
  LOCKSTEP_Master_Out(1153) <= \<const0>\;
  LOCKSTEP_Master_Out(1154) <= \<const0>\;
  LOCKSTEP_Master_Out(1155) <= \<const0>\;
  LOCKSTEP_Master_Out(1156) <= \<const0>\;
  LOCKSTEP_Master_Out(1157) <= \<const0>\;
  LOCKSTEP_Master_Out(1158) <= \<const0>\;
  LOCKSTEP_Master_Out(1159) <= \<const0>\;
  LOCKSTEP_Master_Out(1160) <= \<const0>\;
  LOCKSTEP_Master_Out(1161) <= \<const0>\;
  LOCKSTEP_Master_Out(1162) <= \<const0>\;
  LOCKSTEP_Master_Out(1163) <= \<const0>\;
  LOCKSTEP_Master_Out(1164) <= \<const0>\;
  LOCKSTEP_Master_Out(1165) <= \<const0>\;
  LOCKSTEP_Master_Out(1166) <= \<const0>\;
  LOCKSTEP_Master_Out(1167) <= \<const0>\;
  LOCKSTEP_Master_Out(1168) <= \<const0>\;
  LOCKSTEP_Master_Out(1169) <= \<const0>\;
  LOCKSTEP_Master_Out(1170) <= \<const0>\;
  LOCKSTEP_Master_Out(1171) <= \<const0>\;
  LOCKSTEP_Master_Out(1172) <= \<const0>\;
  LOCKSTEP_Master_Out(1173) <= \<const0>\;
  LOCKSTEP_Master_Out(1174) <= \<const0>\;
  LOCKSTEP_Master_Out(1175) <= \<const0>\;
  LOCKSTEP_Master_Out(1176) <= \<const0>\;
  LOCKSTEP_Master_Out(1177) <= \<const0>\;
  LOCKSTEP_Master_Out(1178) <= \<const0>\;
  LOCKSTEP_Master_Out(1179) <= \<const0>\;
  LOCKSTEP_Master_Out(1180) <= \<const0>\;
  LOCKSTEP_Master_Out(1181) <= \<const0>\;
  LOCKSTEP_Master_Out(1182) <= \<const0>\;
  LOCKSTEP_Master_Out(1183) <= \<const0>\;
  LOCKSTEP_Master_Out(1184) <= \<const0>\;
  LOCKSTEP_Master_Out(1185) <= \<const0>\;
  LOCKSTEP_Master_Out(1186) <= \<const0>\;
  LOCKSTEP_Master_Out(1187) <= \<const0>\;
  LOCKSTEP_Master_Out(1188) <= \<const0>\;
  LOCKSTEP_Master_Out(1189) <= \<const0>\;
  LOCKSTEP_Master_Out(1190) <= \<const0>\;
  LOCKSTEP_Master_Out(1191) <= \<const0>\;
  LOCKSTEP_Master_Out(1192) <= \<const0>\;
  LOCKSTEP_Master_Out(1193) <= \<const0>\;
  LOCKSTEP_Master_Out(1194) <= \<const0>\;
  LOCKSTEP_Master_Out(1195) <= \<const0>\;
  LOCKSTEP_Master_Out(1196) <= \<const0>\;
  LOCKSTEP_Master_Out(1197) <= \<const0>\;
  LOCKSTEP_Master_Out(1198) <= \<const0>\;
  LOCKSTEP_Master_Out(1199) <= \<const0>\;
  LOCKSTEP_Master_Out(1200) <= \<const0>\;
  LOCKSTEP_Master_Out(1201) <= \<const0>\;
  LOCKSTEP_Master_Out(1202) <= \<const0>\;
  LOCKSTEP_Master_Out(1203) <= \<const0>\;
  LOCKSTEP_Master_Out(1204) <= \<const0>\;
  LOCKSTEP_Master_Out(1205) <= \<const0>\;
  LOCKSTEP_Master_Out(1206) <= \<const0>\;
  LOCKSTEP_Master_Out(1207) <= \<const0>\;
  LOCKSTEP_Master_Out(1208) <= \<const0>\;
  LOCKSTEP_Master_Out(1209) <= \<const0>\;
  LOCKSTEP_Master_Out(1210) <= \<const0>\;
  LOCKSTEP_Master_Out(1211) <= \<const0>\;
  LOCKSTEP_Master_Out(1212) <= \<const0>\;
  LOCKSTEP_Master_Out(1213) <= \<const0>\;
  LOCKSTEP_Master_Out(1214) <= \<const0>\;
  LOCKSTEP_Master_Out(1215) <= \<const0>\;
  LOCKSTEP_Master_Out(1216) <= \<const0>\;
  LOCKSTEP_Master_Out(1217) <= \<const0>\;
  LOCKSTEP_Master_Out(1218) <= \<const0>\;
  LOCKSTEP_Master_Out(1219) <= \<const0>\;
  LOCKSTEP_Master_Out(1220) <= \<const0>\;
  LOCKSTEP_Master_Out(1221) <= \<const0>\;
  LOCKSTEP_Master_Out(1222) <= \<const0>\;
  LOCKSTEP_Master_Out(1223) <= \<const0>\;
  LOCKSTEP_Master_Out(1224) <= \<const0>\;
  LOCKSTEP_Master_Out(1225) <= \<const0>\;
  LOCKSTEP_Master_Out(1226) <= \<const0>\;
  LOCKSTEP_Master_Out(1227) <= \<const0>\;
  LOCKSTEP_Master_Out(1228) <= \<const0>\;
  LOCKSTEP_Master_Out(1229) <= \<const0>\;
  LOCKSTEP_Master_Out(1230) <= \<const0>\;
  LOCKSTEP_Master_Out(1231) <= \<const0>\;
  LOCKSTEP_Master_Out(1232) <= \<const0>\;
  LOCKSTEP_Master_Out(1233) <= \<const0>\;
  LOCKSTEP_Master_Out(1234) <= \<const0>\;
  LOCKSTEP_Master_Out(1235) <= \<const0>\;
  LOCKSTEP_Master_Out(1236) <= \<const0>\;
  LOCKSTEP_Master_Out(1237) <= \<const0>\;
  LOCKSTEP_Master_Out(1238) <= \<const0>\;
  LOCKSTEP_Master_Out(1239) <= \<const0>\;
  LOCKSTEP_Master_Out(1240) <= \<const0>\;
  LOCKSTEP_Master_Out(1241) <= \<const0>\;
  LOCKSTEP_Master_Out(1242) <= \<const0>\;
  LOCKSTEP_Master_Out(1243) <= \<const0>\;
  LOCKSTEP_Master_Out(1244) <= \<const0>\;
  LOCKSTEP_Master_Out(1245) <= \<const0>\;
  LOCKSTEP_Master_Out(1246) <= \<const0>\;
  LOCKSTEP_Master_Out(1247) <= \<const0>\;
  LOCKSTEP_Master_Out(1248) <= \<const0>\;
  LOCKSTEP_Master_Out(1249) <= \<const0>\;
  LOCKSTEP_Master_Out(1250) <= \<const0>\;
  LOCKSTEP_Master_Out(1251) <= \<const0>\;
  LOCKSTEP_Master_Out(1252) <= \<const0>\;
  LOCKSTEP_Master_Out(1253) <= \<const0>\;
  LOCKSTEP_Master_Out(1254) <= \<const0>\;
  LOCKSTEP_Master_Out(1255) <= \<const0>\;
  LOCKSTEP_Master_Out(1256) <= \<const0>\;
  LOCKSTEP_Master_Out(1257) <= \<const0>\;
  LOCKSTEP_Master_Out(1258) <= \<const0>\;
  LOCKSTEP_Master_Out(1259) <= \<const0>\;
  LOCKSTEP_Master_Out(1260) <= \<const0>\;
  LOCKSTEP_Master_Out(1261) <= \<const0>\;
  LOCKSTEP_Master_Out(1262) <= \<const0>\;
  LOCKSTEP_Master_Out(1263) <= \<const0>\;
  LOCKSTEP_Master_Out(1264) <= \<const0>\;
  LOCKSTEP_Master_Out(1265) <= \<const0>\;
  LOCKSTEP_Master_Out(1266) <= \<const0>\;
  LOCKSTEP_Master_Out(1267) <= \<const0>\;
  LOCKSTEP_Master_Out(1268) <= \<const0>\;
  LOCKSTEP_Master_Out(1269) <= \<const0>\;
  LOCKSTEP_Master_Out(1270) <= \<const0>\;
  LOCKSTEP_Master_Out(1271) <= \<const0>\;
  LOCKSTEP_Master_Out(1272) <= \<const0>\;
  LOCKSTEP_Master_Out(1273) <= \<const0>\;
  LOCKSTEP_Master_Out(1274) <= \<const0>\;
  LOCKSTEP_Master_Out(1275) <= \<const0>\;
  LOCKSTEP_Master_Out(1276) <= \<const0>\;
  LOCKSTEP_Master_Out(1277) <= \<const0>\;
  LOCKSTEP_Master_Out(1278) <= \<const0>\;
  LOCKSTEP_Master_Out(1279) <= \<const0>\;
  LOCKSTEP_Master_Out(1280) <= \<const0>\;
  LOCKSTEP_Master_Out(1281) <= \<const0>\;
  LOCKSTEP_Master_Out(1282) <= \<const0>\;
  LOCKSTEP_Master_Out(1283) <= \<const0>\;
  LOCKSTEP_Master_Out(1284) <= \<const0>\;
  LOCKSTEP_Master_Out(1285) <= \<const0>\;
  LOCKSTEP_Master_Out(1286) <= \<const0>\;
  LOCKSTEP_Master_Out(1287) <= \<const0>\;
  LOCKSTEP_Master_Out(1288) <= \<const0>\;
  LOCKSTEP_Master_Out(1289) <= \<const0>\;
  LOCKSTEP_Master_Out(1290) <= \<const0>\;
  LOCKSTEP_Master_Out(1291) <= \<const0>\;
  LOCKSTEP_Master_Out(1292) <= \<const0>\;
  LOCKSTEP_Master_Out(1293) <= \<const0>\;
  LOCKSTEP_Master_Out(1294) <= \<const0>\;
  LOCKSTEP_Master_Out(1295) <= \<const0>\;
  LOCKSTEP_Master_Out(1296) <= \<const0>\;
  LOCKSTEP_Master_Out(1297) <= \<const0>\;
  LOCKSTEP_Master_Out(1298) <= \<const0>\;
  LOCKSTEP_Master_Out(1299) <= \<const0>\;
  LOCKSTEP_Master_Out(1300) <= \<const0>\;
  LOCKSTEP_Master_Out(1301) <= \<const0>\;
  LOCKSTEP_Master_Out(1302) <= \<const0>\;
  LOCKSTEP_Master_Out(1303) <= \<const0>\;
  LOCKSTEP_Master_Out(1304) <= \<const0>\;
  LOCKSTEP_Master_Out(1305) <= \<const0>\;
  LOCKSTEP_Master_Out(1306) <= \<const0>\;
  LOCKSTEP_Master_Out(1307) <= \<const0>\;
  LOCKSTEP_Master_Out(1308) <= \<const0>\;
  LOCKSTEP_Master_Out(1309) <= \<const0>\;
  LOCKSTEP_Master_Out(1310) <= \<const0>\;
  LOCKSTEP_Master_Out(1311) <= \<const0>\;
  LOCKSTEP_Master_Out(1312) <= \<const0>\;
  LOCKSTEP_Master_Out(1313) <= \<const0>\;
  LOCKSTEP_Master_Out(1314) <= \<const0>\;
  LOCKSTEP_Master_Out(1315) <= \<const0>\;
  LOCKSTEP_Master_Out(1316) <= \<const0>\;
  LOCKSTEP_Master_Out(1317) <= \<const0>\;
  LOCKSTEP_Master_Out(1318) <= \<const0>\;
  LOCKSTEP_Master_Out(1319) <= \<const0>\;
  LOCKSTEP_Master_Out(1320) <= \<const0>\;
  LOCKSTEP_Master_Out(1321) <= \<const0>\;
  LOCKSTEP_Master_Out(1322) <= \<const0>\;
  LOCKSTEP_Master_Out(1323) <= \<const0>\;
  LOCKSTEP_Master_Out(1324) <= \<const0>\;
  LOCKSTEP_Master_Out(1325) <= \<const0>\;
  LOCKSTEP_Master_Out(1326) <= \<const0>\;
  LOCKSTEP_Master_Out(1327) <= \<const0>\;
  LOCKSTEP_Master_Out(1328) <= \<const0>\;
  LOCKSTEP_Master_Out(1329) <= \<const0>\;
  LOCKSTEP_Master_Out(1330) <= \<const0>\;
  LOCKSTEP_Master_Out(1331) <= \<const0>\;
  LOCKSTEP_Master_Out(1332) <= \<const0>\;
  LOCKSTEP_Master_Out(1333) <= \<const0>\;
  LOCKSTEP_Master_Out(1334) <= \<const0>\;
  LOCKSTEP_Master_Out(1335) <= \<const0>\;
  LOCKSTEP_Master_Out(1336) <= \<const0>\;
  LOCKSTEP_Master_Out(1337) <= \<const0>\;
  LOCKSTEP_Master_Out(1338) <= \<const0>\;
  LOCKSTEP_Master_Out(1339) <= \<const0>\;
  LOCKSTEP_Master_Out(1340) <= \<const0>\;
  LOCKSTEP_Master_Out(1341) <= \<const0>\;
  LOCKSTEP_Master_Out(1342) <= \<const0>\;
  LOCKSTEP_Master_Out(1343) <= \<const0>\;
  LOCKSTEP_Master_Out(1344) <= \<const0>\;
  LOCKSTEP_Master_Out(1345) <= \<const0>\;
  LOCKSTEP_Master_Out(1346) <= \<const0>\;
  LOCKSTEP_Master_Out(1347) <= \<const0>\;
  LOCKSTEP_Master_Out(1348) <= \<const0>\;
  LOCKSTEP_Master_Out(1349) <= \<const0>\;
  LOCKSTEP_Master_Out(1350) <= \<const0>\;
  LOCKSTEP_Master_Out(1351) <= \<const0>\;
  LOCKSTEP_Master_Out(1352) <= \<const0>\;
  LOCKSTEP_Master_Out(1353) <= \<const0>\;
  LOCKSTEP_Master_Out(1354) <= \<const0>\;
  LOCKSTEP_Master_Out(1355) <= \<const0>\;
  LOCKSTEP_Master_Out(1356) <= \<const0>\;
  LOCKSTEP_Master_Out(1357) <= \<const0>\;
  LOCKSTEP_Master_Out(1358) <= \<const0>\;
  LOCKSTEP_Master_Out(1359) <= \<const0>\;
  LOCKSTEP_Master_Out(1360) <= \<const0>\;
  LOCKSTEP_Master_Out(1361) <= \<const0>\;
  LOCKSTEP_Master_Out(1362) <= \<const0>\;
  LOCKSTEP_Master_Out(1363) <= \<const0>\;
  LOCKSTEP_Master_Out(1364) <= \<const0>\;
  LOCKSTEP_Master_Out(1365) <= \<const0>\;
  LOCKSTEP_Master_Out(1366) <= \<const0>\;
  LOCKSTEP_Master_Out(1367) <= \<const0>\;
  LOCKSTEP_Master_Out(1368) <= \<const0>\;
  LOCKSTEP_Master_Out(1369) <= \<const0>\;
  LOCKSTEP_Master_Out(1370) <= \<const0>\;
  LOCKSTEP_Master_Out(1371) <= \<const0>\;
  LOCKSTEP_Master_Out(1372) <= \<const0>\;
  LOCKSTEP_Master_Out(1373) <= \<const0>\;
  LOCKSTEP_Master_Out(1374) <= \<const0>\;
  LOCKSTEP_Master_Out(1375) <= \<const0>\;
  LOCKSTEP_Master_Out(1376) <= \<const0>\;
  LOCKSTEP_Master_Out(1377) <= \<const0>\;
  LOCKSTEP_Master_Out(1378) <= \<const0>\;
  LOCKSTEP_Master_Out(1379) <= \<const0>\;
  LOCKSTEP_Master_Out(1380) <= \<const0>\;
  LOCKSTEP_Master_Out(1381) <= \<const0>\;
  LOCKSTEP_Master_Out(1382) <= \<const0>\;
  LOCKSTEP_Master_Out(1383) <= \<const0>\;
  LOCKSTEP_Master_Out(1384) <= \<const0>\;
  LOCKSTEP_Master_Out(1385) <= \<const0>\;
  LOCKSTEP_Master_Out(1386) <= \<const0>\;
  LOCKSTEP_Master_Out(1387) <= \<const0>\;
  LOCKSTEP_Master_Out(1388) <= \<const0>\;
  LOCKSTEP_Master_Out(1389) <= \<const0>\;
  LOCKSTEP_Master_Out(1390) <= \<const0>\;
  LOCKSTEP_Master_Out(1391) <= \<const0>\;
  LOCKSTEP_Master_Out(1392) <= \<const0>\;
  LOCKSTEP_Master_Out(1393) <= \<const0>\;
  LOCKSTEP_Master_Out(1394) <= \<const0>\;
  LOCKSTEP_Master_Out(1395) <= \<const0>\;
  LOCKSTEP_Master_Out(1396) <= \<const0>\;
  LOCKSTEP_Master_Out(1397) <= \<const0>\;
  LOCKSTEP_Master_Out(1398) <= \<const0>\;
  LOCKSTEP_Master_Out(1399) <= \<const0>\;
  LOCKSTEP_Master_Out(1400) <= \<const0>\;
  LOCKSTEP_Master_Out(1401) <= \<const0>\;
  LOCKSTEP_Master_Out(1402) <= \<const0>\;
  LOCKSTEP_Master_Out(1403) <= \<const0>\;
  LOCKSTEP_Master_Out(1404) <= \<const0>\;
  LOCKSTEP_Master_Out(1405) <= \<const0>\;
  LOCKSTEP_Master_Out(1406) <= \<const0>\;
  LOCKSTEP_Master_Out(1407) <= \<const0>\;
  LOCKSTEP_Master_Out(1408) <= \<const0>\;
  LOCKSTEP_Master_Out(1409) <= \<const0>\;
  LOCKSTEP_Master_Out(1410) <= \<const0>\;
  LOCKSTEP_Master_Out(1411) <= \<const0>\;
  LOCKSTEP_Master_Out(1412) <= \<const0>\;
  LOCKSTEP_Master_Out(1413) <= \<const0>\;
  LOCKSTEP_Master_Out(1414) <= \<const0>\;
  LOCKSTEP_Master_Out(1415) <= \<const0>\;
  LOCKSTEP_Master_Out(1416) <= \<const0>\;
  LOCKSTEP_Master_Out(1417) <= \<const0>\;
  LOCKSTEP_Master_Out(1418) <= \<const0>\;
  LOCKSTEP_Master_Out(1419) <= \<const0>\;
  LOCKSTEP_Master_Out(1420) <= \<const0>\;
  LOCKSTEP_Master_Out(1421) <= \<const0>\;
  LOCKSTEP_Master_Out(1422) <= \<const0>\;
  LOCKSTEP_Master_Out(1423) <= \<const0>\;
  LOCKSTEP_Master_Out(1424) <= \<const0>\;
  LOCKSTEP_Master_Out(1425) <= \<const0>\;
  LOCKSTEP_Master_Out(1426) <= \<const0>\;
  LOCKSTEP_Master_Out(1427) <= \<const0>\;
  LOCKSTEP_Master_Out(1428) <= \<const0>\;
  LOCKSTEP_Master_Out(1429) <= \<const0>\;
  LOCKSTEP_Master_Out(1430) <= \<const0>\;
  LOCKSTEP_Master_Out(1431) <= \<const0>\;
  LOCKSTEP_Master_Out(1432) <= \<const0>\;
  LOCKSTEP_Master_Out(1433) <= \<const0>\;
  LOCKSTEP_Master_Out(1434) <= \<const0>\;
  LOCKSTEP_Master_Out(1435) <= \<const0>\;
  LOCKSTEP_Master_Out(1436) <= \<const0>\;
  LOCKSTEP_Master_Out(1437) <= \<const0>\;
  LOCKSTEP_Master_Out(1438) <= \<const0>\;
  LOCKSTEP_Master_Out(1439) <= \<const0>\;
  LOCKSTEP_Master_Out(1440) <= \<const0>\;
  LOCKSTEP_Master_Out(1441) <= \<const0>\;
  LOCKSTEP_Master_Out(1442) <= \<const0>\;
  LOCKSTEP_Master_Out(1443) <= \<const0>\;
  LOCKSTEP_Master_Out(1444) <= \<const0>\;
  LOCKSTEP_Master_Out(1445) <= \<const0>\;
  LOCKSTEP_Master_Out(1446) <= \<const0>\;
  LOCKSTEP_Master_Out(1447) <= \<const0>\;
  LOCKSTEP_Master_Out(1448) <= \<const0>\;
  LOCKSTEP_Master_Out(1449) <= \<const0>\;
  LOCKSTEP_Master_Out(1450) <= \<const0>\;
  LOCKSTEP_Master_Out(1451) <= \<const0>\;
  LOCKSTEP_Master_Out(1452) <= \<const0>\;
  LOCKSTEP_Master_Out(1453) <= \<const0>\;
  LOCKSTEP_Master_Out(1454) <= \<const0>\;
  LOCKSTEP_Master_Out(1455) <= \<const0>\;
  LOCKSTEP_Master_Out(1456) <= \<const0>\;
  LOCKSTEP_Master_Out(1457) <= \<const0>\;
  LOCKSTEP_Master_Out(1458) <= \<const0>\;
  LOCKSTEP_Master_Out(1459) <= \<const0>\;
  LOCKSTEP_Master_Out(1460) <= \<const0>\;
  LOCKSTEP_Master_Out(1461) <= \<const0>\;
  LOCKSTEP_Master_Out(1462) <= \<const0>\;
  LOCKSTEP_Master_Out(1463) <= \<const0>\;
  LOCKSTEP_Master_Out(1464) <= \<const0>\;
  LOCKSTEP_Master_Out(1465) <= \<const0>\;
  LOCKSTEP_Master_Out(1466) <= \<const0>\;
  LOCKSTEP_Master_Out(1467) <= \<const0>\;
  LOCKSTEP_Master_Out(1468) <= \<const0>\;
  LOCKSTEP_Master_Out(1469) <= \<const0>\;
  LOCKSTEP_Master_Out(1470) <= \<const0>\;
  LOCKSTEP_Master_Out(1471) <= \<const0>\;
  LOCKSTEP_Master_Out(1472) <= \<const0>\;
  LOCKSTEP_Master_Out(1473) <= \<const0>\;
  LOCKSTEP_Master_Out(1474) <= \<const0>\;
  LOCKSTEP_Master_Out(1475) <= \<const0>\;
  LOCKSTEP_Master_Out(1476) <= \<const0>\;
  LOCKSTEP_Master_Out(1477) <= \<const0>\;
  LOCKSTEP_Master_Out(1478) <= \<const0>\;
  LOCKSTEP_Master_Out(1479) <= \<const0>\;
  LOCKSTEP_Master_Out(1480) <= \<const0>\;
  LOCKSTEP_Master_Out(1481) <= \<const0>\;
  LOCKSTEP_Master_Out(1482) <= \<const0>\;
  LOCKSTEP_Master_Out(1483) <= \<const0>\;
  LOCKSTEP_Master_Out(1484) <= \<const0>\;
  LOCKSTEP_Master_Out(1485) <= \<const0>\;
  LOCKSTEP_Master_Out(1486) <= \<const0>\;
  LOCKSTEP_Master_Out(1487) <= \<const0>\;
  LOCKSTEP_Master_Out(1488) <= \<const0>\;
  LOCKSTEP_Master_Out(1489) <= \<const0>\;
  LOCKSTEP_Master_Out(1490) <= \<const0>\;
  LOCKSTEP_Master_Out(1491) <= \<const0>\;
  LOCKSTEP_Master_Out(1492) <= \<const0>\;
  LOCKSTEP_Master_Out(1493) <= \<const0>\;
  LOCKSTEP_Master_Out(1494) <= \<const0>\;
  LOCKSTEP_Master_Out(1495) <= \<const0>\;
  LOCKSTEP_Master_Out(1496) <= \<const0>\;
  LOCKSTEP_Master_Out(1497) <= \<const0>\;
  LOCKSTEP_Master_Out(1498) <= \<const0>\;
  LOCKSTEP_Master_Out(1499) <= \<const0>\;
  LOCKSTEP_Master_Out(1500) <= \<const0>\;
  LOCKSTEP_Master_Out(1501) <= \<const0>\;
  LOCKSTEP_Master_Out(1502) <= \<const0>\;
  LOCKSTEP_Master_Out(1503) <= \<const0>\;
  LOCKSTEP_Master_Out(1504) <= \<const0>\;
  LOCKSTEP_Master_Out(1505) <= \<const0>\;
  LOCKSTEP_Master_Out(1506) <= \<const0>\;
  LOCKSTEP_Master_Out(1507) <= \<const0>\;
  LOCKSTEP_Master_Out(1508) <= \<const0>\;
  LOCKSTEP_Master_Out(1509) <= \<const0>\;
  LOCKSTEP_Master_Out(1510) <= \<const0>\;
  LOCKSTEP_Master_Out(1511) <= \<const0>\;
  LOCKSTEP_Master_Out(1512) <= \<const0>\;
  LOCKSTEP_Master_Out(1513) <= \<const0>\;
  LOCKSTEP_Master_Out(1514) <= \<const0>\;
  LOCKSTEP_Master_Out(1515) <= \<const0>\;
  LOCKSTEP_Master_Out(1516) <= \<const0>\;
  LOCKSTEP_Master_Out(1517) <= \<const0>\;
  LOCKSTEP_Master_Out(1518) <= \<const0>\;
  LOCKSTEP_Master_Out(1519) <= \<const0>\;
  LOCKSTEP_Master_Out(1520) <= \<const0>\;
  LOCKSTEP_Master_Out(1521) <= \<const0>\;
  LOCKSTEP_Master_Out(1522) <= \<const0>\;
  LOCKSTEP_Master_Out(1523) <= \<const0>\;
  LOCKSTEP_Master_Out(1524) <= \<const0>\;
  LOCKSTEP_Master_Out(1525) <= \<const0>\;
  LOCKSTEP_Master_Out(1526) <= \<const0>\;
  LOCKSTEP_Master_Out(1527) <= \<const0>\;
  LOCKSTEP_Master_Out(1528) <= \<const0>\;
  LOCKSTEP_Master_Out(1529) <= \<const0>\;
  LOCKSTEP_Master_Out(1530) <= \<const0>\;
  LOCKSTEP_Master_Out(1531) <= \<const0>\;
  LOCKSTEP_Master_Out(1532) <= \<const0>\;
  LOCKSTEP_Master_Out(1533) <= \<const0>\;
  LOCKSTEP_Master_Out(1534) <= \<const0>\;
  LOCKSTEP_Master_Out(1535) <= \<const0>\;
  LOCKSTEP_Master_Out(1536) <= \<const0>\;
  LOCKSTEP_Master_Out(1537) <= \<const0>\;
  LOCKSTEP_Master_Out(1538) <= \<const0>\;
  LOCKSTEP_Master_Out(1539) <= \<const0>\;
  LOCKSTEP_Master_Out(1540) <= \<const0>\;
  LOCKSTEP_Master_Out(1541) <= \<const0>\;
  LOCKSTEP_Master_Out(1542) <= \<const0>\;
  LOCKSTEP_Master_Out(1543) <= \<const0>\;
  LOCKSTEP_Master_Out(1544) <= \<const0>\;
  LOCKSTEP_Master_Out(1545) <= \<const0>\;
  LOCKSTEP_Master_Out(1546) <= \<const0>\;
  LOCKSTEP_Master_Out(1547) <= \<const0>\;
  LOCKSTEP_Master_Out(1548) <= \<const0>\;
  LOCKSTEP_Master_Out(1549) <= \<const0>\;
  LOCKSTEP_Master_Out(1550) <= \<const0>\;
  LOCKSTEP_Master_Out(1551) <= \<const0>\;
  LOCKSTEP_Master_Out(1552) <= \<const0>\;
  LOCKSTEP_Master_Out(1553) <= \<const0>\;
  LOCKSTEP_Master_Out(1554) <= \<const0>\;
  LOCKSTEP_Master_Out(1555) <= \<const0>\;
  LOCKSTEP_Master_Out(1556) <= \<const0>\;
  LOCKSTEP_Master_Out(1557) <= \<const0>\;
  LOCKSTEP_Master_Out(1558) <= \<const0>\;
  LOCKSTEP_Master_Out(1559) <= \<const0>\;
  LOCKSTEP_Master_Out(1560) <= \<const0>\;
  LOCKSTEP_Master_Out(1561) <= \<const0>\;
  LOCKSTEP_Master_Out(1562) <= \<const0>\;
  LOCKSTEP_Master_Out(1563) <= \<const0>\;
  LOCKSTEP_Master_Out(1564) <= \<const0>\;
  LOCKSTEP_Master_Out(1565) <= \<const0>\;
  LOCKSTEP_Master_Out(1566) <= \<const0>\;
  LOCKSTEP_Master_Out(1567) <= \<const0>\;
  LOCKSTEP_Master_Out(1568) <= \<const0>\;
  LOCKSTEP_Master_Out(1569) <= \<const0>\;
  LOCKSTEP_Master_Out(1570) <= \<const0>\;
  LOCKSTEP_Master_Out(1571) <= \<const0>\;
  LOCKSTEP_Master_Out(1572) <= \<const0>\;
  LOCKSTEP_Master_Out(1573) <= \<const0>\;
  LOCKSTEP_Master_Out(1574) <= \<const0>\;
  LOCKSTEP_Master_Out(1575) <= \<const0>\;
  LOCKSTEP_Master_Out(1576) <= \<const0>\;
  LOCKSTEP_Master_Out(1577) <= \<const0>\;
  LOCKSTEP_Master_Out(1578) <= \<const0>\;
  LOCKSTEP_Master_Out(1579) <= \<const0>\;
  LOCKSTEP_Master_Out(1580) <= \<const0>\;
  LOCKSTEP_Master_Out(1581) <= \<const0>\;
  LOCKSTEP_Master_Out(1582) <= \<const0>\;
  LOCKSTEP_Master_Out(1583) <= \<const0>\;
  LOCKSTEP_Master_Out(1584) <= \<const0>\;
  LOCKSTEP_Master_Out(1585) <= \<const0>\;
  LOCKSTEP_Master_Out(1586) <= \<const0>\;
  LOCKSTEP_Master_Out(1587) <= \<const0>\;
  LOCKSTEP_Master_Out(1588) <= \<const0>\;
  LOCKSTEP_Master_Out(1589) <= \<const0>\;
  LOCKSTEP_Master_Out(1590) <= \<const0>\;
  LOCKSTEP_Master_Out(1591) <= \<const0>\;
  LOCKSTEP_Master_Out(1592) <= \<const0>\;
  LOCKSTEP_Master_Out(1593) <= \<const0>\;
  LOCKSTEP_Master_Out(1594) <= \<const0>\;
  LOCKSTEP_Master_Out(1595) <= \<const0>\;
  LOCKSTEP_Master_Out(1596) <= \<const0>\;
  LOCKSTEP_Master_Out(1597) <= \<const0>\;
  LOCKSTEP_Master_Out(1598) <= \<const0>\;
  LOCKSTEP_Master_Out(1599) <= \<const0>\;
  LOCKSTEP_Master_Out(1600) <= \<const0>\;
  LOCKSTEP_Master_Out(1601) <= \<const0>\;
  LOCKSTEP_Master_Out(1602) <= \<const0>\;
  LOCKSTEP_Master_Out(1603) <= \<const0>\;
  LOCKSTEP_Master_Out(1604) <= \<const0>\;
  LOCKSTEP_Master_Out(1605) <= \<const0>\;
  LOCKSTEP_Master_Out(1606) <= \<const0>\;
  LOCKSTEP_Master_Out(1607) <= \<const0>\;
  LOCKSTEP_Master_Out(1608) <= \<const0>\;
  LOCKSTEP_Master_Out(1609) <= \<const0>\;
  LOCKSTEP_Master_Out(1610) <= \<const0>\;
  LOCKSTEP_Master_Out(1611) <= \<const0>\;
  LOCKSTEP_Master_Out(1612) <= \<const0>\;
  LOCKSTEP_Master_Out(1613) <= \<const0>\;
  LOCKSTEP_Master_Out(1614) <= \<const0>\;
  LOCKSTEP_Master_Out(1615) <= \<const0>\;
  LOCKSTEP_Master_Out(1616) <= \<const0>\;
  LOCKSTEP_Master_Out(1617) <= \<const0>\;
  LOCKSTEP_Master_Out(1618) <= \<const0>\;
  LOCKSTEP_Master_Out(1619) <= \<const0>\;
  LOCKSTEP_Master_Out(1620) <= \<const0>\;
  LOCKSTEP_Master_Out(1621) <= \<const0>\;
  LOCKSTEP_Master_Out(1622) <= \<const0>\;
  LOCKSTEP_Master_Out(1623) <= \<const0>\;
  LOCKSTEP_Master_Out(1624) <= \<const0>\;
  LOCKSTEP_Master_Out(1625) <= \<const0>\;
  LOCKSTEP_Master_Out(1626) <= \<const0>\;
  LOCKSTEP_Master_Out(1627) <= \<const0>\;
  LOCKSTEP_Master_Out(1628) <= \<const0>\;
  LOCKSTEP_Master_Out(1629) <= \<const0>\;
  LOCKSTEP_Master_Out(1630) <= \<const0>\;
  LOCKSTEP_Master_Out(1631) <= \<const0>\;
  LOCKSTEP_Master_Out(1632) <= \<const0>\;
  LOCKSTEP_Master_Out(1633) <= \<const0>\;
  LOCKSTEP_Master_Out(1634) <= \<const0>\;
  LOCKSTEP_Master_Out(1635) <= \<const0>\;
  LOCKSTEP_Master_Out(1636) <= \<const0>\;
  LOCKSTEP_Master_Out(1637) <= \<const0>\;
  LOCKSTEP_Master_Out(1638) <= \<const0>\;
  LOCKSTEP_Master_Out(1639) <= \<const0>\;
  LOCKSTEP_Master_Out(1640) <= \<const0>\;
  LOCKSTEP_Master_Out(1641) <= \<const0>\;
  LOCKSTEP_Master_Out(1642) <= \<const0>\;
  LOCKSTEP_Master_Out(1643) <= \<const0>\;
  LOCKSTEP_Master_Out(1644) <= \<const0>\;
  LOCKSTEP_Master_Out(1645) <= \<const0>\;
  LOCKSTEP_Master_Out(1646) <= \<const0>\;
  LOCKSTEP_Master_Out(1647) <= \<const0>\;
  LOCKSTEP_Master_Out(1648) <= \<const0>\;
  LOCKSTEP_Master_Out(1649) <= \<const0>\;
  LOCKSTEP_Master_Out(1650) <= \<const0>\;
  LOCKSTEP_Master_Out(1651) <= \<const0>\;
  LOCKSTEP_Master_Out(1652) <= \<const0>\;
  LOCKSTEP_Master_Out(1653) <= \<const0>\;
  LOCKSTEP_Master_Out(1654) <= \<const0>\;
  LOCKSTEP_Master_Out(1655) <= \<const0>\;
  LOCKSTEP_Master_Out(1656) <= \<const0>\;
  LOCKSTEP_Master_Out(1657) <= \<const0>\;
  LOCKSTEP_Master_Out(1658) <= \<const0>\;
  LOCKSTEP_Master_Out(1659) <= \<const0>\;
  LOCKSTEP_Master_Out(1660) <= \<const0>\;
  LOCKSTEP_Master_Out(1661) <= \<const0>\;
  LOCKSTEP_Master_Out(1662) <= \<const0>\;
  LOCKSTEP_Master_Out(1663) <= \<const0>\;
  LOCKSTEP_Master_Out(1664) <= \<const0>\;
  LOCKSTEP_Master_Out(1665) <= \<const0>\;
  LOCKSTEP_Master_Out(1666) <= \<const0>\;
  LOCKSTEP_Master_Out(1667) <= \<const0>\;
  LOCKSTEP_Master_Out(1668) <= \<const0>\;
  LOCKSTEP_Master_Out(1669) <= \<const0>\;
  LOCKSTEP_Master_Out(1670) <= \<const0>\;
  LOCKSTEP_Master_Out(1671) <= \<const0>\;
  LOCKSTEP_Master_Out(1672) <= \<const0>\;
  LOCKSTEP_Master_Out(1673) <= \<const0>\;
  LOCKSTEP_Master_Out(1674) <= \<const0>\;
  LOCKSTEP_Master_Out(1675) <= \<const0>\;
  LOCKSTEP_Master_Out(1676) <= \<const0>\;
  LOCKSTEP_Master_Out(1677) <= \<const0>\;
  LOCKSTEP_Master_Out(1678) <= \<const0>\;
  LOCKSTEP_Master_Out(1679) <= \<const0>\;
  LOCKSTEP_Master_Out(1680) <= \<const0>\;
  LOCKSTEP_Master_Out(1681) <= \<const0>\;
  LOCKSTEP_Master_Out(1682) <= \<const0>\;
  LOCKSTEP_Master_Out(1683) <= \<const0>\;
  LOCKSTEP_Master_Out(1684) <= \<const0>\;
  LOCKSTEP_Master_Out(1685) <= \<const0>\;
  LOCKSTEP_Master_Out(1686) <= \<const0>\;
  LOCKSTEP_Master_Out(1687) <= \<const0>\;
  LOCKSTEP_Master_Out(1688) <= \<const0>\;
  LOCKSTEP_Master_Out(1689) <= \<const0>\;
  LOCKSTEP_Master_Out(1690) <= \<const0>\;
  LOCKSTEP_Master_Out(1691) <= \<const0>\;
  LOCKSTEP_Master_Out(1692) <= \<const0>\;
  LOCKSTEP_Master_Out(1693) <= \<const0>\;
  LOCKSTEP_Master_Out(1694) <= \<const0>\;
  LOCKSTEP_Master_Out(1695) <= \<const0>\;
  LOCKSTEP_Master_Out(1696) <= \<const0>\;
  LOCKSTEP_Master_Out(1697) <= \<const0>\;
  LOCKSTEP_Master_Out(1698) <= \<const0>\;
  LOCKSTEP_Master_Out(1699) <= \<const0>\;
  LOCKSTEP_Master_Out(1700) <= \<const0>\;
  LOCKSTEP_Master_Out(1701) <= \<const0>\;
  LOCKSTEP_Master_Out(1702) <= \<const0>\;
  LOCKSTEP_Master_Out(1703) <= \<const0>\;
  LOCKSTEP_Master_Out(1704) <= \<const0>\;
  LOCKSTEP_Master_Out(1705) <= \<const0>\;
  LOCKSTEP_Master_Out(1706) <= \<const0>\;
  LOCKSTEP_Master_Out(1707) <= \<const0>\;
  LOCKSTEP_Master_Out(1708) <= \<const0>\;
  LOCKSTEP_Master_Out(1709) <= \<const0>\;
  LOCKSTEP_Master_Out(1710) <= \<const0>\;
  LOCKSTEP_Master_Out(1711) <= \<const0>\;
  LOCKSTEP_Master_Out(1712) <= \<const0>\;
  LOCKSTEP_Master_Out(1713) <= \<const0>\;
  LOCKSTEP_Master_Out(1714) <= \<const0>\;
  LOCKSTEP_Master_Out(1715) <= \<const0>\;
  LOCKSTEP_Master_Out(1716) <= \<const0>\;
  LOCKSTEP_Master_Out(1717) <= \<const0>\;
  LOCKSTEP_Master_Out(1718) <= \<const0>\;
  LOCKSTEP_Master_Out(1719) <= \<const0>\;
  LOCKSTEP_Master_Out(1720) <= \<const0>\;
  LOCKSTEP_Master_Out(1721) <= \<const0>\;
  LOCKSTEP_Master_Out(1722) <= \<const0>\;
  LOCKSTEP_Master_Out(1723) <= \<const0>\;
  LOCKSTEP_Master_Out(1724) <= \<const0>\;
  LOCKSTEP_Master_Out(1725) <= \<const0>\;
  LOCKSTEP_Master_Out(1726) <= \<const0>\;
  LOCKSTEP_Master_Out(1727) <= \<const0>\;
  LOCKSTEP_Master_Out(1728) <= \<const0>\;
  LOCKSTEP_Master_Out(1729) <= \<const0>\;
  LOCKSTEP_Master_Out(1730) <= \<const0>\;
  LOCKSTEP_Master_Out(1731) <= \<const0>\;
  LOCKSTEP_Master_Out(1732) <= \<const0>\;
  LOCKSTEP_Master_Out(1733) <= \<const0>\;
  LOCKSTEP_Master_Out(1734) <= \<const0>\;
  LOCKSTEP_Master_Out(1735) <= \<const0>\;
  LOCKSTEP_Master_Out(1736) <= \<const0>\;
  LOCKSTEP_Master_Out(1737) <= \<const0>\;
  LOCKSTEP_Master_Out(1738) <= \<const0>\;
  LOCKSTEP_Master_Out(1739) <= \<const0>\;
  LOCKSTEP_Master_Out(1740) <= \<const0>\;
  LOCKSTEP_Master_Out(1741) <= \<const0>\;
  LOCKSTEP_Master_Out(1742) <= \<const0>\;
  LOCKSTEP_Master_Out(1743) <= \<const0>\;
  LOCKSTEP_Master_Out(1744) <= \<const0>\;
  LOCKSTEP_Master_Out(1745) <= \<const0>\;
  LOCKSTEP_Master_Out(1746) <= \<const0>\;
  LOCKSTEP_Master_Out(1747) <= \<const0>\;
  LOCKSTEP_Master_Out(1748) <= \<const0>\;
  LOCKSTEP_Master_Out(1749) <= \<const0>\;
  LOCKSTEP_Master_Out(1750) <= \<const0>\;
  LOCKSTEP_Master_Out(1751) <= \<const0>\;
  LOCKSTEP_Master_Out(1752) <= \<const0>\;
  LOCKSTEP_Master_Out(1753) <= \<const0>\;
  LOCKSTEP_Master_Out(1754) <= \<const0>\;
  LOCKSTEP_Master_Out(1755) <= \<const0>\;
  LOCKSTEP_Master_Out(1756) <= \<const0>\;
  LOCKSTEP_Master_Out(1757) <= \<const0>\;
  LOCKSTEP_Master_Out(1758) <= \<const0>\;
  LOCKSTEP_Master_Out(1759) <= \<const0>\;
  LOCKSTEP_Master_Out(1760) <= \<const0>\;
  LOCKSTEP_Master_Out(1761) <= \<const0>\;
  LOCKSTEP_Master_Out(1762) <= \<const0>\;
  LOCKSTEP_Master_Out(1763) <= \<const0>\;
  LOCKSTEP_Master_Out(1764) <= \<const0>\;
  LOCKSTEP_Master_Out(1765) <= \<const0>\;
  LOCKSTEP_Master_Out(1766) <= \<const0>\;
  LOCKSTEP_Master_Out(1767) <= \<const0>\;
  LOCKSTEP_Master_Out(1768) <= \<const0>\;
  LOCKSTEP_Master_Out(1769) <= \<const0>\;
  LOCKSTEP_Master_Out(1770) <= \<const0>\;
  LOCKSTEP_Master_Out(1771) <= \<const0>\;
  LOCKSTEP_Master_Out(1772) <= \<const0>\;
  LOCKSTEP_Master_Out(1773) <= \<const0>\;
  LOCKSTEP_Master_Out(1774) <= \<const0>\;
  LOCKSTEP_Master_Out(1775) <= \<const0>\;
  LOCKSTEP_Master_Out(1776) <= \<const0>\;
  LOCKSTEP_Master_Out(1777) <= \<const0>\;
  LOCKSTEP_Master_Out(1778) <= \<const0>\;
  LOCKSTEP_Master_Out(1779) <= \<const0>\;
  LOCKSTEP_Master_Out(1780) <= \<const0>\;
  LOCKSTEP_Master_Out(1781) <= \<const0>\;
  LOCKSTEP_Master_Out(1782) <= \<const0>\;
  LOCKSTEP_Master_Out(1783) <= \<const0>\;
  LOCKSTEP_Master_Out(1784) <= \<const0>\;
  LOCKSTEP_Master_Out(1785) <= \<const0>\;
  LOCKSTEP_Master_Out(1786) <= \<const0>\;
  LOCKSTEP_Master_Out(1787) <= \<const0>\;
  LOCKSTEP_Master_Out(1788) <= \<const0>\;
  LOCKSTEP_Master_Out(1789) <= \<const0>\;
  LOCKSTEP_Master_Out(1790) <= \<const0>\;
  LOCKSTEP_Master_Out(1791) <= \<const0>\;
  LOCKSTEP_Master_Out(1792) <= \<const0>\;
  LOCKSTEP_Master_Out(1793) <= \<const0>\;
  LOCKSTEP_Master_Out(1794) <= \<const0>\;
  LOCKSTEP_Master_Out(1795) <= \<const0>\;
  LOCKSTEP_Master_Out(1796) <= \<const0>\;
  LOCKSTEP_Master_Out(1797) <= \<const0>\;
  LOCKSTEP_Master_Out(1798) <= \<const0>\;
  LOCKSTEP_Master_Out(1799) <= \<const0>\;
  LOCKSTEP_Master_Out(1800) <= \<const0>\;
  LOCKSTEP_Master_Out(1801) <= \<const0>\;
  LOCKSTEP_Master_Out(1802) <= \<const0>\;
  LOCKSTEP_Master_Out(1803) <= \<const0>\;
  LOCKSTEP_Master_Out(1804) <= \<const0>\;
  LOCKSTEP_Master_Out(1805) <= \<const0>\;
  LOCKSTEP_Master_Out(1806) <= \<const0>\;
  LOCKSTEP_Master_Out(1807) <= \<const0>\;
  LOCKSTEP_Master_Out(1808) <= \<const0>\;
  LOCKSTEP_Master_Out(1809) <= \<const0>\;
  LOCKSTEP_Master_Out(1810) <= \<const0>\;
  LOCKSTEP_Master_Out(1811) <= \<const0>\;
  LOCKSTEP_Master_Out(1812) <= \<const0>\;
  LOCKSTEP_Master_Out(1813) <= \<const0>\;
  LOCKSTEP_Master_Out(1814) <= \<const0>\;
  LOCKSTEP_Master_Out(1815) <= \<const0>\;
  LOCKSTEP_Master_Out(1816) <= \<const0>\;
  LOCKSTEP_Master_Out(1817) <= \<const0>\;
  LOCKSTEP_Master_Out(1818) <= \<const0>\;
  LOCKSTEP_Master_Out(1819) <= \<const0>\;
  LOCKSTEP_Master_Out(1820) <= \<const0>\;
  LOCKSTEP_Master_Out(1821) <= \<const0>\;
  LOCKSTEP_Master_Out(1822) <= \<const0>\;
  LOCKSTEP_Master_Out(1823) <= \<const0>\;
  LOCKSTEP_Master_Out(1824) <= \<const0>\;
  LOCKSTEP_Master_Out(1825) <= \<const0>\;
  LOCKSTEP_Master_Out(1826) <= \<const0>\;
  LOCKSTEP_Master_Out(1827) <= \<const0>\;
  LOCKSTEP_Master_Out(1828) <= \<const0>\;
  LOCKSTEP_Master_Out(1829) <= \<const0>\;
  LOCKSTEP_Master_Out(1830) <= \<const0>\;
  LOCKSTEP_Master_Out(1831) <= \<const0>\;
  LOCKSTEP_Master_Out(1832) <= \<const0>\;
  LOCKSTEP_Master_Out(1833) <= \<const0>\;
  LOCKSTEP_Master_Out(1834) <= \<const0>\;
  LOCKSTEP_Master_Out(1835) <= \<const0>\;
  LOCKSTEP_Master_Out(1836) <= \<const0>\;
  LOCKSTEP_Master_Out(1837) <= \<const0>\;
  LOCKSTEP_Master_Out(1838) <= \<const0>\;
  LOCKSTEP_Master_Out(1839) <= \<const0>\;
  LOCKSTEP_Master_Out(1840) <= \<const0>\;
  LOCKSTEP_Master_Out(1841) <= \<const0>\;
  LOCKSTEP_Master_Out(1842) <= \<const0>\;
  LOCKSTEP_Master_Out(1843) <= \<const0>\;
  LOCKSTEP_Master_Out(1844) <= \<const0>\;
  LOCKSTEP_Master_Out(1845) <= \<const0>\;
  LOCKSTEP_Master_Out(1846) <= \<const0>\;
  LOCKSTEP_Master_Out(1847) <= \<const0>\;
  LOCKSTEP_Master_Out(1848) <= \<const0>\;
  LOCKSTEP_Master_Out(1849) <= \<const0>\;
  LOCKSTEP_Master_Out(1850) <= \<const0>\;
  LOCKSTEP_Master_Out(1851) <= \<const0>\;
  LOCKSTEP_Master_Out(1852) <= \<const0>\;
  LOCKSTEP_Master_Out(1853) <= \<const0>\;
  LOCKSTEP_Master_Out(1854) <= \<const0>\;
  LOCKSTEP_Master_Out(1855) <= \<const0>\;
  LOCKSTEP_Master_Out(1856) <= \<const0>\;
  LOCKSTEP_Master_Out(1857) <= \<const0>\;
  LOCKSTEP_Master_Out(1858) <= \<const0>\;
  LOCKSTEP_Master_Out(1859) <= \<const0>\;
  LOCKSTEP_Master_Out(1860) <= \<const0>\;
  LOCKSTEP_Master_Out(1861) <= \<const0>\;
  LOCKSTEP_Master_Out(1862) <= \<const0>\;
  LOCKSTEP_Master_Out(1863) <= \<const0>\;
  LOCKSTEP_Master_Out(1864) <= \<const0>\;
  LOCKSTEP_Master_Out(1865) <= \<const0>\;
  LOCKSTEP_Master_Out(1866) <= \<const0>\;
  LOCKSTEP_Master_Out(1867) <= \<const0>\;
  LOCKSTEP_Master_Out(1868) <= \<const0>\;
  LOCKSTEP_Master_Out(1869) <= \<const0>\;
  LOCKSTEP_Master_Out(1870) <= \<const0>\;
  LOCKSTEP_Master_Out(1871) <= \<const0>\;
  LOCKSTEP_Master_Out(1872) <= \<const0>\;
  LOCKSTEP_Master_Out(1873) <= \<const0>\;
  LOCKSTEP_Master_Out(1874) <= \<const0>\;
  LOCKSTEP_Master_Out(1875) <= \<const0>\;
  LOCKSTEP_Master_Out(1876) <= \<const0>\;
  LOCKSTEP_Master_Out(1877) <= \<const0>\;
  LOCKSTEP_Master_Out(1878) <= \<const0>\;
  LOCKSTEP_Master_Out(1879) <= \<const0>\;
  LOCKSTEP_Master_Out(1880) <= \<const0>\;
  LOCKSTEP_Master_Out(1881) <= \<const0>\;
  LOCKSTEP_Master_Out(1882) <= \<const0>\;
  LOCKSTEP_Master_Out(1883) <= \<const0>\;
  LOCKSTEP_Master_Out(1884) <= \<const0>\;
  LOCKSTEP_Master_Out(1885) <= \<const0>\;
  LOCKSTEP_Master_Out(1886) <= \<const0>\;
  LOCKSTEP_Master_Out(1887) <= \<const0>\;
  LOCKSTEP_Master_Out(1888) <= \<const0>\;
  LOCKSTEP_Master_Out(1889) <= \<const0>\;
  LOCKSTEP_Master_Out(1890) <= \<const0>\;
  LOCKSTEP_Master_Out(1891) <= \<const0>\;
  LOCKSTEP_Master_Out(1892) <= \<const0>\;
  LOCKSTEP_Master_Out(1893) <= \<const0>\;
  LOCKSTEP_Master_Out(1894) <= \<const0>\;
  LOCKSTEP_Master_Out(1895) <= \<const0>\;
  LOCKSTEP_Master_Out(1896) <= \<const0>\;
  LOCKSTEP_Master_Out(1897) <= \<const0>\;
  LOCKSTEP_Master_Out(1898) <= \<const0>\;
  LOCKSTEP_Master_Out(1899) <= \<const0>\;
  LOCKSTEP_Master_Out(1900) <= \<const0>\;
  LOCKSTEP_Master_Out(1901) <= \<const0>\;
  LOCKSTEP_Master_Out(1902) <= \<const0>\;
  LOCKSTEP_Master_Out(1903) <= \<const0>\;
  LOCKSTEP_Master_Out(1904) <= \<const0>\;
  LOCKSTEP_Master_Out(1905) <= \<const0>\;
  LOCKSTEP_Master_Out(1906) <= \<const0>\;
  LOCKSTEP_Master_Out(1907) <= \<const0>\;
  LOCKSTEP_Master_Out(1908) <= \<const0>\;
  LOCKSTEP_Master_Out(1909) <= \<const0>\;
  LOCKSTEP_Master_Out(1910) <= \<const0>\;
  LOCKSTEP_Master_Out(1911) <= \<const0>\;
  LOCKSTEP_Master_Out(1912) <= \<const0>\;
  LOCKSTEP_Master_Out(1913) <= \<const0>\;
  LOCKSTEP_Master_Out(1914) <= \<const0>\;
  LOCKSTEP_Master_Out(1915) <= \<const0>\;
  LOCKSTEP_Master_Out(1916) <= \<const0>\;
  LOCKSTEP_Master_Out(1917) <= \<const0>\;
  LOCKSTEP_Master_Out(1918) <= \<const0>\;
  LOCKSTEP_Master_Out(1919) <= \<const0>\;
  LOCKSTEP_Master_Out(1920) <= \<const0>\;
  LOCKSTEP_Master_Out(1921) <= \<const0>\;
  LOCKSTEP_Master_Out(1922) <= \<const0>\;
  LOCKSTEP_Master_Out(1923) <= \<const0>\;
  LOCKSTEP_Master_Out(1924) <= \<const0>\;
  LOCKSTEP_Master_Out(1925) <= \<const0>\;
  LOCKSTEP_Master_Out(1926) <= \<const0>\;
  LOCKSTEP_Master_Out(1927) <= \<const0>\;
  LOCKSTEP_Master_Out(1928) <= \<const0>\;
  LOCKSTEP_Master_Out(1929) <= \<const0>\;
  LOCKSTEP_Master_Out(1930) <= \<const0>\;
  LOCKSTEP_Master_Out(1931) <= \<const0>\;
  LOCKSTEP_Master_Out(1932) <= \<const0>\;
  LOCKSTEP_Master_Out(1933) <= \<const0>\;
  LOCKSTEP_Master_Out(1934) <= \<const0>\;
  LOCKSTEP_Master_Out(1935) <= \<const0>\;
  LOCKSTEP_Master_Out(1936) <= \<const0>\;
  LOCKSTEP_Master_Out(1937) <= \<const0>\;
  LOCKSTEP_Master_Out(1938) <= \<const0>\;
  LOCKSTEP_Master_Out(1939) <= \<const0>\;
  LOCKSTEP_Master_Out(1940) <= \<const0>\;
  LOCKSTEP_Master_Out(1941) <= \<const0>\;
  LOCKSTEP_Master_Out(1942) <= \<const0>\;
  LOCKSTEP_Master_Out(1943) <= \<const0>\;
  LOCKSTEP_Master_Out(1944) <= \<const0>\;
  LOCKSTEP_Master_Out(1945) <= \<const0>\;
  LOCKSTEP_Master_Out(1946) <= \<const0>\;
  LOCKSTEP_Master_Out(1947) <= \<const0>\;
  LOCKSTEP_Master_Out(1948) <= \<const0>\;
  LOCKSTEP_Master_Out(1949) <= \<const0>\;
  LOCKSTEP_Master_Out(1950) <= \<const0>\;
  LOCKSTEP_Master_Out(1951) <= \<const0>\;
  LOCKSTEP_Master_Out(1952) <= \<const0>\;
  LOCKSTEP_Master_Out(1953) <= \<const0>\;
  LOCKSTEP_Master_Out(1954) <= \<const0>\;
  LOCKSTEP_Master_Out(1955) <= \<const0>\;
  LOCKSTEP_Master_Out(1956) <= \<const0>\;
  LOCKSTEP_Master_Out(1957) <= \<const0>\;
  LOCKSTEP_Master_Out(1958) <= \<const0>\;
  LOCKSTEP_Master_Out(1959) <= \<const0>\;
  LOCKSTEP_Master_Out(1960) <= \<const0>\;
  LOCKSTEP_Master_Out(1961) <= \<const0>\;
  LOCKSTEP_Master_Out(1962) <= \<const0>\;
  LOCKSTEP_Master_Out(1963) <= \<const0>\;
  LOCKSTEP_Master_Out(1964) <= \<const0>\;
  LOCKSTEP_Master_Out(1965) <= \<const0>\;
  LOCKSTEP_Master_Out(1966) <= \<const0>\;
  LOCKSTEP_Master_Out(1967) <= \<const0>\;
  LOCKSTEP_Master_Out(1968) <= \<const0>\;
  LOCKSTEP_Master_Out(1969) <= \<const0>\;
  LOCKSTEP_Master_Out(1970) <= \<const0>\;
  LOCKSTEP_Master_Out(1971) <= \<const0>\;
  LOCKSTEP_Master_Out(1972) <= \<const0>\;
  LOCKSTEP_Master_Out(1973) <= \<const0>\;
  LOCKSTEP_Master_Out(1974) <= \<const0>\;
  LOCKSTEP_Master_Out(1975) <= \<const0>\;
  LOCKSTEP_Master_Out(1976) <= \<const0>\;
  LOCKSTEP_Master_Out(1977) <= \<const0>\;
  LOCKSTEP_Master_Out(1978) <= \<const0>\;
  LOCKSTEP_Master_Out(1979) <= \<const0>\;
  LOCKSTEP_Master_Out(1980) <= \<const0>\;
  LOCKSTEP_Master_Out(1981) <= \<const0>\;
  LOCKSTEP_Master_Out(1982) <= \<const0>\;
  LOCKSTEP_Master_Out(1983) <= \<const0>\;
  LOCKSTEP_Master_Out(1984) <= \<const0>\;
  LOCKSTEP_Master_Out(1985) <= \<const0>\;
  LOCKSTEP_Master_Out(1986) <= \<const0>\;
  LOCKSTEP_Master_Out(1987) <= \<const0>\;
  LOCKSTEP_Master_Out(1988) <= \<const0>\;
  LOCKSTEP_Master_Out(1989) <= \<const0>\;
  LOCKSTEP_Master_Out(1990) <= \<const0>\;
  LOCKSTEP_Master_Out(1991) <= \<const0>\;
  LOCKSTEP_Master_Out(1992) <= \<const0>\;
  LOCKSTEP_Master_Out(1993) <= \<const0>\;
  LOCKSTEP_Master_Out(1994) <= \<const0>\;
  LOCKSTEP_Master_Out(1995) <= \<const0>\;
  LOCKSTEP_Master_Out(1996) <= \<const0>\;
  LOCKSTEP_Master_Out(1997) <= \<const0>\;
  LOCKSTEP_Master_Out(1998) <= \<const0>\;
  LOCKSTEP_Master_Out(1999) <= \<const0>\;
  LOCKSTEP_Master_Out(2000) <= \<const0>\;
  LOCKSTEP_Master_Out(2001) <= \<const0>\;
  LOCKSTEP_Master_Out(2002) <= \<const0>\;
  LOCKSTEP_Master_Out(2003) <= \<const0>\;
  LOCKSTEP_Master_Out(2004) <= \<const0>\;
  LOCKSTEP_Master_Out(2005) <= \<const0>\;
  LOCKSTEP_Master_Out(2006) <= \<const0>\;
  LOCKSTEP_Master_Out(2007) <= \<const0>\;
  LOCKSTEP_Master_Out(2008) <= \<const0>\;
  LOCKSTEP_Master_Out(2009) <= \<const0>\;
  LOCKSTEP_Master_Out(2010) <= \<const0>\;
  LOCKSTEP_Master_Out(2011) <= \<const0>\;
  LOCKSTEP_Master_Out(2012) <= \<const0>\;
  LOCKSTEP_Master_Out(2013) <= \<const0>\;
  LOCKSTEP_Master_Out(2014) <= \<const0>\;
  LOCKSTEP_Master_Out(2015) <= \<const0>\;
  LOCKSTEP_Master_Out(2016) <= \<const0>\;
  LOCKSTEP_Master_Out(2017) <= \<const0>\;
  LOCKSTEP_Master_Out(2018) <= \<const0>\;
  LOCKSTEP_Master_Out(2019) <= \<const0>\;
  LOCKSTEP_Master_Out(2020) <= \<const0>\;
  LOCKSTEP_Master_Out(2021) <= \<const0>\;
  LOCKSTEP_Master_Out(2022) <= \<const0>\;
  LOCKSTEP_Master_Out(2023) <= \<const0>\;
  LOCKSTEP_Master_Out(2024) <= \<const0>\;
  LOCKSTEP_Master_Out(2025) <= \<const0>\;
  LOCKSTEP_Master_Out(2026) <= \<const0>\;
  LOCKSTEP_Master_Out(2027) <= \<const0>\;
  LOCKSTEP_Master_Out(2028) <= \<const0>\;
  LOCKSTEP_Master_Out(2029) <= \<const0>\;
  LOCKSTEP_Master_Out(2030) <= \<const0>\;
  LOCKSTEP_Master_Out(2031) <= \<const0>\;
  LOCKSTEP_Master_Out(2032) <= \<const0>\;
  LOCKSTEP_Master_Out(2033) <= \<const0>\;
  LOCKSTEP_Master_Out(2034) <= \<const0>\;
  LOCKSTEP_Master_Out(2035) <= \<const0>\;
  LOCKSTEP_Master_Out(2036) <= \<const0>\;
  LOCKSTEP_Master_Out(2037) <= \<const0>\;
  LOCKSTEP_Master_Out(2038) <= \<const0>\;
  LOCKSTEP_Master_Out(2039) <= \<const0>\;
  LOCKSTEP_Master_Out(2040) <= \<const0>\;
  LOCKSTEP_Master_Out(2041) <= \<const0>\;
  LOCKSTEP_Master_Out(2042) <= \<const0>\;
  LOCKSTEP_Master_Out(2043) <= \<const0>\;
  LOCKSTEP_Master_Out(2044) <= \<const0>\;
  LOCKSTEP_Master_Out(2045) <= \<const0>\;
  LOCKSTEP_Master_Out(2046) <= \<const0>\;
  LOCKSTEP_Master_Out(2047) <= \<const0>\;
  LOCKSTEP_Master_Out(2048) <= \<const0>\;
  LOCKSTEP_Master_Out(2049) <= \<const0>\;
  LOCKSTEP_Master_Out(2050) <= \<const0>\;
  LOCKSTEP_Master_Out(2051) <= \<const0>\;
  LOCKSTEP_Master_Out(2052) <= \<const0>\;
  LOCKSTEP_Master_Out(2053) <= \<const0>\;
  LOCKSTEP_Master_Out(2054) <= \<const0>\;
  LOCKSTEP_Master_Out(2055) <= \<const0>\;
  LOCKSTEP_Master_Out(2056) <= \<const0>\;
  LOCKSTEP_Master_Out(2057) <= \<const0>\;
  LOCKSTEP_Master_Out(2058) <= \<const0>\;
  LOCKSTEP_Master_Out(2059) <= \<const0>\;
  LOCKSTEP_Master_Out(2060) <= \<const0>\;
  LOCKSTEP_Master_Out(2061) <= \<const0>\;
  LOCKSTEP_Master_Out(2062) <= \<const0>\;
  LOCKSTEP_Master_Out(2063) <= \<const0>\;
  LOCKSTEP_Master_Out(2064) <= \<const0>\;
  LOCKSTEP_Master_Out(2065) <= \<const0>\;
  LOCKSTEP_Master_Out(2066) <= \<const0>\;
  LOCKSTEP_Master_Out(2067) <= \<const0>\;
  LOCKSTEP_Master_Out(2068) <= \<const0>\;
  LOCKSTEP_Master_Out(2069) <= \<const0>\;
  LOCKSTEP_Master_Out(2070) <= \<const0>\;
  LOCKSTEP_Master_Out(2071) <= \<const0>\;
  LOCKSTEP_Master_Out(2072) <= \<const0>\;
  LOCKSTEP_Master_Out(2073) <= \<const0>\;
  LOCKSTEP_Master_Out(2074) <= \<const0>\;
  LOCKSTEP_Master_Out(2075) <= \<const0>\;
  LOCKSTEP_Master_Out(2076) <= \<const0>\;
  LOCKSTEP_Master_Out(2077) <= \<const0>\;
  LOCKSTEP_Master_Out(2078) <= \<const0>\;
  LOCKSTEP_Master_Out(2079) <= \<const0>\;
  LOCKSTEP_Master_Out(2080) <= \<const0>\;
  LOCKSTEP_Master_Out(2081) <= \<const0>\;
  LOCKSTEP_Master_Out(2082) <= \<const0>\;
  LOCKSTEP_Master_Out(2083) <= \<const0>\;
  LOCKSTEP_Master_Out(2084) <= \<const0>\;
  LOCKSTEP_Master_Out(2085) <= \<const0>\;
  LOCKSTEP_Master_Out(2086) <= \<const0>\;
  LOCKSTEP_Master_Out(2087) <= \<const0>\;
  LOCKSTEP_Master_Out(2088) <= \<const0>\;
  LOCKSTEP_Master_Out(2089) <= \<const0>\;
  LOCKSTEP_Master_Out(2090) <= \<const0>\;
  LOCKSTEP_Master_Out(2091) <= \<const0>\;
  LOCKSTEP_Master_Out(2092) <= \<const0>\;
  LOCKSTEP_Master_Out(2093) <= \<const0>\;
  LOCKSTEP_Master_Out(2094) <= \<const0>\;
  LOCKSTEP_Master_Out(2095) <= \<const0>\;
  LOCKSTEP_Master_Out(2096) <= \<const0>\;
  LOCKSTEP_Master_Out(2097) <= \<const0>\;
  LOCKSTEP_Master_Out(2098) <= \<const0>\;
  LOCKSTEP_Master_Out(2099) <= \<const0>\;
  LOCKSTEP_Master_Out(2100) <= \<const0>\;
  LOCKSTEP_Master_Out(2101) <= \<const0>\;
  LOCKSTEP_Master_Out(2102) <= \<const0>\;
  LOCKSTEP_Master_Out(2103) <= \<const0>\;
  LOCKSTEP_Master_Out(2104) <= \<const0>\;
  LOCKSTEP_Master_Out(2105) <= \<const0>\;
  LOCKSTEP_Master_Out(2106) <= \<const0>\;
  LOCKSTEP_Master_Out(2107) <= \<const0>\;
  LOCKSTEP_Master_Out(2108) <= \<const0>\;
  LOCKSTEP_Master_Out(2109) <= \<const0>\;
  LOCKSTEP_Master_Out(2110) <= \<const0>\;
  LOCKSTEP_Master_Out(2111) <= \<const0>\;
  LOCKSTEP_Master_Out(2112) <= \<const0>\;
  LOCKSTEP_Master_Out(2113) <= \<const0>\;
  LOCKSTEP_Master_Out(2114) <= \<const0>\;
  LOCKSTEP_Master_Out(2115) <= \<const0>\;
  LOCKSTEP_Master_Out(2116) <= \<const0>\;
  LOCKSTEP_Master_Out(2117) <= \<const0>\;
  LOCKSTEP_Master_Out(2118) <= \<const0>\;
  LOCKSTEP_Master_Out(2119) <= \<const0>\;
  LOCKSTEP_Master_Out(2120) <= \<const0>\;
  LOCKSTEP_Master_Out(2121) <= \<const0>\;
  LOCKSTEP_Master_Out(2122) <= \<const0>\;
  LOCKSTEP_Master_Out(2123) <= \<const0>\;
  LOCKSTEP_Master_Out(2124) <= \<const0>\;
  LOCKSTEP_Master_Out(2125) <= \<const0>\;
  LOCKSTEP_Master_Out(2126) <= \<const0>\;
  LOCKSTEP_Master_Out(2127) <= \<const0>\;
  LOCKSTEP_Master_Out(2128) <= \<const0>\;
  LOCKSTEP_Master_Out(2129) <= \<const0>\;
  LOCKSTEP_Master_Out(2130) <= \<const0>\;
  LOCKSTEP_Master_Out(2131) <= \<const0>\;
  LOCKSTEP_Master_Out(2132) <= \<const0>\;
  LOCKSTEP_Master_Out(2133) <= \<const0>\;
  LOCKSTEP_Master_Out(2134) <= \<const0>\;
  LOCKSTEP_Master_Out(2135) <= \<const0>\;
  LOCKSTEP_Master_Out(2136) <= \<const0>\;
  LOCKSTEP_Master_Out(2137) <= \<const0>\;
  LOCKSTEP_Master_Out(2138) <= \<const0>\;
  LOCKSTEP_Master_Out(2139) <= \<const0>\;
  LOCKSTEP_Master_Out(2140) <= \<const0>\;
  LOCKSTEP_Master_Out(2141) <= \<const0>\;
  LOCKSTEP_Master_Out(2142) <= \<const0>\;
  LOCKSTEP_Master_Out(2143) <= \<const0>\;
  LOCKSTEP_Master_Out(2144) <= \<const0>\;
  LOCKSTEP_Master_Out(2145) <= \<const0>\;
  LOCKSTEP_Master_Out(2146) <= \<const0>\;
  LOCKSTEP_Master_Out(2147) <= \<const0>\;
  LOCKSTEP_Master_Out(2148) <= \<const0>\;
  LOCKSTEP_Master_Out(2149) <= \<const0>\;
  LOCKSTEP_Master_Out(2150) <= \<const0>\;
  LOCKSTEP_Master_Out(2151) <= \<const0>\;
  LOCKSTEP_Master_Out(2152) <= \<const0>\;
  LOCKSTEP_Master_Out(2153) <= \<const0>\;
  LOCKSTEP_Master_Out(2154) <= \<const0>\;
  LOCKSTEP_Master_Out(2155) <= \<const0>\;
  LOCKSTEP_Master_Out(2156) <= \<const0>\;
  LOCKSTEP_Master_Out(2157) <= \<const0>\;
  LOCKSTEP_Master_Out(2158) <= \<const0>\;
  LOCKSTEP_Master_Out(2159) <= \<const0>\;
  LOCKSTEP_Master_Out(2160) <= \<const0>\;
  LOCKSTEP_Master_Out(2161) <= \<const0>\;
  LOCKSTEP_Master_Out(2162) <= \<const0>\;
  LOCKSTEP_Master_Out(2163) <= \<const0>\;
  LOCKSTEP_Master_Out(2164) <= \<const0>\;
  LOCKSTEP_Master_Out(2165) <= \<const0>\;
  LOCKSTEP_Master_Out(2166) <= \<const0>\;
  LOCKSTEP_Master_Out(2167) <= \<const0>\;
  LOCKSTEP_Master_Out(2168) <= \<const0>\;
  LOCKSTEP_Master_Out(2169) <= \<const0>\;
  LOCKSTEP_Master_Out(2170) <= \<const0>\;
  LOCKSTEP_Master_Out(2171) <= \<const0>\;
  LOCKSTEP_Master_Out(2172) <= \<const0>\;
  LOCKSTEP_Master_Out(2173) <= \<const0>\;
  LOCKSTEP_Master_Out(2174) <= \<const0>\;
  LOCKSTEP_Master_Out(2175) <= \<const0>\;
  LOCKSTEP_Master_Out(2176) <= \<const0>\;
  LOCKSTEP_Master_Out(2177) <= \<const0>\;
  LOCKSTEP_Master_Out(2178) <= \<const0>\;
  LOCKSTEP_Master_Out(2179) <= \<const0>\;
  LOCKSTEP_Master_Out(2180) <= \<const0>\;
  LOCKSTEP_Master_Out(2181) <= \<const0>\;
  LOCKSTEP_Master_Out(2182) <= \<const0>\;
  LOCKSTEP_Master_Out(2183) <= \<const0>\;
  LOCKSTEP_Master_Out(2184) <= \<const0>\;
  LOCKSTEP_Master_Out(2185) <= \<const0>\;
  LOCKSTEP_Master_Out(2186) <= \<const0>\;
  LOCKSTEP_Master_Out(2187) <= \<const0>\;
  LOCKSTEP_Master_Out(2188) <= \<const0>\;
  LOCKSTEP_Master_Out(2189) <= \<const0>\;
  LOCKSTEP_Master_Out(2190) <= \<const0>\;
  LOCKSTEP_Master_Out(2191) <= \<const0>\;
  LOCKSTEP_Master_Out(2192) <= \<const0>\;
  LOCKSTEP_Master_Out(2193) <= \<const0>\;
  LOCKSTEP_Master_Out(2194) <= \<const0>\;
  LOCKSTEP_Master_Out(2195) <= \<const0>\;
  LOCKSTEP_Master_Out(2196) <= \<const0>\;
  LOCKSTEP_Master_Out(2197) <= \<const0>\;
  LOCKSTEP_Master_Out(2198) <= \<const0>\;
  LOCKSTEP_Master_Out(2199) <= \<const0>\;
  LOCKSTEP_Master_Out(2200) <= \<const0>\;
  LOCKSTEP_Master_Out(2201) <= \<const0>\;
  LOCKSTEP_Master_Out(2202) <= \<const0>\;
  LOCKSTEP_Master_Out(2203) <= \<const0>\;
  LOCKSTEP_Master_Out(2204) <= \<const0>\;
  LOCKSTEP_Master_Out(2205) <= \<const0>\;
  LOCKSTEP_Master_Out(2206) <= \<const0>\;
  LOCKSTEP_Master_Out(2207) <= \<const0>\;
  LOCKSTEP_Master_Out(2208) <= \<const0>\;
  LOCKSTEP_Master_Out(2209) <= \<const0>\;
  LOCKSTEP_Master_Out(2210) <= \<const0>\;
  LOCKSTEP_Master_Out(2211) <= \<const0>\;
  LOCKSTEP_Master_Out(2212) <= \<const0>\;
  LOCKSTEP_Master_Out(2213) <= \<const0>\;
  LOCKSTEP_Master_Out(2214) <= \<const0>\;
  LOCKSTEP_Master_Out(2215) <= \<const0>\;
  LOCKSTEP_Master_Out(2216) <= \<const0>\;
  LOCKSTEP_Master_Out(2217) <= \<const0>\;
  LOCKSTEP_Master_Out(2218) <= \<const0>\;
  LOCKSTEP_Master_Out(2219) <= \<const0>\;
  LOCKSTEP_Master_Out(2220) <= \<const0>\;
  LOCKSTEP_Master_Out(2221) <= \<const0>\;
  LOCKSTEP_Master_Out(2222) <= \<const0>\;
  LOCKSTEP_Master_Out(2223) <= \<const0>\;
  LOCKSTEP_Master_Out(2224) <= \<const0>\;
  LOCKSTEP_Master_Out(2225) <= \<const0>\;
  LOCKSTEP_Master_Out(2226) <= \<const0>\;
  LOCKSTEP_Master_Out(2227) <= \<const0>\;
  LOCKSTEP_Master_Out(2228) <= \<const0>\;
  LOCKSTEP_Master_Out(2229) <= \<const0>\;
  LOCKSTEP_Master_Out(2230) <= \<const0>\;
  LOCKSTEP_Master_Out(2231) <= \<const0>\;
  LOCKSTEP_Master_Out(2232) <= \<const0>\;
  LOCKSTEP_Master_Out(2233) <= \<const0>\;
  LOCKSTEP_Master_Out(2234) <= \<const0>\;
  LOCKSTEP_Master_Out(2235) <= \<const0>\;
  LOCKSTEP_Master_Out(2236) <= \<const0>\;
  LOCKSTEP_Master_Out(2237) <= \<const0>\;
  LOCKSTEP_Master_Out(2238) <= \<const0>\;
  LOCKSTEP_Master_Out(2239) <= \<const0>\;
  LOCKSTEP_Master_Out(2240) <= \<const0>\;
  LOCKSTEP_Master_Out(2241) <= \<const0>\;
  LOCKSTEP_Master_Out(2242) <= \<const0>\;
  LOCKSTEP_Master_Out(2243) <= \<const0>\;
  LOCKSTEP_Master_Out(2244) <= \<const0>\;
  LOCKSTEP_Master_Out(2245) <= \<const0>\;
  LOCKSTEP_Master_Out(2246) <= \<const0>\;
  LOCKSTEP_Master_Out(2247) <= \<const0>\;
  LOCKSTEP_Master_Out(2248) <= \<const0>\;
  LOCKSTEP_Master_Out(2249) <= \<const0>\;
  LOCKSTEP_Master_Out(2250) <= \<const0>\;
  LOCKSTEP_Master_Out(2251) <= \<const0>\;
  LOCKSTEP_Master_Out(2252) <= \<const0>\;
  LOCKSTEP_Master_Out(2253) <= \<const0>\;
  LOCKSTEP_Master_Out(2254) <= \<const0>\;
  LOCKSTEP_Master_Out(2255) <= \<const0>\;
  LOCKSTEP_Master_Out(2256) <= \<const0>\;
  LOCKSTEP_Master_Out(2257) <= \<const0>\;
  LOCKSTEP_Master_Out(2258) <= \<const0>\;
  LOCKSTEP_Master_Out(2259) <= \<const0>\;
  LOCKSTEP_Master_Out(2260) <= \<const0>\;
  LOCKSTEP_Master_Out(2261) <= \<const0>\;
  LOCKSTEP_Master_Out(2262) <= \<const0>\;
  LOCKSTEP_Master_Out(2263) <= \<const0>\;
  LOCKSTEP_Master_Out(2264) <= \<const0>\;
  LOCKSTEP_Master_Out(2265) <= \<const0>\;
  LOCKSTEP_Master_Out(2266) <= \<const0>\;
  LOCKSTEP_Master_Out(2267) <= \<const0>\;
  LOCKSTEP_Master_Out(2268) <= \<const0>\;
  LOCKSTEP_Master_Out(2269) <= \<const0>\;
  LOCKSTEP_Master_Out(2270) <= \<const0>\;
  LOCKSTEP_Master_Out(2271) <= \<const0>\;
  LOCKSTEP_Master_Out(2272) <= \<const0>\;
  LOCKSTEP_Master_Out(2273) <= \<const0>\;
  LOCKSTEP_Master_Out(2274) <= \<const0>\;
  LOCKSTEP_Master_Out(2275) <= \<const0>\;
  LOCKSTEP_Master_Out(2276) <= \<const0>\;
  LOCKSTEP_Master_Out(2277) <= \<const0>\;
  LOCKSTEP_Master_Out(2278) <= \<const0>\;
  LOCKSTEP_Master_Out(2279) <= \<const0>\;
  LOCKSTEP_Master_Out(2280) <= \<const0>\;
  LOCKSTEP_Master_Out(2281) <= \<const0>\;
  LOCKSTEP_Master_Out(2282) <= \<const0>\;
  LOCKSTEP_Master_Out(2283) <= \<const0>\;
  LOCKSTEP_Master_Out(2284) <= \<const0>\;
  LOCKSTEP_Master_Out(2285) <= \<const0>\;
  LOCKSTEP_Master_Out(2286) <= \<const0>\;
  LOCKSTEP_Master_Out(2287) <= \<const0>\;
  LOCKSTEP_Master_Out(2288) <= \<const0>\;
  LOCKSTEP_Master_Out(2289) <= \<const0>\;
  LOCKSTEP_Master_Out(2290) <= \<const0>\;
  LOCKSTEP_Master_Out(2291) <= \<const0>\;
  LOCKSTEP_Master_Out(2292) <= \<const0>\;
  LOCKSTEP_Master_Out(2293) <= \<const0>\;
  LOCKSTEP_Master_Out(2294) <= \<const0>\;
  LOCKSTEP_Master_Out(2295) <= \<const0>\;
  LOCKSTEP_Master_Out(2296) <= \<const0>\;
  LOCKSTEP_Master_Out(2297) <= \<const0>\;
  LOCKSTEP_Master_Out(2298) <= \<const0>\;
  LOCKSTEP_Master_Out(2299) <= \<const0>\;
  LOCKSTEP_Master_Out(2300) <= \<const0>\;
  LOCKSTEP_Master_Out(2301) <= \<const0>\;
  LOCKSTEP_Master_Out(2302) <= \<const0>\;
  LOCKSTEP_Master_Out(2303) <= \<const0>\;
  LOCKSTEP_Master_Out(2304) <= \<const0>\;
  LOCKSTEP_Master_Out(2305) <= \<const0>\;
  LOCKSTEP_Master_Out(2306) <= \<const0>\;
  LOCKSTEP_Master_Out(2307) <= \<const0>\;
  LOCKSTEP_Master_Out(2308) <= \<const0>\;
  LOCKSTEP_Master_Out(2309) <= \<const0>\;
  LOCKSTEP_Master_Out(2310) <= \<const0>\;
  LOCKSTEP_Master_Out(2311) <= \<const0>\;
  LOCKSTEP_Master_Out(2312) <= \<const0>\;
  LOCKSTEP_Master_Out(2313) <= \<const0>\;
  LOCKSTEP_Master_Out(2314) <= \<const0>\;
  LOCKSTEP_Master_Out(2315) <= \<const0>\;
  LOCKSTEP_Master_Out(2316) <= \<const0>\;
  LOCKSTEP_Master_Out(2317) <= \<const0>\;
  LOCKSTEP_Master_Out(2318) <= \<const0>\;
  LOCKSTEP_Master_Out(2319) <= \<const0>\;
  LOCKSTEP_Master_Out(2320) <= \<const0>\;
  LOCKSTEP_Master_Out(2321) <= \<const0>\;
  LOCKSTEP_Master_Out(2322) <= \<const0>\;
  LOCKSTEP_Master_Out(2323) <= \<const0>\;
  LOCKSTEP_Master_Out(2324) <= \<const0>\;
  LOCKSTEP_Master_Out(2325) <= \<const0>\;
  LOCKSTEP_Master_Out(2326) <= \<const0>\;
  LOCKSTEP_Master_Out(2327) <= \<const0>\;
  LOCKSTEP_Master_Out(2328) <= \<const0>\;
  LOCKSTEP_Master_Out(2329) <= \<const0>\;
  LOCKSTEP_Master_Out(2330) <= \<const0>\;
  LOCKSTEP_Master_Out(2331) <= \<const0>\;
  LOCKSTEP_Master_Out(2332) <= \<const0>\;
  LOCKSTEP_Master_Out(2333) <= \<const0>\;
  LOCKSTEP_Master_Out(2334) <= \<const0>\;
  LOCKSTEP_Master_Out(2335) <= \<const0>\;
  LOCKSTEP_Master_Out(2336) <= \<const0>\;
  LOCKSTEP_Master_Out(2337) <= \<const0>\;
  LOCKSTEP_Master_Out(2338) <= \<const0>\;
  LOCKSTEP_Master_Out(2339) <= \<const0>\;
  LOCKSTEP_Master_Out(2340) <= \<const0>\;
  LOCKSTEP_Master_Out(2341) <= \<const0>\;
  LOCKSTEP_Master_Out(2342) <= \<const0>\;
  LOCKSTEP_Master_Out(2343) <= \<const0>\;
  LOCKSTEP_Master_Out(2344) <= \<const0>\;
  LOCKSTEP_Master_Out(2345) <= \<const0>\;
  LOCKSTEP_Master_Out(2346) <= \<const0>\;
  LOCKSTEP_Master_Out(2347) <= \<const0>\;
  LOCKSTEP_Master_Out(2348) <= \<const0>\;
  LOCKSTEP_Master_Out(2349) <= \<const0>\;
  LOCKSTEP_Master_Out(2350) <= \<const0>\;
  LOCKSTEP_Master_Out(2351) <= \<const0>\;
  LOCKSTEP_Master_Out(2352) <= \<const0>\;
  LOCKSTEP_Master_Out(2353) <= \<const0>\;
  LOCKSTEP_Master_Out(2354) <= \<const0>\;
  LOCKSTEP_Master_Out(2355) <= \<const0>\;
  LOCKSTEP_Master_Out(2356) <= \<const0>\;
  LOCKSTEP_Master_Out(2357) <= \<const0>\;
  LOCKSTEP_Master_Out(2358) <= \<const0>\;
  LOCKSTEP_Master_Out(2359) <= \<const0>\;
  LOCKSTEP_Master_Out(2360) <= \<const0>\;
  LOCKSTEP_Master_Out(2361) <= \<const0>\;
  LOCKSTEP_Master_Out(2362) <= \<const0>\;
  LOCKSTEP_Master_Out(2363) <= \<const0>\;
  LOCKSTEP_Master_Out(2364) <= \<const0>\;
  LOCKSTEP_Master_Out(2365) <= \<const0>\;
  LOCKSTEP_Master_Out(2366) <= \<const0>\;
  LOCKSTEP_Master_Out(2367) <= \<const0>\;
  LOCKSTEP_Master_Out(2368) <= \<const0>\;
  LOCKSTEP_Master_Out(2369) <= \<const0>\;
  LOCKSTEP_Master_Out(2370) <= \<const0>\;
  LOCKSTEP_Master_Out(2371) <= \<const0>\;
  LOCKSTEP_Master_Out(2372) <= \<const0>\;
  LOCKSTEP_Master_Out(2373) <= \<const0>\;
  LOCKSTEP_Master_Out(2374) <= \<const0>\;
  LOCKSTEP_Master_Out(2375) <= \<const0>\;
  LOCKSTEP_Master_Out(2376) <= \<const0>\;
  LOCKSTEP_Master_Out(2377) <= \<const0>\;
  LOCKSTEP_Master_Out(2378) <= \<const0>\;
  LOCKSTEP_Master_Out(2379) <= \<const0>\;
  LOCKSTEP_Master_Out(2380) <= \<const0>\;
  LOCKSTEP_Master_Out(2381) <= \<const0>\;
  LOCKSTEP_Master_Out(2382) <= \<const0>\;
  LOCKSTEP_Master_Out(2383) <= \<const0>\;
  LOCKSTEP_Master_Out(2384) <= \<const0>\;
  LOCKSTEP_Master_Out(2385) <= \<const0>\;
  LOCKSTEP_Master_Out(2386) <= \<const0>\;
  LOCKSTEP_Master_Out(2387) <= \<const0>\;
  LOCKSTEP_Master_Out(2388) <= \<const0>\;
  LOCKSTEP_Master_Out(2389) <= \<const0>\;
  LOCKSTEP_Master_Out(2390) <= \<const0>\;
  LOCKSTEP_Master_Out(2391) <= \<const0>\;
  LOCKSTEP_Master_Out(2392) <= \<const0>\;
  LOCKSTEP_Master_Out(2393) <= \<const0>\;
  LOCKSTEP_Master_Out(2394) <= \<const0>\;
  LOCKSTEP_Master_Out(2395) <= \<const0>\;
  LOCKSTEP_Master_Out(2396) <= \<const0>\;
  LOCKSTEP_Master_Out(2397) <= \<const0>\;
  LOCKSTEP_Master_Out(2398) <= \<const0>\;
  LOCKSTEP_Master_Out(2399) <= \<const0>\;
  LOCKSTEP_Master_Out(2400) <= \<const0>\;
  LOCKSTEP_Master_Out(2401) <= \<const0>\;
  LOCKSTEP_Master_Out(2402) <= \<const0>\;
  LOCKSTEP_Master_Out(2403) <= \<const0>\;
  LOCKSTEP_Master_Out(2404) <= \<const0>\;
  LOCKSTEP_Master_Out(2405) <= \<const0>\;
  LOCKSTEP_Master_Out(2406) <= \<const0>\;
  LOCKSTEP_Master_Out(2407) <= \<const0>\;
  LOCKSTEP_Master_Out(2408) <= \<const0>\;
  LOCKSTEP_Master_Out(2409) <= \<const0>\;
  LOCKSTEP_Master_Out(2410) <= \<const0>\;
  LOCKSTEP_Master_Out(2411) <= \<const0>\;
  LOCKSTEP_Master_Out(2412) <= \<const0>\;
  LOCKSTEP_Master_Out(2413) <= \<const0>\;
  LOCKSTEP_Master_Out(2414) <= \<const0>\;
  LOCKSTEP_Master_Out(2415) <= \<const0>\;
  LOCKSTEP_Master_Out(2416) <= \<const0>\;
  LOCKSTEP_Master_Out(2417) <= \<const0>\;
  LOCKSTEP_Master_Out(2418) <= \<const0>\;
  LOCKSTEP_Master_Out(2419) <= \<const0>\;
  LOCKSTEP_Master_Out(2420) <= \<const0>\;
  LOCKSTEP_Master_Out(2421) <= \<const0>\;
  LOCKSTEP_Master_Out(2422) <= \<const0>\;
  LOCKSTEP_Master_Out(2423) <= \<const0>\;
  LOCKSTEP_Master_Out(2424) <= \<const0>\;
  LOCKSTEP_Master_Out(2425) <= \<const0>\;
  LOCKSTEP_Master_Out(2426) <= \<const0>\;
  LOCKSTEP_Master_Out(2427) <= \<const0>\;
  LOCKSTEP_Master_Out(2428) <= \<const0>\;
  LOCKSTEP_Master_Out(2429) <= \<const0>\;
  LOCKSTEP_Master_Out(2430) <= \<const0>\;
  LOCKSTEP_Master_Out(2431) <= \<const0>\;
  LOCKSTEP_Master_Out(2432) <= \<const0>\;
  LOCKSTEP_Master_Out(2433) <= \<const0>\;
  LOCKSTEP_Master_Out(2434) <= \<const0>\;
  LOCKSTEP_Master_Out(2435) <= \<const0>\;
  LOCKSTEP_Master_Out(2436) <= \<const0>\;
  LOCKSTEP_Master_Out(2437) <= \<const0>\;
  LOCKSTEP_Master_Out(2438) <= \<const0>\;
  LOCKSTEP_Master_Out(2439) <= \<const0>\;
  LOCKSTEP_Master_Out(2440) <= \<const0>\;
  LOCKSTEP_Master_Out(2441) <= \<const0>\;
  LOCKSTEP_Master_Out(2442) <= \<const0>\;
  LOCKSTEP_Master_Out(2443) <= \<const0>\;
  LOCKSTEP_Master_Out(2444) <= \<const0>\;
  LOCKSTEP_Master_Out(2445) <= \<const0>\;
  LOCKSTEP_Master_Out(2446) <= \<const0>\;
  LOCKSTEP_Master_Out(2447) <= \<const0>\;
  LOCKSTEP_Master_Out(2448) <= \<const0>\;
  LOCKSTEP_Master_Out(2449) <= \<const0>\;
  LOCKSTEP_Master_Out(2450) <= \<const0>\;
  LOCKSTEP_Master_Out(2451) <= \<const0>\;
  LOCKSTEP_Master_Out(2452) <= \<const0>\;
  LOCKSTEP_Master_Out(2453) <= \<const0>\;
  LOCKSTEP_Master_Out(2454) <= \<const0>\;
  LOCKSTEP_Master_Out(2455) <= \<const0>\;
  LOCKSTEP_Master_Out(2456) <= \<const0>\;
  LOCKSTEP_Master_Out(2457) <= \<const0>\;
  LOCKSTEP_Master_Out(2458) <= \<const0>\;
  LOCKSTEP_Master_Out(2459) <= \<const0>\;
  LOCKSTEP_Master_Out(2460) <= \<const0>\;
  LOCKSTEP_Master_Out(2461) <= \<const0>\;
  LOCKSTEP_Master_Out(2462) <= \<const0>\;
  LOCKSTEP_Master_Out(2463) <= \<const0>\;
  LOCKSTEP_Master_Out(2464) <= \<const0>\;
  LOCKSTEP_Master_Out(2465) <= \<const0>\;
  LOCKSTEP_Master_Out(2466) <= \<const0>\;
  LOCKSTEP_Master_Out(2467) <= \<const0>\;
  LOCKSTEP_Master_Out(2468) <= \<const0>\;
  LOCKSTEP_Master_Out(2469) <= \<const0>\;
  LOCKSTEP_Master_Out(2470) <= \<const0>\;
  LOCKSTEP_Master_Out(2471) <= \<const0>\;
  LOCKSTEP_Master_Out(2472) <= \<const0>\;
  LOCKSTEP_Master_Out(2473) <= \<const0>\;
  LOCKSTEP_Master_Out(2474) <= \<const0>\;
  LOCKSTEP_Master_Out(2475) <= \<const0>\;
  LOCKSTEP_Master_Out(2476) <= \<const0>\;
  LOCKSTEP_Master_Out(2477) <= \<const0>\;
  LOCKSTEP_Master_Out(2478) <= \<const0>\;
  LOCKSTEP_Master_Out(2479) <= \<const0>\;
  LOCKSTEP_Master_Out(2480) <= \<const0>\;
  LOCKSTEP_Master_Out(2481) <= \<const0>\;
  LOCKSTEP_Master_Out(2482) <= \<const0>\;
  LOCKSTEP_Master_Out(2483) <= \<const0>\;
  LOCKSTEP_Master_Out(2484) <= \<const0>\;
  LOCKSTEP_Master_Out(2485) <= \<const0>\;
  LOCKSTEP_Master_Out(2486) <= \<const0>\;
  LOCKSTEP_Master_Out(2487) <= \<const0>\;
  LOCKSTEP_Master_Out(2488) <= \<const0>\;
  LOCKSTEP_Master_Out(2489) <= \<const0>\;
  LOCKSTEP_Master_Out(2490) <= \<const0>\;
  LOCKSTEP_Master_Out(2491) <= \<const0>\;
  LOCKSTEP_Master_Out(2492) <= \<const0>\;
  LOCKSTEP_Master_Out(2493) <= \<const0>\;
  LOCKSTEP_Master_Out(2494) <= \<const0>\;
  LOCKSTEP_Master_Out(2495) <= \<const0>\;
  LOCKSTEP_Master_Out(2496) <= \<const0>\;
  LOCKSTEP_Master_Out(2497) <= \<const0>\;
  LOCKSTEP_Master_Out(2498) <= \<const0>\;
  LOCKSTEP_Master_Out(2499) <= \<const0>\;
  LOCKSTEP_Master_Out(2500) <= \<const0>\;
  LOCKSTEP_Master_Out(2501) <= \<const0>\;
  LOCKSTEP_Master_Out(2502) <= \<const0>\;
  LOCKSTEP_Master_Out(2503) <= \<const0>\;
  LOCKSTEP_Master_Out(2504) <= \<const0>\;
  LOCKSTEP_Master_Out(2505) <= \<const0>\;
  LOCKSTEP_Master_Out(2506) <= \<const0>\;
  LOCKSTEP_Master_Out(2507) <= \<const0>\;
  LOCKSTEP_Master_Out(2508) <= \<const0>\;
  LOCKSTEP_Master_Out(2509) <= \<const0>\;
  LOCKSTEP_Master_Out(2510) <= \<const0>\;
  LOCKSTEP_Master_Out(2511) <= \<const0>\;
  LOCKSTEP_Master_Out(2512) <= \<const0>\;
  LOCKSTEP_Master_Out(2513) <= \<const0>\;
  LOCKSTEP_Master_Out(2514) <= \<const0>\;
  LOCKSTEP_Master_Out(2515) <= \<const0>\;
  LOCKSTEP_Master_Out(2516) <= \<const0>\;
  LOCKSTEP_Master_Out(2517) <= \<const0>\;
  LOCKSTEP_Master_Out(2518) <= \<const0>\;
  LOCKSTEP_Master_Out(2519) <= \<const0>\;
  LOCKSTEP_Master_Out(2520) <= \<const0>\;
  LOCKSTEP_Master_Out(2521) <= \<const0>\;
  LOCKSTEP_Master_Out(2522) <= \<const0>\;
  LOCKSTEP_Master_Out(2523) <= \<const0>\;
  LOCKSTEP_Master_Out(2524) <= \<const0>\;
  LOCKSTEP_Master_Out(2525) <= \<const0>\;
  LOCKSTEP_Master_Out(2526) <= \<const0>\;
  LOCKSTEP_Master_Out(2527) <= \<const0>\;
  LOCKSTEP_Master_Out(2528) <= \<const0>\;
  LOCKSTEP_Master_Out(2529) <= \<const0>\;
  LOCKSTEP_Master_Out(2530) <= \<const0>\;
  LOCKSTEP_Master_Out(2531) <= \<const0>\;
  LOCKSTEP_Master_Out(2532) <= \<const0>\;
  LOCKSTEP_Master_Out(2533) <= \<const0>\;
  LOCKSTEP_Master_Out(2534) <= \<const0>\;
  LOCKSTEP_Master_Out(2535) <= \<const0>\;
  LOCKSTEP_Master_Out(2536) <= \<const0>\;
  LOCKSTEP_Master_Out(2537) <= \<const0>\;
  LOCKSTEP_Master_Out(2538) <= \<const0>\;
  LOCKSTEP_Master_Out(2539) <= \<const0>\;
  LOCKSTEP_Master_Out(2540) <= \<const0>\;
  LOCKSTEP_Master_Out(2541) <= \<const0>\;
  LOCKSTEP_Master_Out(2542) <= \<const0>\;
  LOCKSTEP_Master_Out(2543) <= \<const0>\;
  LOCKSTEP_Master_Out(2544) <= \<const0>\;
  LOCKSTEP_Master_Out(2545) <= \<const0>\;
  LOCKSTEP_Master_Out(2546) <= \<const0>\;
  LOCKSTEP_Master_Out(2547) <= \<const0>\;
  LOCKSTEP_Master_Out(2548) <= \<const0>\;
  LOCKSTEP_Master_Out(2549) <= \<const0>\;
  LOCKSTEP_Master_Out(2550) <= \<const0>\;
  LOCKSTEP_Master_Out(2551) <= \<const0>\;
  LOCKSTEP_Master_Out(2552) <= \<const0>\;
  LOCKSTEP_Master_Out(2553) <= \<const0>\;
  LOCKSTEP_Master_Out(2554) <= \<const0>\;
  LOCKSTEP_Master_Out(2555) <= \<const0>\;
  LOCKSTEP_Master_Out(2556) <= \<const0>\;
  LOCKSTEP_Master_Out(2557) <= \<const0>\;
  LOCKSTEP_Master_Out(2558) <= \<const0>\;
  LOCKSTEP_Master_Out(2559) <= \<const0>\;
  LOCKSTEP_Master_Out(2560) <= \<const0>\;
  LOCKSTEP_Master_Out(2561) <= \<const0>\;
  LOCKSTEP_Master_Out(2562) <= \<const0>\;
  LOCKSTEP_Master_Out(2563) <= \<const0>\;
  LOCKSTEP_Master_Out(2564) <= \<const0>\;
  LOCKSTEP_Master_Out(2565) <= \<const0>\;
  LOCKSTEP_Master_Out(2566) <= \<const0>\;
  LOCKSTEP_Master_Out(2567) <= \<const0>\;
  LOCKSTEP_Master_Out(2568) <= \<const0>\;
  LOCKSTEP_Master_Out(2569) <= \<const0>\;
  LOCKSTEP_Master_Out(2570) <= \<const0>\;
  LOCKSTEP_Master_Out(2571) <= \<const0>\;
  LOCKSTEP_Master_Out(2572) <= \<const0>\;
  LOCKSTEP_Master_Out(2573) <= \<const0>\;
  LOCKSTEP_Master_Out(2574) <= \<const0>\;
  LOCKSTEP_Master_Out(2575) <= \<const0>\;
  LOCKSTEP_Master_Out(2576) <= \<const0>\;
  LOCKSTEP_Master_Out(2577) <= \<const0>\;
  LOCKSTEP_Master_Out(2578) <= \<const0>\;
  LOCKSTEP_Master_Out(2579) <= \<const0>\;
  LOCKSTEP_Master_Out(2580) <= \<const0>\;
  LOCKSTEP_Master_Out(2581) <= \<const0>\;
  LOCKSTEP_Master_Out(2582) <= \<const0>\;
  LOCKSTEP_Master_Out(2583) <= \<const0>\;
  LOCKSTEP_Master_Out(2584) <= \<const0>\;
  LOCKSTEP_Master_Out(2585) <= \<const0>\;
  LOCKSTEP_Master_Out(2586) <= \<const0>\;
  LOCKSTEP_Master_Out(2587) <= \<const0>\;
  LOCKSTEP_Master_Out(2588) <= \<const0>\;
  LOCKSTEP_Master_Out(2589) <= \<const0>\;
  LOCKSTEP_Master_Out(2590) <= \<const0>\;
  LOCKSTEP_Master_Out(2591) <= \<const0>\;
  LOCKSTEP_Master_Out(2592) <= \<const0>\;
  LOCKSTEP_Master_Out(2593) <= \<const0>\;
  LOCKSTEP_Master_Out(2594) <= \<const0>\;
  LOCKSTEP_Master_Out(2595) <= \<const0>\;
  LOCKSTEP_Master_Out(2596) <= \<const0>\;
  LOCKSTEP_Master_Out(2597) <= \<const0>\;
  LOCKSTEP_Master_Out(2598) <= \<const0>\;
  LOCKSTEP_Master_Out(2599) <= \<const0>\;
  LOCKSTEP_Master_Out(2600) <= \<const0>\;
  LOCKSTEP_Master_Out(2601) <= \<const0>\;
  LOCKSTEP_Master_Out(2602) <= \<const0>\;
  LOCKSTEP_Master_Out(2603) <= \<const0>\;
  LOCKSTEP_Master_Out(2604) <= \<const0>\;
  LOCKSTEP_Master_Out(2605) <= \<const0>\;
  LOCKSTEP_Master_Out(2606) <= \<const0>\;
  LOCKSTEP_Master_Out(2607) <= \<const0>\;
  LOCKSTEP_Master_Out(2608) <= \<const0>\;
  LOCKSTEP_Master_Out(2609) <= \<const0>\;
  LOCKSTEP_Master_Out(2610) <= \<const0>\;
  LOCKSTEP_Master_Out(2611) <= \<const0>\;
  LOCKSTEP_Master_Out(2612) <= \<const0>\;
  LOCKSTEP_Master_Out(2613) <= \<const0>\;
  LOCKSTEP_Master_Out(2614) <= \<const0>\;
  LOCKSTEP_Master_Out(2615) <= \<const0>\;
  LOCKSTEP_Master_Out(2616) <= \<const0>\;
  LOCKSTEP_Master_Out(2617) <= \<const0>\;
  LOCKSTEP_Master_Out(2618) <= \<const0>\;
  LOCKSTEP_Master_Out(2619) <= \<const0>\;
  LOCKSTEP_Master_Out(2620) <= \<const0>\;
  LOCKSTEP_Master_Out(2621) <= \<const0>\;
  LOCKSTEP_Master_Out(2622) <= \<const0>\;
  LOCKSTEP_Master_Out(2623) <= \<const0>\;
  LOCKSTEP_Master_Out(2624) <= \<const0>\;
  LOCKSTEP_Master_Out(2625) <= \<const0>\;
  LOCKSTEP_Master_Out(2626) <= \<const0>\;
  LOCKSTEP_Master_Out(2627) <= \<const0>\;
  LOCKSTEP_Master_Out(2628) <= \<const0>\;
  LOCKSTEP_Master_Out(2629) <= \<const0>\;
  LOCKSTEP_Master_Out(2630) <= \<const0>\;
  LOCKSTEP_Master_Out(2631) <= \<const0>\;
  LOCKSTEP_Master_Out(2632) <= \<const0>\;
  LOCKSTEP_Master_Out(2633) <= \<const0>\;
  LOCKSTEP_Master_Out(2634) <= \<const0>\;
  LOCKSTEP_Master_Out(2635) <= \<const0>\;
  LOCKSTEP_Master_Out(2636) <= \<const0>\;
  LOCKSTEP_Master_Out(2637) <= \<const0>\;
  LOCKSTEP_Master_Out(2638) <= \<const0>\;
  LOCKSTEP_Master_Out(2639) <= \<const0>\;
  LOCKSTEP_Master_Out(2640) <= \<const0>\;
  LOCKSTEP_Master_Out(2641) <= \<const0>\;
  LOCKSTEP_Master_Out(2642) <= \<const0>\;
  LOCKSTEP_Master_Out(2643) <= \<const0>\;
  LOCKSTEP_Master_Out(2644) <= \<const0>\;
  LOCKSTEP_Master_Out(2645) <= \<const0>\;
  LOCKSTEP_Master_Out(2646) <= \<const0>\;
  LOCKSTEP_Master_Out(2647) <= \<const0>\;
  LOCKSTEP_Master_Out(2648) <= \<const0>\;
  LOCKSTEP_Master_Out(2649) <= \<const0>\;
  LOCKSTEP_Master_Out(2650) <= \<const0>\;
  LOCKSTEP_Master_Out(2651) <= \<const0>\;
  LOCKSTEP_Master_Out(2652) <= \<const0>\;
  LOCKSTEP_Master_Out(2653) <= \<const0>\;
  LOCKSTEP_Master_Out(2654) <= \<const0>\;
  LOCKSTEP_Master_Out(2655) <= \<const0>\;
  LOCKSTEP_Master_Out(2656) <= \<const0>\;
  LOCKSTEP_Master_Out(2657) <= \<const0>\;
  LOCKSTEP_Master_Out(2658) <= \<const0>\;
  LOCKSTEP_Master_Out(2659) <= \<const0>\;
  LOCKSTEP_Master_Out(2660) <= \<const0>\;
  LOCKSTEP_Master_Out(2661) <= \<const0>\;
  LOCKSTEP_Master_Out(2662) <= \<const0>\;
  LOCKSTEP_Master_Out(2663) <= \<const0>\;
  LOCKSTEP_Master_Out(2664) <= \<const0>\;
  LOCKSTEP_Master_Out(2665) <= \<const0>\;
  LOCKSTEP_Master_Out(2666) <= \<const0>\;
  LOCKSTEP_Master_Out(2667) <= \<const0>\;
  LOCKSTEP_Master_Out(2668) <= \<const0>\;
  LOCKSTEP_Master_Out(2669) <= \<const0>\;
  LOCKSTEP_Master_Out(2670) <= \<const0>\;
  LOCKSTEP_Master_Out(2671) <= \<const0>\;
  LOCKSTEP_Master_Out(2672) <= \<const0>\;
  LOCKSTEP_Master_Out(2673) <= \<const0>\;
  LOCKSTEP_Master_Out(2674) <= \<const0>\;
  LOCKSTEP_Master_Out(2675) <= \<const0>\;
  LOCKSTEP_Master_Out(2676) <= \<const0>\;
  LOCKSTEP_Master_Out(2677) <= \<const0>\;
  LOCKSTEP_Master_Out(2678) <= \<const0>\;
  LOCKSTEP_Master_Out(2679) <= \<const0>\;
  LOCKSTEP_Master_Out(2680) <= \<const0>\;
  LOCKSTEP_Master_Out(2681) <= \<const0>\;
  LOCKSTEP_Master_Out(2682) <= \<const0>\;
  LOCKSTEP_Master_Out(2683) <= \<const0>\;
  LOCKSTEP_Master_Out(2684) <= \<const0>\;
  LOCKSTEP_Master_Out(2685) <= \<const0>\;
  LOCKSTEP_Master_Out(2686) <= \<const0>\;
  LOCKSTEP_Master_Out(2687) <= \<const0>\;
  LOCKSTEP_Master_Out(2688) <= \<const0>\;
  LOCKSTEP_Master_Out(2689) <= \<const0>\;
  LOCKSTEP_Master_Out(2690) <= \<const0>\;
  LOCKSTEP_Master_Out(2691) <= \<const0>\;
  LOCKSTEP_Master_Out(2692) <= \<const0>\;
  LOCKSTEP_Master_Out(2693) <= \<const0>\;
  LOCKSTEP_Master_Out(2694) <= \<const0>\;
  LOCKSTEP_Master_Out(2695) <= \<const0>\;
  LOCKSTEP_Master_Out(2696) <= \<const0>\;
  LOCKSTEP_Master_Out(2697) <= \<const0>\;
  LOCKSTEP_Master_Out(2698) <= \<const0>\;
  LOCKSTEP_Master_Out(2699) <= \<const0>\;
  LOCKSTEP_Master_Out(2700) <= \<const0>\;
  LOCKSTEP_Master_Out(2701) <= \<const0>\;
  LOCKSTEP_Master_Out(2702) <= \<const0>\;
  LOCKSTEP_Master_Out(2703) <= \<const0>\;
  LOCKSTEP_Master_Out(2704) <= \<const0>\;
  LOCKSTEP_Master_Out(2705) <= \<const0>\;
  LOCKSTEP_Master_Out(2706) <= \<const0>\;
  LOCKSTEP_Master_Out(2707) <= \<const0>\;
  LOCKSTEP_Master_Out(2708) <= \<const0>\;
  LOCKSTEP_Master_Out(2709) <= \<const0>\;
  LOCKSTEP_Master_Out(2710) <= \<const0>\;
  LOCKSTEP_Master_Out(2711) <= \<const0>\;
  LOCKSTEP_Master_Out(2712) <= \<const0>\;
  LOCKSTEP_Master_Out(2713) <= \<const0>\;
  LOCKSTEP_Master_Out(2714) <= \<const0>\;
  LOCKSTEP_Master_Out(2715) <= \<const0>\;
  LOCKSTEP_Master_Out(2716) <= \<const0>\;
  LOCKSTEP_Master_Out(2717) <= \<const0>\;
  LOCKSTEP_Master_Out(2718) <= \<const0>\;
  LOCKSTEP_Master_Out(2719) <= \<const0>\;
  LOCKSTEP_Master_Out(2720) <= \<const0>\;
  LOCKSTEP_Master_Out(2721) <= \<const0>\;
  LOCKSTEP_Master_Out(2722) <= \<const0>\;
  LOCKSTEP_Master_Out(2723) <= \<const0>\;
  LOCKSTEP_Master_Out(2724) <= \<const0>\;
  LOCKSTEP_Master_Out(2725) <= \<const0>\;
  LOCKSTEP_Master_Out(2726) <= \<const0>\;
  LOCKSTEP_Master_Out(2727) <= \<const0>\;
  LOCKSTEP_Master_Out(2728) <= \<const0>\;
  LOCKSTEP_Master_Out(2729) <= \<const0>\;
  LOCKSTEP_Master_Out(2730) <= \<const0>\;
  LOCKSTEP_Master_Out(2731) <= \<const0>\;
  LOCKSTEP_Master_Out(2732) <= \<const0>\;
  LOCKSTEP_Master_Out(2733) <= \<const0>\;
  LOCKSTEP_Master_Out(2734) <= \<const0>\;
  LOCKSTEP_Master_Out(2735) <= \<const0>\;
  LOCKSTEP_Master_Out(2736) <= \<const0>\;
  LOCKSTEP_Master_Out(2737) <= \<const0>\;
  LOCKSTEP_Master_Out(2738) <= \<const0>\;
  LOCKSTEP_Master_Out(2739) <= \<const0>\;
  LOCKSTEP_Master_Out(2740) <= \<const0>\;
  LOCKSTEP_Master_Out(2741) <= \<const0>\;
  LOCKSTEP_Master_Out(2742) <= \<const0>\;
  LOCKSTEP_Master_Out(2743) <= \<const0>\;
  LOCKSTEP_Master_Out(2744) <= \<const0>\;
  LOCKSTEP_Master_Out(2745) <= \<const0>\;
  LOCKSTEP_Master_Out(2746) <= \<const0>\;
  LOCKSTEP_Master_Out(2747) <= \<const0>\;
  LOCKSTEP_Master_Out(2748) <= \<const0>\;
  LOCKSTEP_Master_Out(2749) <= \<const0>\;
  LOCKSTEP_Master_Out(2750) <= \<const0>\;
  LOCKSTEP_Master_Out(2751) <= \<const0>\;
  LOCKSTEP_Master_Out(2752) <= \<const0>\;
  LOCKSTEP_Master_Out(2753) <= \<const0>\;
  LOCKSTEP_Master_Out(2754) <= \<const0>\;
  LOCKSTEP_Master_Out(2755) <= \<const0>\;
  LOCKSTEP_Master_Out(2756) <= \<const0>\;
  LOCKSTEP_Master_Out(2757) <= \<const0>\;
  LOCKSTEP_Master_Out(2758) <= \<const0>\;
  LOCKSTEP_Master_Out(2759) <= \<const0>\;
  LOCKSTEP_Master_Out(2760) <= \<const0>\;
  LOCKSTEP_Master_Out(2761) <= \<const0>\;
  LOCKSTEP_Master_Out(2762) <= \<const0>\;
  LOCKSTEP_Master_Out(2763) <= \<const0>\;
  LOCKSTEP_Master_Out(2764) <= \<const0>\;
  LOCKSTEP_Master_Out(2765) <= \<const0>\;
  LOCKSTEP_Master_Out(2766) <= \<const0>\;
  LOCKSTEP_Master_Out(2767) <= \<const0>\;
  LOCKSTEP_Master_Out(2768) <= \<const0>\;
  LOCKSTEP_Master_Out(2769) <= \<const0>\;
  LOCKSTEP_Master_Out(2770) <= \<const0>\;
  LOCKSTEP_Master_Out(2771) <= \<const0>\;
  LOCKSTEP_Master_Out(2772) <= \<const0>\;
  LOCKSTEP_Master_Out(2773) <= \<const0>\;
  LOCKSTEP_Master_Out(2774) <= \<const0>\;
  LOCKSTEP_Master_Out(2775) <= \<const0>\;
  LOCKSTEP_Master_Out(2776) <= \<const0>\;
  LOCKSTEP_Master_Out(2777) <= \<const0>\;
  LOCKSTEP_Master_Out(2778) <= \<const0>\;
  LOCKSTEP_Master_Out(2779) <= \<const0>\;
  LOCKSTEP_Master_Out(2780) <= \<const0>\;
  LOCKSTEP_Master_Out(2781) <= \<const0>\;
  LOCKSTEP_Master_Out(2782) <= \<const0>\;
  LOCKSTEP_Master_Out(2783) <= \<const0>\;
  LOCKSTEP_Master_Out(2784) <= \<const0>\;
  LOCKSTEP_Master_Out(2785) <= \<const0>\;
  LOCKSTEP_Master_Out(2786) <= \<const0>\;
  LOCKSTEP_Master_Out(2787) <= \<const0>\;
  LOCKSTEP_Master_Out(2788) <= \<const0>\;
  LOCKSTEP_Master_Out(2789) <= \<const0>\;
  LOCKSTEP_Master_Out(2790) <= \<const0>\;
  LOCKSTEP_Master_Out(2791) <= \<const0>\;
  LOCKSTEP_Master_Out(2792) <= \<const0>\;
  LOCKSTEP_Master_Out(2793) <= \<const0>\;
  LOCKSTEP_Master_Out(2794) <= \<const0>\;
  LOCKSTEP_Master_Out(2795) <= \<const0>\;
  LOCKSTEP_Master_Out(2796) <= \<const0>\;
  LOCKSTEP_Master_Out(2797) <= \<const0>\;
  LOCKSTEP_Master_Out(2798) <= \<const0>\;
  LOCKSTEP_Master_Out(2799) <= \<const0>\;
  LOCKSTEP_Master_Out(2800) <= \<const0>\;
  LOCKSTEP_Master_Out(2801) <= \<const0>\;
  LOCKSTEP_Master_Out(2802) <= \<const0>\;
  LOCKSTEP_Master_Out(2803) <= \<const0>\;
  LOCKSTEP_Master_Out(2804) <= \<const0>\;
  LOCKSTEP_Master_Out(2805) <= \<const0>\;
  LOCKSTEP_Master_Out(2806) <= \<const0>\;
  LOCKSTEP_Master_Out(2807) <= \<const0>\;
  LOCKSTEP_Master_Out(2808) <= \<const0>\;
  LOCKSTEP_Master_Out(2809) <= \<const0>\;
  LOCKSTEP_Master_Out(2810) <= \<const0>\;
  LOCKSTEP_Master_Out(2811) <= \<const0>\;
  LOCKSTEP_Master_Out(2812) <= \<const0>\;
  LOCKSTEP_Master_Out(2813) <= \<const0>\;
  LOCKSTEP_Master_Out(2814) <= \<const0>\;
  LOCKSTEP_Master_Out(2815) <= \<const0>\;
  LOCKSTEP_Master_Out(2816) <= \<const0>\;
  LOCKSTEP_Master_Out(2817) <= \<const0>\;
  LOCKSTEP_Master_Out(2818) <= \<const0>\;
  LOCKSTEP_Master_Out(2819) <= \<const0>\;
  LOCKSTEP_Master_Out(2820) <= \<const0>\;
  LOCKSTEP_Master_Out(2821) <= \<const0>\;
  LOCKSTEP_Master_Out(2822) <= \<const0>\;
  LOCKSTEP_Master_Out(2823) <= \<const0>\;
  LOCKSTEP_Master_Out(2824) <= \<const0>\;
  LOCKSTEP_Master_Out(2825) <= \<const0>\;
  LOCKSTEP_Master_Out(2826) <= \<const0>\;
  LOCKSTEP_Master_Out(2827) <= \<const0>\;
  LOCKSTEP_Master_Out(2828) <= \<const0>\;
  LOCKSTEP_Master_Out(2829) <= \<const0>\;
  LOCKSTEP_Master_Out(2830) <= \<const0>\;
  LOCKSTEP_Master_Out(2831) <= \<const0>\;
  LOCKSTEP_Master_Out(2832) <= \<const0>\;
  LOCKSTEP_Master_Out(2833) <= \<const0>\;
  LOCKSTEP_Master_Out(2834) <= \<const0>\;
  LOCKSTEP_Master_Out(2835) <= \<const0>\;
  LOCKSTEP_Master_Out(2836) <= \<const0>\;
  LOCKSTEP_Master_Out(2837) <= \<const0>\;
  LOCKSTEP_Master_Out(2838) <= \<const0>\;
  LOCKSTEP_Master_Out(2839) <= \<const0>\;
  LOCKSTEP_Master_Out(2840) <= \<const0>\;
  LOCKSTEP_Master_Out(2841) <= \<const0>\;
  LOCKSTEP_Master_Out(2842) <= \<const0>\;
  LOCKSTEP_Master_Out(2843) <= \<const0>\;
  LOCKSTEP_Master_Out(2844) <= \<const0>\;
  LOCKSTEP_Master_Out(2845) <= \<const0>\;
  LOCKSTEP_Master_Out(2846) <= \<const0>\;
  LOCKSTEP_Master_Out(2847) <= \<const0>\;
  LOCKSTEP_Master_Out(2848) <= \<const0>\;
  LOCKSTEP_Master_Out(2849) <= \<const0>\;
  LOCKSTEP_Master_Out(2850) <= \<const0>\;
  LOCKSTEP_Master_Out(2851) <= \<const0>\;
  LOCKSTEP_Master_Out(2852) <= \<const0>\;
  LOCKSTEP_Master_Out(2853) <= \<const0>\;
  LOCKSTEP_Master_Out(2854) <= \<const0>\;
  LOCKSTEP_Master_Out(2855) <= \<const0>\;
  LOCKSTEP_Master_Out(2856) <= \<const0>\;
  LOCKSTEP_Master_Out(2857) <= \<const0>\;
  LOCKSTEP_Master_Out(2858) <= \<const0>\;
  LOCKSTEP_Master_Out(2859) <= \<const0>\;
  LOCKSTEP_Master_Out(2860) <= \<const0>\;
  LOCKSTEP_Master_Out(2861) <= \<const0>\;
  LOCKSTEP_Master_Out(2862) <= \<const0>\;
  LOCKSTEP_Master_Out(2863) <= \<const0>\;
  LOCKSTEP_Master_Out(2864) <= \<const0>\;
  LOCKSTEP_Master_Out(2865) <= \<const0>\;
  LOCKSTEP_Master_Out(2866) <= \<const0>\;
  LOCKSTEP_Master_Out(2867) <= \<const0>\;
  LOCKSTEP_Master_Out(2868) <= \<const0>\;
  LOCKSTEP_Master_Out(2869) <= \<const0>\;
  LOCKSTEP_Master_Out(2870) <= \<const0>\;
  LOCKSTEP_Master_Out(2871) <= \<const0>\;
  LOCKSTEP_Master_Out(2872) <= \<const0>\;
  LOCKSTEP_Master_Out(2873) <= \<const0>\;
  LOCKSTEP_Master_Out(2874) <= \<const0>\;
  LOCKSTEP_Master_Out(2875) <= \<const0>\;
  LOCKSTEP_Master_Out(2876) <= \<const0>\;
  LOCKSTEP_Master_Out(2877) <= \<const0>\;
  LOCKSTEP_Master_Out(2878) <= \<const0>\;
  LOCKSTEP_Master_Out(2879) <= \<const0>\;
  LOCKSTEP_Master_Out(2880) <= \<const0>\;
  LOCKSTEP_Master_Out(2881) <= \<const0>\;
  LOCKSTEP_Master_Out(2882) <= \<const0>\;
  LOCKSTEP_Master_Out(2883) <= \<const0>\;
  LOCKSTEP_Master_Out(2884) <= \<const0>\;
  LOCKSTEP_Master_Out(2885) <= \<const0>\;
  LOCKSTEP_Master_Out(2886) <= \<const0>\;
  LOCKSTEP_Master_Out(2887) <= \<const0>\;
  LOCKSTEP_Master_Out(2888) <= \<const0>\;
  LOCKSTEP_Master_Out(2889) <= \<const0>\;
  LOCKSTEP_Master_Out(2890) <= \<const0>\;
  LOCKSTEP_Master_Out(2891) <= \<const0>\;
  LOCKSTEP_Master_Out(2892) <= \<const0>\;
  LOCKSTEP_Master_Out(2893) <= \<const0>\;
  LOCKSTEP_Master_Out(2894) <= \<const0>\;
  LOCKSTEP_Master_Out(2895) <= \<const0>\;
  LOCKSTEP_Master_Out(2896) <= \<const0>\;
  LOCKSTEP_Master_Out(2897) <= \<const0>\;
  LOCKSTEP_Master_Out(2898) <= \<const0>\;
  LOCKSTEP_Master_Out(2899) <= \<const0>\;
  LOCKSTEP_Master_Out(2900) <= \<const0>\;
  LOCKSTEP_Master_Out(2901) <= \<const0>\;
  LOCKSTEP_Master_Out(2902) <= \<const0>\;
  LOCKSTEP_Master_Out(2903) <= \<const0>\;
  LOCKSTEP_Master_Out(2904) <= \<const0>\;
  LOCKSTEP_Master_Out(2905) <= \<const0>\;
  LOCKSTEP_Master_Out(2906) <= \<const0>\;
  LOCKSTEP_Master_Out(2907) <= \<const0>\;
  LOCKSTEP_Master_Out(2908) <= \<const0>\;
  LOCKSTEP_Master_Out(2909) <= \<const0>\;
  LOCKSTEP_Master_Out(2910) <= \<const0>\;
  LOCKSTEP_Master_Out(2911) <= \<const0>\;
  LOCKSTEP_Master_Out(2912) <= \<const0>\;
  LOCKSTEP_Master_Out(2913) <= \<const0>\;
  LOCKSTEP_Master_Out(2914) <= \<const0>\;
  LOCKSTEP_Master_Out(2915) <= \<const0>\;
  LOCKSTEP_Master_Out(2916) <= \<const0>\;
  LOCKSTEP_Master_Out(2917) <= \<const0>\;
  LOCKSTEP_Master_Out(2918) <= \<const0>\;
  LOCKSTEP_Master_Out(2919) <= \<const0>\;
  LOCKSTEP_Master_Out(2920) <= \<const0>\;
  LOCKSTEP_Master_Out(2921) <= \<const0>\;
  LOCKSTEP_Master_Out(2922) <= \<const0>\;
  LOCKSTEP_Master_Out(2923) <= \<const0>\;
  LOCKSTEP_Master_Out(2924) <= \<const0>\;
  LOCKSTEP_Master_Out(2925) <= \<const0>\;
  LOCKSTEP_Master_Out(2926) <= \<const0>\;
  LOCKSTEP_Master_Out(2927) <= \<const0>\;
  LOCKSTEP_Master_Out(2928) <= \<const0>\;
  LOCKSTEP_Master_Out(2929) <= \<const0>\;
  LOCKSTEP_Master_Out(2930) <= \<const0>\;
  LOCKSTEP_Master_Out(2931) <= \<const0>\;
  LOCKSTEP_Master_Out(2932) <= \<const0>\;
  LOCKSTEP_Master_Out(2933) <= \<const0>\;
  LOCKSTEP_Master_Out(2934) <= \<const0>\;
  LOCKSTEP_Master_Out(2935) <= \<const0>\;
  LOCKSTEP_Master_Out(2936) <= \<const0>\;
  LOCKSTEP_Master_Out(2937) <= \<const0>\;
  LOCKSTEP_Master_Out(2938) <= \<const0>\;
  LOCKSTEP_Master_Out(2939) <= \<const0>\;
  LOCKSTEP_Master_Out(2940) <= \<const0>\;
  LOCKSTEP_Master_Out(2941) <= \<const0>\;
  LOCKSTEP_Master_Out(2942) <= \<const0>\;
  LOCKSTEP_Master_Out(2943) <= \<const0>\;
  LOCKSTEP_Master_Out(2944) <= \<const0>\;
  LOCKSTEP_Master_Out(2945) <= \<const0>\;
  LOCKSTEP_Master_Out(2946) <= \<const0>\;
  LOCKSTEP_Master_Out(2947) <= \<const0>\;
  LOCKSTEP_Master_Out(2948) <= \<const0>\;
  LOCKSTEP_Master_Out(2949) <= \<const0>\;
  LOCKSTEP_Master_Out(2950) <= \<const0>\;
  LOCKSTEP_Master_Out(2951) <= \<const0>\;
  LOCKSTEP_Master_Out(2952) <= \<const0>\;
  LOCKSTEP_Master_Out(2953) <= \<const0>\;
  LOCKSTEP_Master_Out(2954) <= \<const0>\;
  LOCKSTEP_Master_Out(2955) <= \<const0>\;
  LOCKSTEP_Master_Out(2956) <= \<const0>\;
  LOCKSTEP_Master_Out(2957) <= \<const0>\;
  LOCKSTEP_Master_Out(2958) <= \<const0>\;
  LOCKSTEP_Master_Out(2959) <= \<const0>\;
  LOCKSTEP_Master_Out(2960) <= \<const0>\;
  LOCKSTEP_Master_Out(2961) <= \<const0>\;
  LOCKSTEP_Master_Out(2962) <= \<const0>\;
  LOCKSTEP_Master_Out(2963) <= \<const0>\;
  LOCKSTEP_Master_Out(2964) <= \<const0>\;
  LOCKSTEP_Master_Out(2965) <= \<const0>\;
  LOCKSTEP_Master_Out(2966) <= \<const0>\;
  LOCKSTEP_Master_Out(2967) <= \<const0>\;
  LOCKSTEP_Master_Out(2968) <= \<const0>\;
  LOCKSTEP_Master_Out(2969) <= \<const0>\;
  LOCKSTEP_Master_Out(2970) <= \<const0>\;
  LOCKSTEP_Master_Out(2971) <= \<const0>\;
  LOCKSTEP_Master_Out(2972) <= \<const0>\;
  LOCKSTEP_Master_Out(2973) <= \<const0>\;
  LOCKSTEP_Master_Out(2974) <= \<const0>\;
  LOCKSTEP_Master_Out(2975) <= \<const0>\;
  LOCKSTEP_Master_Out(2976) <= \<const0>\;
  LOCKSTEP_Master_Out(2977) <= \<const0>\;
  LOCKSTEP_Master_Out(2978) <= \<const0>\;
  LOCKSTEP_Master_Out(2979) <= \<const0>\;
  LOCKSTEP_Master_Out(2980) <= \<const0>\;
  LOCKSTEP_Master_Out(2981) <= \<const0>\;
  LOCKSTEP_Master_Out(2982) <= \<const0>\;
  LOCKSTEP_Master_Out(2983) <= \<const0>\;
  LOCKSTEP_Master_Out(2984) <= \<const0>\;
  LOCKSTEP_Master_Out(2985) <= \<const0>\;
  LOCKSTEP_Master_Out(2986) <= \<const0>\;
  LOCKSTEP_Master_Out(2987) <= \<const0>\;
  LOCKSTEP_Master_Out(2988) <= \<const0>\;
  LOCKSTEP_Master_Out(2989) <= \<const0>\;
  LOCKSTEP_Master_Out(2990) <= \<const0>\;
  LOCKSTEP_Master_Out(2991) <= \<const0>\;
  LOCKSTEP_Master_Out(2992) <= \<const0>\;
  LOCKSTEP_Master_Out(2993) <= \<const0>\;
  LOCKSTEP_Master_Out(2994) <= \<const0>\;
  LOCKSTEP_Master_Out(2995) <= \<const0>\;
  LOCKSTEP_Master_Out(2996) <= \<const0>\;
  LOCKSTEP_Master_Out(2997) <= \<const0>\;
  LOCKSTEP_Master_Out(2998) <= \<const0>\;
  LOCKSTEP_Master_Out(2999) <= \<const0>\;
  LOCKSTEP_Master_Out(3000) <= \<const0>\;
  LOCKSTEP_Master_Out(3001) <= \<const0>\;
  LOCKSTEP_Master_Out(3002) <= \<const0>\;
  LOCKSTEP_Master_Out(3003) <= \<const0>\;
  LOCKSTEP_Master_Out(3004) <= \<const0>\;
  LOCKSTEP_Master_Out(3005) <= \<const0>\;
  LOCKSTEP_Master_Out(3006) <= \<const0>\;
  LOCKSTEP_Master_Out(3007) <= \<const0>\;
  LOCKSTEP_Master_Out(3008) <= \<const0>\;
  LOCKSTEP_Master_Out(3009) <= \<const0>\;
  LOCKSTEP_Master_Out(3010) <= \<const0>\;
  LOCKSTEP_Master_Out(3011) <= \<const0>\;
  LOCKSTEP_Master_Out(3012) <= \<const0>\;
  LOCKSTEP_Master_Out(3013) <= \<const0>\;
  LOCKSTEP_Master_Out(3014) <= \<const0>\;
  LOCKSTEP_Master_Out(3015) <= \<const0>\;
  LOCKSTEP_Master_Out(3016) <= \<const0>\;
  LOCKSTEP_Master_Out(3017) <= \<const0>\;
  LOCKSTEP_Master_Out(3018) <= \<const0>\;
  LOCKSTEP_Master_Out(3019) <= \<const0>\;
  LOCKSTEP_Master_Out(3020) <= \<const0>\;
  LOCKSTEP_Master_Out(3021) <= \<const0>\;
  LOCKSTEP_Master_Out(3022) <= \<const0>\;
  LOCKSTEP_Master_Out(3023) <= \<const0>\;
  LOCKSTEP_Master_Out(3024) <= \<const0>\;
  LOCKSTEP_Master_Out(3025) <= \<const0>\;
  LOCKSTEP_Master_Out(3026) <= \<const0>\;
  LOCKSTEP_Master_Out(3027) <= \<const0>\;
  LOCKSTEP_Master_Out(3028) <= \<const0>\;
  LOCKSTEP_Master_Out(3029) <= \<const0>\;
  LOCKSTEP_Master_Out(3030) <= \<const0>\;
  LOCKSTEP_Master_Out(3031) <= \<const0>\;
  LOCKSTEP_Master_Out(3032) <= \<const0>\;
  LOCKSTEP_Master_Out(3033) <= \<const0>\;
  LOCKSTEP_Master_Out(3034) <= \<const0>\;
  LOCKSTEP_Master_Out(3035) <= \<const0>\;
  LOCKSTEP_Master_Out(3036) <= \<const0>\;
  LOCKSTEP_Master_Out(3037) <= \<const0>\;
  LOCKSTEP_Master_Out(3038) <= \<const0>\;
  LOCKSTEP_Master_Out(3039) <= \<const0>\;
  LOCKSTEP_Master_Out(3040) <= \<const0>\;
  LOCKSTEP_Master_Out(3041) <= \<const0>\;
  LOCKSTEP_Master_Out(3042) <= \<const0>\;
  LOCKSTEP_Master_Out(3043) <= \<const0>\;
  LOCKSTEP_Master_Out(3044) <= \<const0>\;
  LOCKSTEP_Master_Out(3045) <= \<const0>\;
  LOCKSTEP_Master_Out(3046) <= \<const0>\;
  LOCKSTEP_Master_Out(3047) <= \<const0>\;
  LOCKSTEP_Master_Out(3048) <= \<const0>\;
  LOCKSTEP_Master_Out(3049) <= \<const0>\;
  LOCKSTEP_Master_Out(3050) <= \<const0>\;
  LOCKSTEP_Master_Out(3051) <= \<const0>\;
  LOCKSTEP_Master_Out(3052) <= \<const0>\;
  LOCKSTEP_Master_Out(3053) <= \<const0>\;
  LOCKSTEP_Master_Out(3054) <= \<const0>\;
  LOCKSTEP_Master_Out(3055) <= \<const0>\;
  LOCKSTEP_Master_Out(3056) <= \<const0>\;
  LOCKSTEP_Master_Out(3057) <= \<const0>\;
  LOCKSTEP_Master_Out(3058) <= \<const0>\;
  LOCKSTEP_Master_Out(3059) <= \<const0>\;
  LOCKSTEP_Master_Out(3060) <= \<const0>\;
  LOCKSTEP_Master_Out(3061) <= \<const0>\;
  LOCKSTEP_Master_Out(3062) <= \<const0>\;
  LOCKSTEP_Master_Out(3063) <= \<const0>\;
  LOCKSTEP_Master_Out(3064) <= \<const0>\;
  LOCKSTEP_Master_Out(3065) <= \<const0>\;
  LOCKSTEP_Master_Out(3066) <= \<const0>\;
  LOCKSTEP_Master_Out(3067) <= \<const0>\;
  LOCKSTEP_Master_Out(3068) <= \<const0>\;
  LOCKSTEP_Master_Out(3069) <= \<const0>\;
  LOCKSTEP_Master_Out(3070) <= \<const0>\;
  LOCKSTEP_Master_Out(3071) <= \<const0>\;
  LOCKSTEP_Master_Out(3072) <= \<const0>\;
  LOCKSTEP_Master_Out(3073) <= \<const0>\;
  LOCKSTEP_Master_Out(3074) <= \<const0>\;
  LOCKSTEP_Master_Out(3075) <= \<const0>\;
  LOCKSTEP_Master_Out(3076) <= \<const0>\;
  LOCKSTEP_Master_Out(3077) <= \<const0>\;
  LOCKSTEP_Master_Out(3078) <= \<const0>\;
  LOCKSTEP_Master_Out(3079) <= \<const0>\;
  LOCKSTEP_Master_Out(3080) <= \<const0>\;
  LOCKSTEP_Master_Out(3081) <= \<const0>\;
  LOCKSTEP_Master_Out(3082) <= \<const0>\;
  LOCKSTEP_Master_Out(3083) <= \<const0>\;
  LOCKSTEP_Master_Out(3084) <= \<const0>\;
  LOCKSTEP_Master_Out(3085) <= \<const0>\;
  LOCKSTEP_Master_Out(3086) <= \<const0>\;
  LOCKSTEP_Master_Out(3087) <= \<const0>\;
  LOCKSTEP_Master_Out(3088) <= \<const0>\;
  LOCKSTEP_Master_Out(3089) <= \<const0>\;
  LOCKSTEP_Master_Out(3090) <= \<const0>\;
  LOCKSTEP_Master_Out(3091) <= \<const0>\;
  LOCKSTEP_Master_Out(3092) <= \<const0>\;
  LOCKSTEP_Master_Out(3093) <= \<const0>\;
  LOCKSTEP_Master_Out(3094) <= \<const0>\;
  LOCKSTEP_Master_Out(3095) <= \<const0>\;
  LOCKSTEP_Master_Out(3096) <= \<const0>\;
  LOCKSTEP_Master_Out(3097) <= \<const0>\;
  LOCKSTEP_Master_Out(3098) <= \<const0>\;
  LOCKSTEP_Master_Out(3099) <= \<const0>\;
  LOCKSTEP_Master_Out(3100) <= \<const0>\;
  LOCKSTEP_Master_Out(3101) <= \<const0>\;
  LOCKSTEP_Master_Out(3102) <= \<const0>\;
  LOCKSTEP_Master_Out(3103) <= \<const0>\;
  LOCKSTEP_Master_Out(3104) <= \<const0>\;
  LOCKSTEP_Master_Out(3105) <= \<const0>\;
  LOCKSTEP_Master_Out(3106) <= \<const0>\;
  LOCKSTEP_Master_Out(3107) <= \<const0>\;
  LOCKSTEP_Master_Out(3108) <= \<const0>\;
  LOCKSTEP_Master_Out(3109) <= \<const0>\;
  LOCKSTEP_Master_Out(3110) <= \<const0>\;
  LOCKSTEP_Master_Out(3111) <= \<const0>\;
  LOCKSTEP_Master_Out(3112) <= \<const0>\;
  LOCKSTEP_Master_Out(3113) <= \<const0>\;
  LOCKSTEP_Master_Out(3114) <= \<const0>\;
  LOCKSTEP_Master_Out(3115) <= \<const0>\;
  LOCKSTEP_Master_Out(3116) <= \<const0>\;
  LOCKSTEP_Master_Out(3117) <= \<const0>\;
  LOCKSTEP_Master_Out(3118) <= \<const0>\;
  LOCKSTEP_Master_Out(3119) <= \<const0>\;
  LOCKSTEP_Master_Out(3120) <= \<const0>\;
  LOCKSTEP_Master_Out(3121) <= \<const0>\;
  LOCKSTEP_Master_Out(3122) <= \<const0>\;
  LOCKSTEP_Master_Out(3123) <= \<const0>\;
  LOCKSTEP_Master_Out(3124) <= \<const0>\;
  LOCKSTEP_Master_Out(3125) <= \<const0>\;
  LOCKSTEP_Master_Out(3126) <= \<const0>\;
  LOCKSTEP_Master_Out(3127) <= \<const0>\;
  LOCKSTEP_Master_Out(3128) <= \<const0>\;
  LOCKSTEP_Master_Out(3129) <= \<const0>\;
  LOCKSTEP_Master_Out(3130) <= \<const0>\;
  LOCKSTEP_Master_Out(3131) <= \<const0>\;
  LOCKSTEP_Master_Out(3132) <= \<const0>\;
  LOCKSTEP_Master_Out(3133) <= \<const0>\;
  LOCKSTEP_Master_Out(3134) <= \<const0>\;
  LOCKSTEP_Master_Out(3135) <= \<const0>\;
  LOCKSTEP_Master_Out(3136) <= \<const0>\;
  LOCKSTEP_Master_Out(3137) <= \<const0>\;
  LOCKSTEP_Master_Out(3138) <= \<const0>\;
  LOCKSTEP_Master_Out(3139) <= \<const0>\;
  LOCKSTEP_Master_Out(3140) <= \<const0>\;
  LOCKSTEP_Master_Out(3141) <= \<const0>\;
  LOCKSTEP_Master_Out(3142) <= \<const0>\;
  LOCKSTEP_Master_Out(3143) <= \<const0>\;
  LOCKSTEP_Master_Out(3144) <= \<const0>\;
  LOCKSTEP_Master_Out(3145) <= \<const0>\;
  LOCKSTEP_Master_Out(3146) <= \<const0>\;
  LOCKSTEP_Master_Out(3147) <= \<const0>\;
  LOCKSTEP_Master_Out(3148) <= \<const0>\;
  LOCKSTEP_Master_Out(3149) <= \<const0>\;
  LOCKSTEP_Master_Out(3150) <= \<const0>\;
  LOCKSTEP_Master_Out(3151) <= \<const0>\;
  LOCKSTEP_Master_Out(3152) <= \<const0>\;
  LOCKSTEP_Master_Out(3153) <= \<const0>\;
  LOCKSTEP_Master_Out(3154) <= \<const0>\;
  LOCKSTEP_Master_Out(3155) <= \<const0>\;
  LOCKSTEP_Master_Out(3156) <= \<const0>\;
  LOCKSTEP_Master_Out(3157) <= \<const0>\;
  LOCKSTEP_Master_Out(3158) <= \<const0>\;
  LOCKSTEP_Master_Out(3159) <= \<const0>\;
  LOCKSTEP_Master_Out(3160) <= \<const0>\;
  LOCKSTEP_Master_Out(3161) <= \<const0>\;
  LOCKSTEP_Master_Out(3162) <= \<const0>\;
  LOCKSTEP_Master_Out(3163) <= \<const0>\;
  LOCKSTEP_Master_Out(3164) <= \<const0>\;
  LOCKSTEP_Master_Out(3165) <= \<const0>\;
  LOCKSTEP_Master_Out(3166) <= \<const0>\;
  LOCKSTEP_Master_Out(3167) <= \<const0>\;
  LOCKSTEP_Master_Out(3168) <= \<const0>\;
  LOCKSTEP_Master_Out(3169) <= \<const0>\;
  LOCKSTEP_Master_Out(3170) <= \<const0>\;
  LOCKSTEP_Master_Out(3171) <= \<const0>\;
  LOCKSTEP_Master_Out(3172) <= \<const0>\;
  LOCKSTEP_Master_Out(3173) <= \<const0>\;
  LOCKSTEP_Master_Out(3174) <= \<const0>\;
  LOCKSTEP_Master_Out(3175) <= \<const0>\;
  LOCKSTEP_Master_Out(3176) <= \<const0>\;
  LOCKSTEP_Master_Out(3177) <= \<const0>\;
  LOCKSTEP_Master_Out(3178) <= \<const0>\;
  LOCKSTEP_Master_Out(3179) <= \<const0>\;
  LOCKSTEP_Master_Out(3180) <= \<const0>\;
  LOCKSTEP_Master_Out(3181) <= \<const0>\;
  LOCKSTEP_Master_Out(3182) <= \<const0>\;
  LOCKSTEP_Master_Out(3183) <= \<const0>\;
  LOCKSTEP_Master_Out(3184) <= \<const0>\;
  LOCKSTEP_Master_Out(3185) <= \<const0>\;
  LOCKSTEP_Master_Out(3186) <= \<const0>\;
  LOCKSTEP_Master_Out(3187) <= \<const0>\;
  LOCKSTEP_Master_Out(3188) <= \<const0>\;
  LOCKSTEP_Master_Out(3189) <= \<const0>\;
  LOCKSTEP_Master_Out(3190) <= \<const0>\;
  LOCKSTEP_Master_Out(3191) <= \<const0>\;
  LOCKSTEP_Master_Out(3192) <= \<const0>\;
  LOCKSTEP_Master_Out(3193) <= \<const0>\;
  LOCKSTEP_Master_Out(3194) <= \<const0>\;
  LOCKSTEP_Master_Out(3195) <= \<const0>\;
  LOCKSTEP_Master_Out(3196) <= \<const0>\;
  LOCKSTEP_Master_Out(3197) <= \<const0>\;
  LOCKSTEP_Master_Out(3198) <= \<const0>\;
  LOCKSTEP_Master_Out(3199) <= \<const0>\;
  LOCKSTEP_Master_Out(3200) <= \<const0>\;
  LOCKSTEP_Master_Out(3201) <= \<const0>\;
  LOCKSTEP_Master_Out(3202) <= \<const0>\;
  LOCKSTEP_Master_Out(3203) <= \<const0>\;
  LOCKSTEP_Master_Out(3204) <= \<const0>\;
  LOCKSTEP_Master_Out(3205) <= \<const0>\;
  LOCKSTEP_Master_Out(3206) <= \<const0>\;
  LOCKSTEP_Master_Out(3207) <= \<const0>\;
  LOCKSTEP_Master_Out(3208) <= \<const0>\;
  LOCKSTEP_Master_Out(3209) <= \<const0>\;
  LOCKSTEP_Master_Out(3210) <= \<const0>\;
  LOCKSTEP_Master_Out(3211) <= \<const0>\;
  LOCKSTEP_Master_Out(3212) <= \<const0>\;
  LOCKSTEP_Master_Out(3213) <= \<const0>\;
  LOCKSTEP_Master_Out(3214) <= \<const0>\;
  LOCKSTEP_Master_Out(3215) <= \<const0>\;
  LOCKSTEP_Master_Out(3216) <= \<const0>\;
  LOCKSTEP_Master_Out(3217) <= \<const0>\;
  LOCKSTEP_Master_Out(3218) <= \<const0>\;
  LOCKSTEP_Master_Out(3219) <= \<const0>\;
  LOCKSTEP_Master_Out(3220) <= \<const0>\;
  LOCKSTEP_Master_Out(3221) <= \<const0>\;
  LOCKSTEP_Master_Out(3222) <= \<const0>\;
  LOCKSTEP_Master_Out(3223) <= \<const0>\;
  LOCKSTEP_Master_Out(3224) <= \<const0>\;
  LOCKSTEP_Master_Out(3225) <= \<const0>\;
  LOCKSTEP_Master_Out(3226) <= \<const0>\;
  LOCKSTEP_Master_Out(3227) <= \<const0>\;
  LOCKSTEP_Master_Out(3228) <= \<const0>\;
  LOCKSTEP_Master_Out(3229) <= \<const0>\;
  LOCKSTEP_Master_Out(3230) <= \<const0>\;
  LOCKSTEP_Master_Out(3231) <= \<const0>\;
  LOCKSTEP_Master_Out(3232) <= \<const0>\;
  LOCKSTEP_Master_Out(3233) <= \<const0>\;
  LOCKSTEP_Master_Out(3234) <= \<const0>\;
  LOCKSTEP_Master_Out(3235) <= \<const0>\;
  LOCKSTEP_Master_Out(3236) <= \<const0>\;
  LOCKSTEP_Master_Out(3237) <= \<const0>\;
  LOCKSTEP_Master_Out(3238) <= \<const0>\;
  LOCKSTEP_Master_Out(3239) <= \<const0>\;
  LOCKSTEP_Master_Out(3240) <= \<const0>\;
  LOCKSTEP_Master_Out(3241) <= \<const0>\;
  LOCKSTEP_Master_Out(3242) <= \<const0>\;
  LOCKSTEP_Master_Out(3243) <= \<const0>\;
  LOCKSTEP_Master_Out(3244) <= \<const0>\;
  LOCKSTEP_Master_Out(3245) <= \<const0>\;
  LOCKSTEP_Master_Out(3246) <= \<const0>\;
  LOCKSTEP_Master_Out(3247) <= \<const0>\;
  LOCKSTEP_Master_Out(3248) <= \<const0>\;
  LOCKSTEP_Master_Out(3249) <= \<const0>\;
  LOCKSTEP_Master_Out(3250) <= \<const0>\;
  LOCKSTEP_Master_Out(3251) <= \<const0>\;
  LOCKSTEP_Master_Out(3252) <= \<const0>\;
  LOCKSTEP_Master_Out(3253) <= \<const0>\;
  LOCKSTEP_Master_Out(3254) <= \<const0>\;
  LOCKSTEP_Master_Out(3255) <= \<const0>\;
  LOCKSTEP_Master_Out(3256) <= \<const0>\;
  LOCKSTEP_Master_Out(3257) <= \<const0>\;
  LOCKSTEP_Master_Out(3258) <= \<const0>\;
  LOCKSTEP_Master_Out(3259) <= \<const0>\;
  LOCKSTEP_Master_Out(3260) <= \<const0>\;
  LOCKSTEP_Master_Out(3261) <= \<const0>\;
  LOCKSTEP_Master_Out(3262) <= \<const0>\;
  LOCKSTEP_Master_Out(3263) <= \<const0>\;
  LOCKSTEP_Master_Out(3264) <= \<const0>\;
  LOCKSTEP_Master_Out(3265) <= \<const0>\;
  LOCKSTEP_Master_Out(3266) <= \<const0>\;
  LOCKSTEP_Master_Out(3267) <= \<const0>\;
  LOCKSTEP_Master_Out(3268) <= \<const0>\;
  LOCKSTEP_Master_Out(3269) <= \<const0>\;
  LOCKSTEP_Master_Out(3270) <= \<const0>\;
  LOCKSTEP_Master_Out(3271) <= \<const0>\;
  LOCKSTEP_Master_Out(3272) <= \<const0>\;
  LOCKSTEP_Master_Out(3273) <= \<const0>\;
  LOCKSTEP_Master_Out(3274) <= \<const0>\;
  LOCKSTEP_Master_Out(3275) <= \<const0>\;
  LOCKSTEP_Master_Out(3276) <= \<const0>\;
  LOCKSTEP_Master_Out(3277) <= \<const0>\;
  LOCKSTEP_Master_Out(3278) <= \<const0>\;
  LOCKSTEP_Master_Out(3279) <= \<const0>\;
  LOCKSTEP_Master_Out(3280) <= \<const0>\;
  LOCKSTEP_Master_Out(3281) <= \<const0>\;
  LOCKSTEP_Master_Out(3282) <= \<const0>\;
  LOCKSTEP_Master_Out(3283) <= \<const0>\;
  LOCKSTEP_Master_Out(3284) <= \<const0>\;
  LOCKSTEP_Master_Out(3285) <= \<const0>\;
  LOCKSTEP_Master_Out(3286) <= \<const0>\;
  LOCKSTEP_Master_Out(3287) <= \<const0>\;
  LOCKSTEP_Master_Out(3288) <= \<const0>\;
  LOCKSTEP_Master_Out(3289) <= \<const0>\;
  LOCKSTEP_Master_Out(3290) <= \<const0>\;
  LOCKSTEP_Master_Out(3291) <= \<const0>\;
  LOCKSTEP_Master_Out(3292) <= \<const0>\;
  LOCKSTEP_Master_Out(3293) <= \<const0>\;
  LOCKSTEP_Master_Out(3294) <= \<const0>\;
  LOCKSTEP_Master_Out(3295) <= \<const0>\;
  LOCKSTEP_Master_Out(3296) <= \<const0>\;
  LOCKSTEP_Master_Out(3297) <= \<const0>\;
  LOCKSTEP_Master_Out(3298) <= \<const0>\;
  LOCKSTEP_Master_Out(3299) <= \<const0>\;
  LOCKSTEP_Master_Out(3300) <= \<const0>\;
  LOCKSTEP_Master_Out(3301) <= \<const0>\;
  LOCKSTEP_Master_Out(3302) <= \<const0>\;
  LOCKSTEP_Master_Out(3303) <= \<const0>\;
  LOCKSTEP_Master_Out(3304) <= \<const0>\;
  LOCKSTEP_Master_Out(3305) <= \<const0>\;
  LOCKSTEP_Master_Out(3306) <= \<const0>\;
  LOCKSTEP_Master_Out(3307) <= \<const0>\;
  LOCKSTEP_Master_Out(3308) <= \<const0>\;
  LOCKSTEP_Master_Out(3309) <= \<const0>\;
  LOCKSTEP_Master_Out(3310) <= \<const0>\;
  LOCKSTEP_Master_Out(3311) <= \<const0>\;
  LOCKSTEP_Master_Out(3312) <= \<const0>\;
  LOCKSTEP_Master_Out(3313) <= \<const0>\;
  LOCKSTEP_Master_Out(3314) <= \<const0>\;
  LOCKSTEP_Master_Out(3315) <= \<const0>\;
  LOCKSTEP_Master_Out(3316) <= \<const0>\;
  LOCKSTEP_Master_Out(3317) <= \<const0>\;
  LOCKSTEP_Master_Out(3318) <= \<const0>\;
  LOCKSTEP_Master_Out(3319) <= \<const0>\;
  LOCKSTEP_Master_Out(3320) <= \<const0>\;
  LOCKSTEP_Master_Out(3321) <= \<const0>\;
  LOCKSTEP_Master_Out(3322) <= \<const0>\;
  LOCKSTEP_Master_Out(3323) <= \<const0>\;
  LOCKSTEP_Master_Out(3324) <= \<const0>\;
  LOCKSTEP_Master_Out(3325) <= \<const0>\;
  LOCKSTEP_Master_Out(3326) <= \<const0>\;
  LOCKSTEP_Master_Out(3327) <= \<const0>\;
  LOCKSTEP_Master_Out(3328) <= \<const0>\;
  LOCKSTEP_Master_Out(3329) <= \<const0>\;
  LOCKSTEP_Master_Out(3330) <= \<const0>\;
  LOCKSTEP_Master_Out(3331) <= \<const0>\;
  LOCKSTEP_Master_Out(3332) <= \<const0>\;
  LOCKSTEP_Master_Out(3333) <= \<const0>\;
  LOCKSTEP_Master_Out(3334) <= \<const0>\;
  LOCKSTEP_Master_Out(3335) <= \<const0>\;
  LOCKSTEP_Master_Out(3336) <= \<const0>\;
  LOCKSTEP_Master_Out(3337) <= \<const0>\;
  LOCKSTEP_Master_Out(3338) <= \<const0>\;
  LOCKSTEP_Master_Out(3339) <= \<const0>\;
  LOCKSTEP_Master_Out(3340) <= \<const0>\;
  LOCKSTEP_Master_Out(3341) <= \<const0>\;
  LOCKSTEP_Master_Out(3342) <= \<const0>\;
  LOCKSTEP_Master_Out(3343) <= \<const0>\;
  LOCKSTEP_Master_Out(3344) <= \<const0>\;
  LOCKSTEP_Master_Out(3345) <= \<const0>\;
  LOCKSTEP_Master_Out(3346) <= \<const0>\;
  LOCKSTEP_Master_Out(3347) <= \<const0>\;
  LOCKSTEP_Master_Out(3348) <= \<const0>\;
  LOCKSTEP_Master_Out(3349) <= \<const0>\;
  LOCKSTEP_Master_Out(3350) <= \<const0>\;
  LOCKSTEP_Master_Out(3351) <= \<const0>\;
  LOCKSTEP_Master_Out(3352) <= \<const0>\;
  LOCKSTEP_Master_Out(3353) <= \<const0>\;
  LOCKSTEP_Master_Out(3354) <= \<const0>\;
  LOCKSTEP_Master_Out(3355) <= \<const0>\;
  LOCKSTEP_Master_Out(3356) <= \<const0>\;
  LOCKSTEP_Master_Out(3357) <= \<const0>\;
  LOCKSTEP_Master_Out(3358) <= \<const0>\;
  LOCKSTEP_Master_Out(3359) <= \<const0>\;
  LOCKSTEP_Master_Out(3360) <= \<const0>\;
  LOCKSTEP_Master_Out(3361) <= \<const0>\;
  LOCKSTEP_Master_Out(3362) <= \<const0>\;
  LOCKSTEP_Master_Out(3363) <= \<const0>\;
  LOCKSTEP_Master_Out(3364) <= \<const0>\;
  LOCKSTEP_Master_Out(3365) <= \<const0>\;
  LOCKSTEP_Master_Out(3366) <= \<const0>\;
  LOCKSTEP_Master_Out(3367) <= \<const0>\;
  LOCKSTEP_Master_Out(3368) <= \<const0>\;
  LOCKSTEP_Master_Out(3369) <= \<const0>\;
  LOCKSTEP_Master_Out(3370) <= \<const0>\;
  LOCKSTEP_Master_Out(3371) <= \<const0>\;
  LOCKSTEP_Master_Out(3372) <= \<const0>\;
  LOCKSTEP_Master_Out(3373) <= \<const0>\;
  LOCKSTEP_Master_Out(3374) <= \<const0>\;
  LOCKSTEP_Master_Out(3375) <= \<const0>\;
  LOCKSTEP_Master_Out(3376) <= \<const0>\;
  LOCKSTEP_Master_Out(3377) <= \<const0>\;
  LOCKSTEP_Master_Out(3378) <= \<const0>\;
  LOCKSTEP_Master_Out(3379) <= \<const0>\;
  LOCKSTEP_Master_Out(3380) <= \<const0>\;
  LOCKSTEP_Master_Out(3381) <= \<const0>\;
  LOCKSTEP_Master_Out(3382) <= \<const0>\;
  LOCKSTEP_Master_Out(3383) <= \<const0>\;
  LOCKSTEP_Master_Out(3384) <= \<const0>\;
  LOCKSTEP_Master_Out(3385) <= \<const0>\;
  LOCKSTEP_Master_Out(3386) <= \<const0>\;
  LOCKSTEP_Master_Out(3387) <= \<const0>\;
  LOCKSTEP_Master_Out(3388) <= \<const0>\;
  LOCKSTEP_Master_Out(3389) <= \<const0>\;
  LOCKSTEP_Master_Out(3390) <= \<const0>\;
  LOCKSTEP_Master_Out(3391) <= \<const0>\;
  LOCKSTEP_Master_Out(3392) <= \<const0>\;
  LOCKSTEP_Master_Out(3393) <= \<const0>\;
  LOCKSTEP_Master_Out(3394) <= \<const0>\;
  LOCKSTEP_Master_Out(3395) <= \<const0>\;
  LOCKSTEP_Master_Out(3396) <= \<const0>\;
  LOCKSTEP_Master_Out(3397) <= \<const0>\;
  LOCKSTEP_Master_Out(3398) <= \<const0>\;
  LOCKSTEP_Master_Out(3399) <= \<const0>\;
  LOCKSTEP_Master_Out(3400) <= \<const0>\;
  LOCKSTEP_Master_Out(3401) <= \<const0>\;
  LOCKSTEP_Master_Out(3402) <= \<const0>\;
  LOCKSTEP_Master_Out(3403) <= \<const0>\;
  LOCKSTEP_Master_Out(3404) <= \<const0>\;
  LOCKSTEP_Master_Out(3405) <= \<const0>\;
  LOCKSTEP_Master_Out(3406) <= \<const0>\;
  LOCKSTEP_Master_Out(3407) <= \<const0>\;
  LOCKSTEP_Master_Out(3408) <= \<const0>\;
  LOCKSTEP_Master_Out(3409) <= \<const0>\;
  LOCKSTEP_Master_Out(3410) <= \<const0>\;
  LOCKSTEP_Master_Out(3411) <= \<const0>\;
  LOCKSTEP_Master_Out(3412) <= \<const0>\;
  LOCKSTEP_Master_Out(3413) <= \<const0>\;
  LOCKSTEP_Master_Out(3414) <= \<const0>\;
  LOCKSTEP_Master_Out(3415) <= \<const0>\;
  LOCKSTEP_Master_Out(3416) <= \<const0>\;
  LOCKSTEP_Master_Out(3417) <= \<const0>\;
  LOCKSTEP_Master_Out(3418) <= \<const0>\;
  LOCKSTEP_Master_Out(3419) <= \<const0>\;
  LOCKSTEP_Master_Out(3420) <= \<const0>\;
  LOCKSTEP_Master_Out(3421) <= \<const0>\;
  LOCKSTEP_Master_Out(3422) <= \<const0>\;
  LOCKSTEP_Master_Out(3423) <= \<const0>\;
  LOCKSTEP_Master_Out(3424) <= \<const0>\;
  LOCKSTEP_Master_Out(3425) <= \<const0>\;
  LOCKSTEP_Master_Out(3426) <= \<const0>\;
  LOCKSTEP_Master_Out(3427) <= \<const0>\;
  LOCKSTEP_Master_Out(3428) <= \<const0>\;
  LOCKSTEP_Master_Out(3429) <= \<const0>\;
  LOCKSTEP_Master_Out(3430) <= \<const0>\;
  LOCKSTEP_Master_Out(3431) <= \<const0>\;
  LOCKSTEP_Master_Out(3432) <= \<const0>\;
  LOCKSTEP_Master_Out(3433) <= \<const0>\;
  LOCKSTEP_Master_Out(3434) <= \<const0>\;
  LOCKSTEP_Master_Out(3435) <= \<const0>\;
  LOCKSTEP_Master_Out(3436) <= \<const0>\;
  LOCKSTEP_Master_Out(3437) <= \<const0>\;
  LOCKSTEP_Master_Out(3438) <= \<const0>\;
  LOCKSTEP_Master_Out(3439) <= \<const0>\;
  LOCKSTEP_Master_Out(3440) <= \<const0>\;
  LOCKSTEP_Master_Out(3441) <= \<const0>\;
  LOCKSTEP_Master_Out(3442) <= \<const0>\;
  LOCKSTEP_Master_Out(3443) <= \<const0>\;
  LOCKSTEP_Master_Out(3444) <= \<const0>\;
  LOCKSTEP_Master_Out(3445) <= \<const0>\;
  LOCKSTEP_Master_Out(3446) <= \<const0>\;
  LOCKSTEP_Master_Out(3447) <= \<const0>\;
  LOCKSTEP_Master_Out(3448) <= \<const0>\;
  LOCKSTEP_Master_Out(3449) <= \<const0>\;
  LOCKSTEP_Master_Out(3450) <= \<const0>\;
  LOCKSTEP_Master_Out(3451) <= \<const0>\;
  LOCKSTEP_Master_Out(3452) <= \<const0>\;
  LOCKSTEP_Master_Out(3453) <= \<const0>\;
  LOCKSTEP_Master_Out(3454) <= \<const0>\;
  LOCKSTEP_Master_Out(3455) <= \<const0>\;
  LOCKSTEP_Master_Out(3456) <= \<const0>\;
  LOCKSTEP_Master_Out(3457) <= \<const0>\;
  LOCKSTEP_Master_Out(3458) <= \<const0>\;
  LOCKSTEP_Master_Out(3459) <= \<const0>\;
  LOCKSTEP_Master_Out(3460) <= \<const0>\;
  LOCKSTEP_Master_Out(3461) <= \<const0>\;
  LOCKSTEP_Master_Out(3462) <= \<const0>\;
  LOCKSTEP_Master_Out(3463) <= \<const0>\;
  LOCKSTEP_Master_Out(3464) <= \<const0>\;
  LOCKSTEP_Master_Out(3465) <= \<const0>\;
  LOCKSTEP_Master_Out(3466) <= \<const0>\;
  LOCKSTEP_Master_Out(3467) <= \<const0>\;
  LOCKSTEP_Master_Out(3468) <= \<const0>\;
  LOCKSTEP_Master_Out(3469) <= \<const0>\;
  LOCKSTEP_Master_Out(3470) <= \<const0>\;
  LOCKSTEP_Master_Out(3471) <= \<const0>\;
  LOCKSTEP_Master_Out(3472) <= \<const0>\;
  LOCKSTEP_Master_Out(3473) <= \<const0>\;
  LOCKSTEP_Master_Out(3474) <= \<const0>\;
  LOCKSTEP_Master_Out(3475) <= \<const0>\;
  LOCKSTEP_Master_Out(3476) <= \<const0>\;
  LOCKSTEP_Master_Out(3477) <= \<const0>\;
  LOCKSTEP_Master_Out(3478) <= \<const0>\;
  LOCKSTEP_Master_Out(3479) <= \<const0>\;
  LOCKSTEP_Master_Out(3480) <= \<const0>\;
  LOCKSTEP_Master_Out(3481) <= \<const0>\;
  LOCKSTEP_Master_Out(3482) <= \<const0>\;
  LOCKSTEP_Master_Out(3483) <= \<const0>\;
  LOCKSTEP_Master_Out(3484) <= \<const0>\;
  LOCKSTEP_Master_Out(3485) <= \<const0>\;
  LOCKSTEP_Master_Out(3486) <= \<const0>\;
  LOCKSTEP_Master_Out(3487) <= \<const0>\;
  LOCKSTEP_Master_Out(3488) <= \<const0>\;
  LOCKSTEP_Master_Out(3489) <= \<const0>\;
  LOCKSTEP_Master_Out(3490) <= \<const0>\;
  LOCKSTEP_Master_Out(3491) <= \<const0>\;
  LOCKSTEP_Master_Out(3492) <= \<const0>\;
  LOCKSTEP_Master_Out(3493) <= \<const0>\;
  LOCKSTEP_Master_Out(3494) <= \<const0>\;
  LOCKSTEP_Master_Out(3495) <= \<const0>\;
  LOCKSTEP_Master_Out(3496) <= \<const0>\;
  LOCKSTEP_Master_Out(3497) <= \<const0>\;
  LOCKSTEP_Master_Out(3498) <= \<const0>\;
  LOCKSTEP_Master_Out(3499) <= \<const0>\;
  LOCKSTEP_Master_Out(3500) <= \<const0>\;
  LOCKSTEP_Master_Out(3501) <= \<const0>\;
  LOCKSTEP_Master_Out(3502) <= \<const0>\;
  LOCKSTEP_Master_Out(3503) <= \<const0>\;
  LOCKSTEP_Master_Out(3504) <= \<const0>\;
  LOCKSTEP_Master_Out(3505) <= \<const0>\;
  LOCKSTEP_Master_Out(3506) <= \<const0>\;
  LOCKSTEP_Master_Out(3507) <= \<const0>\;
  LOCKSTEP_Master_Out(3508) <= \<const0>\;
  LOCKSTEP_Master_Out(3509) <= \<const0>\;
  LOCKSTEP_Master_Out(3510) <= \<const0>\;
  LOCKSTEP_Master_Out(3511) <= \<const0>\;
  LOCKSTEP_Master_Out(3512) <= \<const0>\;
  LOCKSTEP_Master_Out(3513) <= \<const0>\;
  LOCKSTEP_Master_Out(3514) <= \<const0>\;
  LOCKSTEP_Master_Out(3515) <= \<const0>\;
  LOCKSTEP_Master_Out(3516) <= \<const0>\;
  LOCKSTEP_Master_Out(3517) <= \<const0>\;
  LOCKSTEP_Master_Out(3518) <= \<const0>\;
  LOCKSTEP_Master_Out(3519) <= \<const0>\;
  LOCKSTEP_Master_Out(3520) <= \<const0>\;
  LOCKSTEP_Master_Out(3521) <= \<const0>\;
  LOCKSTEP_Master_Out(3522) <= \<const0>\;
  LOCKSTEP_Master_Out(3523) <= \<const0>\;
  LOCKSTEP_Master_Out(3524) <= \<const0>\;
  LOCKSTEP_Master_Out(3525) <= \<const0>\;
  LOCKSTEP_Master_Out(3526) <= \<const0>\;
  LOCKSTEP_Master_Out(3527) <= \<const0>\;
  LOCKSTEP_Master_Out(3528) <= \<const0>\;
  LOCKSTEP_Master_Out(3529) <= \<const0>\;
  LOCKSTEP_Master_Out(3530) <= \<const0>\;
  LOCKSTEP_Master_Out(3531) <= \<const0>\;
  LOCKSTEP_Master_Out(3532) <= \<const0>\;
  LOCKSTEP_Master_Out(3533) <= \<const0>\;
  LOCKSTEP_Master_Out(3534) <= \<const0>\;
  LOCKSTEP_Master_Out(3535) <= \<const0>\;
  LOCKSTEP_Master_Out(3536) <= \<const0>\;
  LOCKSTEP_Master_Out(3537) <= \<const0>\;
  LOCKSTEP_Master_Out(3538) <= \<const0>\;
  LOCKSTEP_Master_Out(3539) <= \<const0>\;
  LOCKSTEP_Master_Out(3540) <= \<const0>\;
  LOCKSTEP_Master_Out(3541) <= \<const0>\;
  LOCKSTEP_Master_Out(3542) <= \<const0>\;
  LOCKSTEP_Master_Out(3543) <= \<const0>\;
  LOCKSTEP_Master_Out(3544) <= \<const0>\;
  LOCKSTEP_Master_Out(3545) <= \<const0>\;
  LOCKSTEP_Master_Out(3546) <= \<const0>\;
  LOCKSTEP_Master_Out(3547) <= \<const0>\;
  LOCKSTEP_Master_Out(3548) <= \<const0>\;
  LOCKSTEP_Master_Out(3549) <= \<const0>\;
  LOCKSTEP_Master_Out(3550) <= \<const0>\;
  LOCKSTEP_Master_Out(3551) <= \<const0>\;
  LOCKSTEP_Master_Out(3552) <= \<const0>\;
  LOCKSTEP_Master_Out(3553) <= \<const0>\;
  LOCKSTEP_Master_Out(3554) <= \<const0>\;
  LOCKSTEP_Master_Out(3555) <= \<const0>\;
  LOCKSTEP_Master_Out(3556) <= \<const0>\;
  LOCKSTEP_Master_Out(3557) <= \<const0>\;
  LOCKSTEP_Master_Out(3558) <= \<const0>\;
  LOCKSTEP_Master_Out(3559) <= \<const0>\;
  LOCKSTEP_Master_Out(3560) <= \<const0>\;
  LOCKSTEP_Master_Out(3561) <= \<const0>\;
  LOCKSTEP_Master_Out(3562) <= \<const0>\;
  LOCKSTEP_Master_Out(3563) <= \<const0>\;
  LOCKSTEP_Master_Out(3564) <= \<const0>\;
  LOCKSTEP_Master_Out(3565) <= \<const0>\;
  LOCKSTEP_Master_Out(3566) <= \<const0>\;
  LOCKSTEP_Master_Out(3567) <= \<const0>\;
  LOCKSTEP_Master_Out(3568) <= \<const0>\;
  LOCKSTEP_Master_Out(3569) <= \<const0>\;
  LOCKSTEP_Master_Out(3570) <= \<const0>\;
  LOCKSTEP_Master_Out(3571) <= \<const0>\;
  LOCKSTEP_Master_Out(3572) <= \<const0>\;
  LOCKSTEP_Master_Out(3573) <= \<const0>\;
  LOCKSTEP_Master_Out(3574) <= \<const0>\;
  LOCKSTEP_Master_Out(3575) <= \<const0>\;
  LOCKSTEP_Master_Out(3576) <= \<const0>\;
  LOCKSTEP_Master_Out(3577) <= \<const0>\;
  LOCKSTEP_Master_Out(3578) <= \<const0>\;
  LOCKSTEP_Master_Out(3579) <= \<const0>\;
  LOCKSTEP_Master_Out(3580) <= \<const0>\;
  LOCKSTEP_Master_Out(3581) <= \<const0>\;
  LOCKSTEP_Master_Out(3582) <= \<const0>\;
  LOCKSTEP_Master_Out(3583) <= \<const0>\;
  LOCKSTEP_Master_Out(3584) <= \<const0>\;
  LOCKSTEP_Master_Out(3585) <= \<const0>\;
  LOCKSTEP_Master_Out(3586) <= \<const0>\;
  LOCKSTEP_Master_Out(3587) <= \<const0>\;
  LOCKSTEP_Master_Out(3588) <= \<const0>\;
  LOCKSTEP_Master_Out(3589) <= \<const0>\;
  LOCKSTEP_Master_Out(3590) <= \<const0>\;
  LOCKSTEP_Master_Out(3591) <= \<const0>\;
  LOCKSTEP_Master_Out(3592) <= \<const0>\;
  LOCKSTEP_Master_Out(3593) <= \<const0>\;
  LOCKSTEP_Master_Out(3594) <= \<const0>\;
  LOCKSTEP_Master_Out(3595) <= \<const0>\;
  LOCKSTEP_Master_Out(3596) <= \<const0>\;
  LOCKSTEP_Master_Out(3597) <= \<const0>\;
  LOCKSTEP_Master_Out(3598) <= \<const0>\;
  LOCKSTEP_Master_Out(3599) <= \<const0>\;
  LOCKSTEP_Master_Out(3600) <= \<const0>\;
  LOCKSTEP_Master_Out(3601) <= \<const0>\;
  LOCKSTEP_Master_Out(3602) <= \<const0>\;
  LOCKSTEP_Master_Out(3603) <= \<const0>\;
  LOCKSTEP_Master_Out(3604) <= \<const0>\;
  LOCKSTEP_Master_Out(3605) <= \<const0>\;
  LOCKSTEP_Master_Out(3606) <= \<const0>\;
  LOCKSTEP_Master_Out(3607) <= \<const0>\;
  LOCKSTEP_Master_Out(3608) <= \<const0>\;
  LOCKSTEP_Master_Out(3609) <= \<const0>\;
  LOCKSTEP_Master_Out(3610) <= \<const0>\;
  LOCKSTEP_Master_Out(3611) <= \<const0>\;
  LOCKSTEP_Master_Out(3612) <= \<const0>\;
  LOCKSTEP_Master_Out(3613) <= \<const0>\;
  LOCKSTEP_Master_Out(3614) <= \<const0>\;
  LOCKSTEP_Master_Out(3615) <= \<const0>\;
  LOCKSTEP_Master_Out(3616) <= \<const0>\;
  LOCKSTEP_Master_Out(3617) <= \<const0>\;
  LOCKSTEP_Master_Out(3618) <= \<const0>\;
  LOCKSTEP_Master_Out(3619) <= \<const0>\;
  LOCKSTEP_Master_Out(3620) <= \<const0>\;
  LOCKSTEP_Master_Out(3621) <= \<const0>\;
  LOCKSTEP_Master_Out(3622) <= \<const0>\;
  LOCKSTEP_Master_Out(3623) <= \<const0>\;
  LOCKSTEP_Master_Out(3624) <= \<const0>\;
  LOCKSTEP_Master_Out(3625) <= \<const0>\;
  LOCKSTEP_Master_Out(3626) <= \<const0>\;
  LOCKSTEP_Master_Out(3627) <= \<const0>\;
  LOCKSTEP_Master_Out(3628) <= \<const0>\;
  LOCKSTEP_Master_Out(3629) <= \<const0>\;
  LOCKSTEP_Master_Out(3630) <= \<const0>\;
  LOCKSTEP_Master_Out(3631) <= \<const0>\;
  LOCKSTEP_Master_Out(3632) <= \<const0>\;
  LOCKSTEP_Master_Out(3633) <= \<const0>\;
  LOCKSTEP_Master_Out(3634) <= \<const0>\;
  LOCKSTEP_Master_Out(3635) <= \<const0>\;
  LOCKSTEP_Master_Out(3636) <= \<const0>\;
  LOCKSTEP_Master_Out(3637) <= \<const0>\;
  LOCKSTEP_Master_Out(3638) <= \<const0>\;
  LOCKSTEP_Master_Out(3639) <= \<const0>\;
  LOCKSTEP_Master_Out(3640) <= \<const0>\;
  LOCKSTEP_Master_Out(3641) <= \<const0>\;
  LOCKSTEP_Master_Out(3642) <= \<const0>\;
  LOCKSTEP_Master_Out(3643) <= \<const0>\;
  LOCKSTEP_Master_Out(3644) <= \<const0>\;
  LOCKSTEP_Master_Out(3645) <= \<const0>\;
  LOCKSTEP_Master_Out(3646) <= \<const0>\;
  LOCKSTEP_Master_Out(3647) <= \<const0>\;
  LOCKSTEP_Master_Out(3648) <= \<const0>\;
  LOCKSTEP_Master_Out(3649) <= \<const0>\;
  LOCKSTEP_Master_Out(3650) <= \<const0>\;
  LOCKSTEP_Master_Out(3651) <= \<const0>\;
  LOCKSTEP_Master_Out(3652) <= \<const0>\;
  LOCKSTEP_Master_Out(3653) <= \<const0>\;
  LOCKSTEP_Master_Out(3654) <= \<const0>\;
  LOCKSTEP_Master_Out(3655) <= \<const0>\;
  LOCKSTEP_Master_Out(3656) <= \<const0>\;
  LOCKSTEP_Master_Out(3657) <= \<const0>\;
  LOCKSTEP_Master_Out(3658) <= \<const0>\;
  LOCKSTEP_Master_Out(3659) <= \<const0>\;
  LOCKSTEP_Master_Out(3660) <= \<const0>\;
  LOCKSTEP_Master_Out(3661) <= \<const0>\;
  LOCKSTEP_Master_Out(3662) <= \<const0>\;
  LOCKSTEP_Master_Out(3663) <= \<const0>\;
  LOCKSTEP_Master_Out(3664) <= \<const0>\;
  LOCKSTEP_Master_Out(3665) <= \<const0>\;
  LOCKSTEP_Master_Out(3666) <= \<const0>\;
  LOCKSTEP_Master_Out(3667) <= \<const0>\;
  LOCKSTEP_Master_Out(3668) <= \<const0>\;
  LOCKSTEP_Master_Out(3669) <= \<const0>\;
  LOCKSTEP_Master_Out(3670) <= \<const0>\;
  LOCKSTEP_Master_Out(3671) <= \<const0>\;
  LOCKSTEP_Master_Out(3672) <= \<const0>\;
  LOCKSTEP_Master_Out(3673) <= \<const0>\;
  LOCKSTEP_Master_Out(3674) <= \<const0>\;
  LOCKSTEP_Master_Out(3675) <= \<const0>\;
  LOCKSTEP_Master_Out(3676) <= \<const0>\;
  LOCKSTEP_Master_Out(3677) <= \<const0>\;
  LOCKSTEP_Master_Out(3678) <= \<const0>\;
  LOCKSTEP_Master_Out(3679) <= \<const0>\;
  LOCKSTEP_Master_Out(3680) <= \<const0>\;
  LOCKSTEP_Master_Out(3681) <= \<const0>\;
  LOCKSTEP_Master_Out(3682) <= \<const0>\;
  LOCKSTEP_Master_Out(3683) <= \<const0>\;
  LOCKSTEP_Master_Out(3684) <= \<const0>\;
  LOCKSTEP_Master_Out(3685) <= \<const0>\;
  LOCKSTEP_Master_Out(3686) <= \<const0>\;
  LOCKSTEP_Master_Out(3687) <= \<const0>\;
  LOCKSTEP_Master_Out(3688) <= \<const0>\;
  LOCKSTEP_Master_Out(3689) <= \<const0>\;
  LOCKSTEP_Master_Out(3690) <= \<const0>\;
  LOCKSTEP_Master_Out(3691) <= \<const0>\;
  LOCKSTEP_Master_Out(3692) <= \<const0>\;
  LOCKSTEP_Master_Out(3693) <= \<const0>\;
  LOCKSTEP_Master_Out(3694) <= \<const0>\;
  LOCKSTEP_Master_Out(3695) <= \<const0>\;
  LOCKSTEP_Master_Out(3696) <= \<const0>\;
  LOCKSTEP_Master_Out(3697) <= \<const0>\;
  LOCKSTEP_Master_Out(3698) <= \<const0>\;
  LOCKSTEP_Master_Out(3699) <= \<const0>\;
  LOCKSTEP_Master_Out(3700) <= \<const0>\;
  LOCKSTEP_Master_Out(3701) <= \<const0>\;
  LOCKSTEP_Master_Out(3702) <= \<const0>\;
  LOCKSTEP_Master_Out(3703) <= \<const0>\;
  LOCKSTEP_Master_Out(3704) <= \<const0>\;
  LOCKSTEP_Master_Out(3705) <= \<const0>\;
  LOCKSTEP_Master_Out(3706) <= \<const0>\;
  LOCKSTEP_Master_Out(3707) <= \<const0>\;
  LOCKSTEP_Master_Out(3708) <= \<const0>\;
  LOCKSTEP_Master_Out(3709) <= \<const0>\;
  LOCKSTEP_Master_Out(3710) <= \<const0>\;
  LOCKSTEP_Master_Out(3711) <= \<const0>\;
  LOCKSTEP_Master_Out(3712) <= \<const0>\;
  LOCKSTEP_Master_Out(3713) <= \<const0>\;
  LOCKSTEP_Master_Out(3714) <= \<const0>\;
  LOCKSTEP_Master_Out(3715) <= \<const0>\;
  LOCKSTEP_Master_Out(3716) <= \<const0>\;
  LOCKSTEP_Master_Out(3717) <= \<const0>\;
  LOCKSTEP_Master_Out(3718) <= \<const0>\;
  LOCKSTEP_Master_Out(3719) <= \<const0>\;
  LOCKSTEP_Master_Out(3720) <= \<const0>\;
  LOCKSTEP_Master_Out(3721) <= \<const0>\;
  LOCKSTEP_Master_Out(3722) <= \<const0>\;
  LOCKSTEP_Master_Out(3723) <= \<const0>\;
  LOCKSTEP_Master_Out(3724) <= \<const0>\;
  LOCKSTEP_Master_Out(3725) <= \<const0>\;
  LOCKSTEP_Master_Out(3726) <= \<const0>\;
  LOCKSTEP_Master_Out(3727) <= \<const0>\;
  LOCKSTEP_Master_Out(3728) <= \<const0>\;
  LOCKSTEP_Master_Out(3729) <= \<const0>\;
  LOCKSTEP_Master_Out(3730) <= \<const0>\;
  LOCKSTEP_Master_Out(3731) <= \<const0>\;
  LOCKSTEP_Master_Out(3732) <= \<const0>\;
  LOCKSTEP_Master_Out(3733) <= \<const0>\;
  LOCKSTEP_Master_Out(3734) <= \<const0>\;
  LOCKSTEP_Master_Out(3735) <= \<const0>\;
  LOCKSTEP_Master_Out(3736) <= \<const0>\;
  LOCKSTEP_Master_Out(3737) <= \<const0>\;
  LOCKSTEP_Master_Out(3738) <= \<const0>\;
  LOCKSTEP_Master_Out(3739) <= \<const0>\;
  LOCKSTEP_Master_Out(3740) <= \<const0>\;
  LOCKSTEP_Master_Out(3741) <= \<const0>\;
  LOCKSTEP_Master_Out(3742) <= \<const0>\;
  LOCKSTEP_Master_Out(3743) <= \<const0>\;
  LOCKSTEP_Master_Out(3744) <= \<const0>\;
  LOCKSTEP_Master_Out(3745) <= \<const0>\;
  LOCKSTEP_Master_Out(3746) <= \<const0>\;
  LOCKSTEP_Master_Out(3747) <= \<const0>\;
  LOCKSTEP_Master_Out(3748) <= \<const0>\;
  LOCKSTEP_Master_Out(3749) <= \<const0>\;
  LOCKSTEP_Master_Out(3750) <= \<const0>\;
  LOCKSTEP_Master_Out(3751) <= \<const0>\;
  LOCKSTEP_Master_Out(3752) <= \<const0>\;
  LOCKSTEP_Master_Out(3753) <= \<const0>\;
  LOCKSTEP_Master_Out(3754) <= \<const0>\;
  LOCKSTEP_Master_Out(3755) <= \<const0>\;
  LOCKSTEP_Master_Out(3756) <= \<const0>\;
  LOCKSTEP_Master_Out(3757) <= \<const0>\;
  LOCKSTEP_Master_Out(3758) <= \<const0>\;
  LOCKSTEP_Master_Out(3759) <= \<const0>\;
  LOCKSTEP_Master_Out(3760) <= \<const0>\;
  LOCKSTEP_Master_Out(3761) <= \<const0>\;
  LOCKSTEP_Master_Out(3762) <= \<const0>\;
  LOCKSTEP_Master_Out(3763) <= \<const0>\;
  LOCKSTEP_Master_Out(3764) <= \<const0>\;
  LOCKSTEP_Master_Out(3765) <= \<const0>\;
  LOCKSTEP_Master_Out(3766) <= \<const0>\;
  LOCKSTEP_Master_Out(3767) <= \<const0>\;
  LOCKSTEP_Master_Out(3768) <= \<const0>\;
  LOCKSTEP_Master_Out(3769) <= \<const0>\;
  LOCKSTEP_Master_Out(3770) <= \<const0>\;
  LOCKSTEP_Master_Out(3771) <= \<const0>\;
  LOCKSTEP_Master_Out(3772) <= \<const0>\;
  LOCKSTEP_Master_Out(3773) <= \<const0>\;
  LOCKSTEP_Master_Out(3774) <= \<const0>\;
  LOCKSTEP_Master_Out(3775) <= \<const0>\;
  LOCKSTEP_Master_Out(3776) <= \<const0>\;
  LOCKSTEP_Master_Out(3777) <= \<const0>\;
  LOCKSTEP_Master_Out(3778) <= \<const0>\;
  LOCKSTEP_Master_Out(3779) <= \<const0>\;
  LOCKSTEP_Master_Out(3780) <= \<const0>\;
  LOCKSTEP_Master_Out(3781) <= \<const0>\;
  LOCKSTEP_Master_Out(3782) <= \<const0>\;
  LOCKSTEP_Master_Out(3783) <= \<const0>\;
  LOCKSTEP_Master_Out(3784) <= \<const0>\;
  LOCKSTEP_Master_Out(3785) <= \<const0>\;
  LOCKSTEP_Master_Out(3786) <= \<const0>\;
  LOCKSTEP_Master_Out(3787) <= \<const0>\;
  LOCKSTEP_Master_Out(3788) <= \<const0>\;
  LOCKSTEP_Master_Out(3789) <= \<const0>\;
  LOCKSTEP_Master_Out(3790) <= \<const0>\;
  LOCKSTEP_Master_Out(3791) <= \<const0>\;
  LOCKSTEP_Master_Out(3792) <= \<const0>\;
  LOCKSTEP_Master_Out(3793) <= \<const0>\;
  LOCKSTEP_Master_Out(3794) <= \<const0>\;
  LOCKSTEP_Master_Out(3795) <= \<const0>\;
  LOCKSTEP_Master_Out(3796) <= \<const0>\;
  LOCKSTEP_Master_Out(3797) <= \<const0>\;
  LOCKSTEP_Master_Out(3798) <= \<const0>\;
  LOCKSTEP_Master_Out(3799) <= \<const0>\;
  LOCKSTEP_Master_Out(3800) <= \<const0>\;
  LOCKSTEP_Master_Out(3801) <= \<const0>\;
  LOCKSTEP_Master_Out(3802) <= \<const0>\;
  LOCKSTEP_Master_Out(3803) <= \<const0>\;
  LOCKSTEP_Master_Out(3804) <= \<const0>\;
  LOCKSTEP_Master_Out(3805) <= \<const0>\;
  LOCKSTEP_Master_Out(3806) <= \<const0>\;
  LOCKSTEP_Master_Out(3807) <= \<const0>\;
  LOCKSTEP_Master_Out(3808) <= \<const0>\;
  LOCKSTEP_Master_Out(3809) <= \<const0>\;
  LOCKSTEP_Master_Out(3810) <= \<const0>\;
  LOCKSTEP_Master_Out(3811) <= \<const0>\;
  LOCKSTEP_Master_Out(3812) <= \<const0>\;
  LOCKSTEP_Master_Out(3813) <= \<const0>\;
  LOCKSTEP_Master_Out(3814) <= \<const0>\;
  LOCKSTEP_Master_Out(3815) <= \<const0>\;
  LOCKSTEP_Master_Out(3816) <= \<const0>\;
  LOCKSTEP_Master_Out(3817) <= \<const0>\;
  LOCKSTEP_Master_Out(3818) <= \<const0>\;
  LOCKSTEP_Master_Out(3819) <= \<const0>\;
  LOCKSTEP_Master_Out(3820) <= \<const0>\;
  LOCKSTEP_Master_Out(3821) <= \<const0>\;
  LOCKSTEP_Master_Out(3822) <= \<const0>\;
  LOCKSTEP_Master_Out(3823) <= \<const0>\;
  LOCKSTEP_Master_Out(3824) <= \<const0>\;
  LOCKSTEP_Master_Out(3825) <= \<const0>\;
  LOCKSTEP_Master_Out(3826) <= \<const0>\;
  LOCKSTEP_Master_Out(3827) <= \<const0>\;
  LOCKSTEP_Master_Out(3828) <= \<const0>\;
  LOCKSTEP_Master_Out(3829) <= \<const0>\;
  LOCKSTEP_Master_Out(3830) <= \<const0>\;
  LOCKSTEP_Master_Out(3831) <= \<const0>\;
  LOCKSTEP_Master_Out(3832) <= \<const0>\;
  LOCKSTEP_Master_Out(3833) <= \<const0>\;
  LOCKSTEP_Master_Out(3834) <= \<const0>\;
  LOCKSTEP_Master_Out(3835) <= \<const0>\;
  LOCKSTEP_Master_Out(3836) <= \<const0>\;
  LOCKSTEP_Master_Out(3837) <= \<const0>\;
  LOCKSTEP_Master_Out(3838) <= \<const0>\;
  LOCKSTEP_Master_Out(3839) <= \<const0>\;
  LOCKSTEP_Master_Out(3840) <= \<const0>\;
  LOCKSTEP_Master_Out(3841) <= \<const0>\;
  LOCKSTEP_Master_Out(3842) <= \<const0>\;
  LOCKSTEP_Master_Out(3843) <= \<const0>\;
  LOCKSTEP_Master_Out(3844) <= \<const0>\;
  LOCKSTEP_Master_Out(3845) <= \<const0>\;
  LOCKSTEP_Master_Out(3846) <= \<const0>\;
  LOCKSTEP_Master_Out(3847) <= \<const0>\;
  LOCKSTEP_Master_Out(3848) <= \<const0>\;
  LOCKSTEP_Master_Out(3849) <= \<const0>\;
  LOCKSTEP_Master_Out(3850) <= \<const0>\;
  LOCKSTEP_Master_Out(3851) <= \<const0>\;
  LOCKSTEP_Master_Out(3852) <= \<const0>\;
  LOCKSTEP_Master_Out(3853) <= \<const0>\;
  LOCKSTEP_Master_Out(3854) <= \<const0>\;
  LOCKSTEP_Master_Out(3855) <= \<const0>\;
  LOCKSTEP_Master_Out(3856) <= \<const0>\;
  LOCKSTEP_Master_Out(3857) <= \<const0>\;
  LOCKSTEP_Master_Out(3858) <= \<const0>\;
  LOCKSTEP_Master_Out(3859) <= \<const0>\;
  LOCKSTEP_Master_Out(3860) <= \<const0>\;
  LOCKSTEP_Master_Out(3861) <= \<const0>\;
  LOCKSTEP_Master_Out(3862) <= \<const0>\;
  LOCKSTEP_Master_Out(3863) <= \<const0>\;
  LOCKSTEP_Master_Out(3864) <= \<const0>\;
  LOCKSTEP_Master_Out(3865) <= \<const0>\;
  LOCKSTEP_Master_Out(3866) <= \<const0>\;
  LOCKSTEP_Master_Out(3867) <= \<const0>\;
  LOCKSTEP_Master_Out(3868) <= \<const0>\;
  LOCKSTEP_Master_Out(3869) <= \<const0>\;
  LOCKSTEP_Master_Out(3870) <= \<const0>\;
  LOCKSTEP_Master_Out(3871) <= \<const0>\;
  LOCKSTEP_Master_Out(3872) <= \<const0>\;
  LOCKSTEP_Master_Out(3873) <= \<const0>\;
  LOCKSTEP_Master_Out(3874) <= \<const0>\;
  LOCKSTEP_Master_Out(3875) <= \<const0>\;
  LOCKSTEP_Master_Out(3876) <= \<const0>\;
  LOCKSTEP_Master_Out(3877) <= \<const0>\;
  LOCKSTEP_Master_Out(3878) <= \<const0>\;
  LOCKSTEP_Master_Out(3879) <= \<const0>\;
  LOCKSTEP_Master_Out(3880) <= \<const0>\;
  LOCKSTEP_Master_Out(3881) <= \<const0>\;
  LOCKSTEP_Master_Out(3882) <= \<const0>\;
  LOCKSTEP_Master_Out(3883) <= \<const0>\;
  LOCKSTEP_Master_Out(3884) <= \<const0>\;
  LOCKSTEP_Master_Out(3885) <= \<const0>\;
  LOCKSTEP_Master_Out(3886) <= \<const0>\;
  LOCKSTEP_Master_Out(3887) <= \<const0>\;
  LOCKSTEP_Master_Out(3888) <= \<const0>\;
  LOCKSTEP_Master_Out(3889) <= \<const0>\;
  LOCKSTEP_Master_Out(3890) <= \<const0>\;
  LOCKSTEP_Master_Out(3891) <= \<const0>\;
  LOCKSTEP_Master_Out(3892) <= \<const0>\;
  LOCKSTEP_Master_Out(3893) <= \<const0>\;
  LOCKSTEP_Master_Out(3894) <= \<const0>\;
  LOCKSTEP_Master_Out(3895) <= \<const0>\;
  LOCKSTEP_Master_Out(3896) <= \<const0>\;
  LOCKSTEP_Master_Out(3897) <= \<const0>\;
  LOCKSTEP_Master_Out(3898) <= \<const0>\;
  LOCKSTEP_Master_Out(3899) <= \<const0>\;
  LOCKSTEP_Master_Out(3900) <= \<const0>\;
  LOCKSTEP_Master_Out(3901) <= \<const0>\;
  LOCKSTEP_Master_Out(3902) <= \<const0>\;
  LOCKSTEP_Master_Out(3903) <= \<const0>\;
  LOCKSTEP_Master_Out(3904) <= \<const0>\;
  LOCKSTEP_Master_Out(3905) <= \<const0>\;
  LOCKSTEP_Master_Out(3906) <= \<const0>\;
  LOCKSTEP_Master_Out(3907) <= \<const0>\;
  LOCKSTEP_Master_Out(3908) <= \<const0>\;
  LOCKSTEP_Master_Out(3909) <= \<const0>\;
  LOCKSTEP_Master_Out(3910) <= \<const0>\;
  LOCKSTEP_Master_Out(3911) <= \<const0>\;
  LOCKSTEP_Master_Out(3912) <= \<const0>\;
  LOCKSTEP_Master_Out(3913) <= \<const0>\;
  LOCKSTEP_Master_Out(3914) <= \<const0>\;
  LOCKSTEP_Master_Out(3915) <= \<const0>\;
  LOCKSTEP_Master_Out(3916) <= \<const0>\;
  LOCKSTEP_Master_Out(3917) <= \<const0>\;
  LOCKSTEP_Master_Out(3918) <= \<const0>\;
  LOCKSTEP_Master_Out(3919) <= \<const0>\;
  LOCKSTEP_Master_Out(3920) <= \<const0>\;
  LOCKSTEP_Master_Out(3921) <= \<const0>\;
  LOCKSTEP_Master_Out(3922) <= \<const0>\;
  LOCKSTEP_Master_Out(3923) <= \<const0>\;
  LOCKSTEP_Master_Out(3924) <= \<const0>\;
  LOCKSTEP_Master_Out(3925) <= \<const0>\;
  LOCKSTEP_Master_Out(3926) <= \<const0>\;
  LOCKSTEP_Master_Out(3927) <= \<const0>\;
  LOCKSTEP_Master_Out(3928) <= \<const0>\;
  LOCKSTEP_Master_Out(3929) <= \<const0>\;
  LOCKSTEP_Master_Out(3930) <= \<const0>\;
  LOCKSTEP_Master_Out(3931) <= \<const0>\;
  LOCKSTEP_Master_Out(3932) <= \<const0>\;
  LOCKSTEP_Master_Out(3933) <= \<const0>\;
  LOCKSTEP_Master_Out(3934) <= \<const0>\;
  LOCKSTEP_Master_Out(3935) <= \<const0>\;
  LOCKSTEP_Master_Out(3936) <= \<const0>\;
  LOCKSTEP_Master_Out(3937) <= \<const0>\;
  LOCKSTEP_Master_Out(3938) <= \<const0>\;
  LOCKSTEP_Master_Out(3939) <= \<const0>\;
  LOCKSTEP_Master_Out(3940) <= \<const0>\;
  LOCKSTEP_Master_Out(3941) <= \<const0>\;
  LOCKSTEP_Master_Out(3942) <= \<const0>\;
  LOCKSTEP_Master_Out(3943) <= \<const0>\;
  LOCKSTEP_Master_Out(3944) <= \<const0>\;
  LOCKSTEP_Master_Out(3945) <= \<const0>\;
  LOCKSTEP_Master_Out(3946) <= \<const0>\;
  LOCKSTEP_Master_Out(3947) <= \<const0>\;
  LOCKSTEP_Master_Out(3948) <= \<const0>\;
  LOCKSTEP_Master_Out(3949) <= \<const0>\;
  LOCKSTEP_Master_Out(3950) <= \<const0>\;
  LOCKSTEP_Master_Out(3951) <= \<const0>\;
  LOCKSTEP_Master_Out(3952) <= \<const0>\;
  LOCKSTEP_Master_Out(3953) <= \<const0>\;
  LOCKSTEP_Master_Out(3954) <= \<const0>\;
  LOCKSTEP_Master_Out(3955) <= \<const0>\;
  LOCKSTEP_Master_Out(3956) <= \<const0>\;
  LOCKSTEP_Master_Out(3957) <= \<const0>\;
  LOCKSTEP_Master_Out(3958) <= \<const0>\;
  LOCKSTEP_Master_Out(3959) <= \<const0>\;
  LOCKSTEP_Master_Out(3960) <= \<const0>\;
  LOCKSTEP_Master_Out(3961) <= \<const0>\;
  LOCKSTEP_Master_Out(3962) <= \<const0>\;
  LOCKSTEP_Master_Out(3963) <= \<const0>\;
  LOCKSTEP_Master_Out(3964) <= \<const0>\;
  LOCKSTEP_Master_Out(3965) <= \<const0>\;
  LOCKSTEP_Master_Out(3966) <= \<const0>\;
  LOCKSTEP_Master_Out(3967) <= \<const0>\;
  LOCKSTEP_Master_Out(3968) <= \<const0>\;
  LOCKSTEP_Master_Out(3969) <= \<const0>\;
  LOCKSTEP_Master_Out(3970) <= \<const0>\;
  LOCKSTEP_Master_Out(3971) <= \<const0>\;
  LOCKSTEP_Master_Out(3972) <= \<const0>\;
  LOCKSTEP_Master_Out(3973) <= \<const0>\;
  LOCKSTEP_Master_Out(3974) <= \<const0>\;
  LOCKSTEP_Master_Out(3975) <= \<const0>\;
  LOCKSTEP_Master_Out(3976) <= \<const0>\;
  LOCKSTEP_Master_Out(3977) <= \<const0>\;
  LOCKSTEP_Master_Out(3978) <= \<const0>\;
  LOCKSTEP_Master_Out(3979) <= \<const0>\;
  LOCKSTEP_Master_Out(3980) <= \<const0>\;
  LOCKSTEP_Master_Out(3981) <= \<const0>\;
  LOCKSTEP_Master_Out(3982) <= \<const0>\;
  LOCKSTEP_Master_Out(3983) <= \<const0>\;
  LOCKSTEP_Master_Out(3984) <= \<const0>\;
  LOCKSTEP_Master_Out(3985) <= \<const0>\;
  LOCKSTEP_Master_Out(3986) <= \<const0>\;
  LOCKSTEP_Master_Out(3987) <= \<const0>\;
  LOCKSTEP_Master_Out(3988) <= \<const0>\;
  LOCKSTEP_Master_Out(3989) <= \<const0>\;
  LOCKSTEP_Master_Out(3990) <= \<const0>\;
  LOCKSTEP_Master_Out(3991) <= \<const0>\;
  LOCKSTEP_Master_Out(3992) <= \<const0>\;
  LOCKSTEP_Master_Out(3993) <= \<const0>\;
  LOCKSTEP_Master_Out(3994) <= \<const0>\;
  LOCKSTEP_Master_Out(3995) <= \<const0>\;
  LOCKSTEP_Master_Out(3996) <= \<const0>\;
  LOCKSTEP_Master_Out(3997) <= \<const0>\;
  LOCKSTEP_Master_Out(3998) <= \<const0>\;
  LOCKSTEP_Master_Out(3999) <= \<const0>\;
  LOCKSTEP_Master_Out(4000) <= \<const0>\;
  LOCKSTEP_Master_Out(4001) <= \<const0>\;
  LOCKSTEP_Master_Out(4002) <= \<const0>\;
  LOCKSTEP_Master_Out(4003) <= \<const0>\;
  LOCKSTEP_Master_Out(4004) <= \<const0>\;
  LOCKSTEP_Master_Out(4005) <= \<const0>\;
  LOCKSTEP_Master_Out(4006) <= \<const0>\;
  LOCKSTEP_Master_Out(4007) <= \<const0>\;
  LOCKSTEP_Master_Out(4008) <= \<const0>\;
  LOCKSTEP_Master_Out(4009) <= \<const0>\;
  LOCKSTEP_Master_Out(4010) <= \<const0>\;
  LOCKSTEP_Master_Out(4011) <= \<const0>\;
  LOCKSTEP_Master_Out(4012) <= \<const0>\;
  LOCKSTEP_Master_Out(4013) <= \<const0>\;
  LOCKSTEP_Master_Out(4014) <= \<const0>\;
  LOCKSTEP_Master_Out(4015) <= \<const0>\;
  LOCKSTEP_Master_Out(4016) <= \<const0>\;
  LOCKSTEP_Master_Out(4017) <= \<const0>\;
  LOCKSTEP_Master_Out(4018) <= \<const0>\;
  LOCKSTEP_Master_Out(4019) <= \<const0>\;
  LOCKSTEP_Master_Out(4020) <= \<const0>\;
  LOCKSTEP_Master_Out(4021) <= \<const0>\;
  LOCKSTEP_Master_Out(4022) <= \<const0>\;
  LOCKSTEP_Master_Out(4023) <= \<const0>\;
  LOCKSTEP_Master_Out(4024) <= \<const0>\;
  LOCKSTEP_Master_Out(4025) <= \<const0>\;
  LOCKSTEP_Master_Out(4026) <= \<const0>\;
  LOCKSTEP_Master_Out(4027) <= \<const0>\;
  LOCKSTEP_Master_Out(4028) <= \<const0>\;
  LOCKSTEP_Master_Out(4029) <= \<const0>\;
  LOCKSTEP_Master_Out(4030) <= \<const0>\;
  LOCKSTEP_Master_Out(4031) <= \<const0>\;
  LOCKSTEP_Master_Out(4032) <= \<const0>\;
  LOCKSTEP_Master_Out(4033) <= \<const0>\;
  LOCKSTEP_Master_Out(4034) <= \<const0>\;
  LOCKSTEP_Master_Out(4035) <= \<const0>\;
  LOCKSTEP_Master_Out(4036) <= \<const0>\;
  LOCKSTEP_Master_Out(4037) <= \<const0>\;
  LOCKSTEP_Master_Out(4038) <= \<const0>\;
  LOCKSTEP_Master_Out(4039) <= \<const0>\;
  LOCKSTEP_Master_Out(4040) <= \<const0>\;
  LOCKSTEP_Master_Out(4041) <= \<const0>\;
  LOCKSTEP_Master_Out(4042) <= \<const0>\;
  LOCKSTEP_Master_Out(4043) <= \<const0>\;
  LOCKSTEP_Master_Out(4044) <= \<const0>\;
  LOCKSTEP_Master_Out(4045) <= \<const0>\;
  LOCKSTEP_Master_Out(4046) <= \<const0>\;
  LOCKSTEP_Master_Out(4047) <= \<const0>\;
  LOCKSTEP_Master_Out(4048) <= \<const0>\;
  LOCKSTEP_Master_Out(4049) <= \<const0>\;
  LOCKSTEP_Master_Out(4050) <= \<const0>\;
  LOCKSTEP_Master_Out(4051) <= \<const0>\;
  LOCKSTEP_Master_Out(4052) <= \<const0>\;
  LOCKSTEP_Master_Out(4053) <= \<const0>\;
  LOCKSTEP_Master_Out(4054) <= \<const0>\;
  LOCKSTEP_Master_Out(4055) <= \<const0>\;
  LOCKSTEP_Master_Out(4056) <= \<const0>\;
  LOCKSTEP_Master_Out(4057) <= \<const0>\;
  LOCKSTEP_Master_Out(4058) <= \<const0>\;
  LOCKSTEP_Master_Out(4059) <= \<const0>\;
  LOCKSTEP_Master_Out(4060) <= \<const0>\;
  LOCKSTEP_Master_Out(4061) <= \<const0>\;
  LOCKSTEP_Master_Out(4062) <= \<const0>\;
  LOCKSTEP_Master_Out(4063) <= \<const0>\;
  LOCKSTEP_Master_Out(4064) <= \<const0>\;
  LOCKSTEP_Master_Out(4065) <= \<const0>\;
  LOCKSTEP_Master_Out(4066) <= \<const0>\;
  LOCKSTEP_Master_Out(4067) <= \<const0>\;
  LOCKSTEP_Master_Out(4068) <= \<const0>\;
  LOCKSTEP_Master_Out(4069) <= \<const0>\;
  LOCKSTEP_Master_Out(4070) <= \<const0>\;
  LOCKSTEP_Master_Out(4071) <= \<const0>\;
  LOCKSTEP_Master_Out(4072) <= \<const0>\;
  LOCKSTEP_Master_Out(4073) <= \<const0>\;
  LOCKSTEP_Master_Out(4074) <= \<const0>\;
  LOCKSTEP_Master_Out(4075) <= \<const0>\;
  LOCKSTEP_Master_Out(4076) <= \<const0>\;
  LOCKSTEP_Master_Out(4077) <= \<const0>\;
  LOCKSTEP_Master_Out(4078) <= \<const0>\;
  LOCKSTEP_Master_Out(4079) <= \<const0>\;
  LOCKSTEP_Master_Out(4080) <= \<const0>\;
  LOCKSTEP_Master_Out(4081) <= \<const0>\;
  LOCKSTEP_Master_Out(4082) <= \<const0>\;
  LOCKSTEP_Master_Out(4083) <= \<const0>\;
  LOCKSTEP_Master_Out(4084) <= \<const0>\;
  LOCKSTEP_Master_Out(4085) <= \<const0>\;
  LOCKSTEP_Master_Out(4086) <= \<const0>\;
  LOCKSTEP_Master_Out(4087) <= \<const0>\;
  LOCKSTEP_Master_Out(4088) <= \<const0>\;
  LOCKSTEP_Master_Out(4089) <= \<const0>\;
  LOCKSTEP_Master_Out(4090) <= \<const0>\;
  LOCKSTEP_Master_Out(4091) <= \<const0>\;
  LOCKSTEP_Master_Out(4092) <= \<const0>\;
  LOCKSTEP_Master_Out(4093) <= \<const0>\;
  LOCKSTEP_Master_Out(4094) <= \<const0>\;
  LOCKSTEP_Master_Out(4095) <= \<const0>\;
  LOCKSTEP_Out(0) <= \^lockstep_out\(3228);
  LOCKSTEP_Out(1) <= \<const0>\;
  LOCKSTEP_Out(2 to 35) <= \^lockstep_out\(2 to 35);
  LOCKSTEP_Out(36) <= \<const0>\;
  LOCKSTEP_Out(37) <= \<const0>\;
  LOCKSTEP_Out(38) <= \<const0>\;
  LOCKSTEP_Out(39) <= \<const0>\;
  LOCKSTEP_Out(40) <= \<const0>\;
  LOCKSTEP_Out(41) <= \<const0>\;
  LOCKSTEP_Out(42) <= \<const0>\;
  LOCKSTEP_Out(43) <= \<const0>\;
  LOCKSTEP_Out(44) <= \<const0>\;
  LOCKSTEP_Out(45) <= \<const0>\;
  LOCKSTEP_Out(46) <= \<const0>\;
  LOCKSTEP_Out(47) <= \<const0>\;
  LOCKSTEP_Out(48) <= \<const0>\;
  LOCKSTEP_Out(49) <= \<const0>\;
  LOCKSTEP_Out(50) <= \<const0>\;
  LOCKSTEP_Out(51) <= \<const0>\;
  LOCKSTEP_Out(52) <= \<const0>\;
  LOCKSTEP_Out(53) <= \<const0>\;
  LOCKSTEP_Out(54) <= \<const0>\;
  LOCKSTEP_Out(55) <= \<const0>\;
  LOCKSTEP_Out(56) <= \<const0>\;
  LOCKSTEP_Out(57) <= \<const0>\;
  LOCKSTEP_Out(58) <= \<const0>\;
  LOCKSTEP_Out(59) <= \<const0>\;
  LOCKSTEP_Out(60) <= \<const0>\;
  LOCKSTEP_Out(61) <= \<const0>\;
  LOCKSTEP_Out(62) <= \<const0>\;
  LOCKSTEP_Out(63) <= \<const0>\;
  LOCKSTEP_Out(64) <= \<const0>\;
  LOCKSTEP_Out(65) <= \<const0>\;
  LOCKSTEP_Out(66) <= \<const0>\;
  LOCKSTEP_Out(67) <= \<const0>\;
  LOCKSTEP_Out(68 to 99) <= \^lockstep_out\(68 to 99);
  LOCKSTEP_Out(100) <= \<const0>\;
  LOCKSTEP_Out(101) <= \<const0>\;
  LOCKSTEP_Out(102) <= \<const0>\;
  LOCKSTEP_Out(103) <= \<const0>\;
  LOCKSTEP_Out(104) <= \<const0>\;
  LOCKSTEP_Out(105) <= \<const0>\;
  LOCKSTEP_Out(106) <= \<const0>\;
  LOCKSTEP_Out(107) <= \<const0>\;
  LOCKSTEP_Out(108) <= \<const0>\;
  LOCKSTEP_Out(109) <= \<const0>\;
  LOCKSTEP_Out(110) <= \<const0>\;
  LOCKSTEP_Out(111) <= \<const0>\;
  LOCKSTEP_Out(112) <= \<const0>\;
  LOCKSTEP_Out(113) <= \<const0>\;
  LOCKSTEP_Out(114) <= \<const0>\;
  LOCKSTEP_Out(115) <= \<const0>\;
  LOCKSTEP_Out(116) <= \<const0>\;
  LOCKSTEP_Out(117) <= \<const0>\;
  LOCKSTEP_Out(118) <= \<const0>\;
  LOCKSTEP_Out(119) <= \<const0>\;
  LOCKSTEP_Out(120) <= \<const0>\;
  LOCKSTEP_Out(121) <= \<const0>\;
  LOCKSTEP_Out(122) <= \<const0>\;
  LOCKSTEP_Out(123) <= \<const0>\;
  LOCKSTEP_Out(124) <= \<const0>\;
  LOCKSTEP_Out(125) <= \<const0>\;
  LOCKSTEP_Out(126) <= \<const0>\;
  LOCKSTEP_Out(127) <= \<const0>\;
  LOCKSTEP_Out(128) <= \<const0>\;
  LOCKSTEP_Out(129) <= \<const0>\;
  LOCKSTEP_Out(130) <= \<const0>\;
  LOCKSTEP_Out(131) <= \<const0>\;
  LOCKSTEP_Out(132 to 163) <= \^lockstep_out\(132 to 163);
  LOCKSTEP_Out(164) <= \<const0>\;
  LOCKSTEP_Out(165) <= \<const0>\;
  LOCKSTEP_Out(166) <= \<const0>\;
  LOCKSTEP_Out(167) <= \<const0>\;
  LOCKSTEP_Out(168) <= \<const0>\;
  LOCKSTEP_Out(169) <= \<const0>\;
  LOCKSTEP_Out(170) <= \<const0>\;
  LOCKSTEP_Out(171) <= \<const0>\;
  LOCKSTEP_Out(172) <= \<const0>\;
  LOCKSTEP_Out(173) <= \<const0>\;
  LOCKSTEP_Out(174) <= \<const0>\;
  LOCKSTEP_Out(175) <= \<const0>\;
  LOCKSTEP_Out(176) <= \<const0>\;
  LOCKSTEP_Out(177) <= \<const0>\;
  LOCKSTEP_Out(178) <= \<const0>\;
  LOCKSTEP_Out(179) <= \<const0>\;
  LOCKSTEP_Out(180) <= \<const0>\;
  LOCKSTEP_Out(181) <= \<const0>\;
  LOCKSTEP_Out(182) <= \<const0>\;
  LOCKSTEP_Out(183) <= \<const0>\;
  LOCKSTEP_Out(184) <= \<const0>\;
  LOCKSTEP_Out(185) <= \<const0>\;
  LOCKSTEP_Out(186) <= \<const0>\;
  LOCKSTEP_Out(187) <= \<const0>\;
  LOCKSTEP_Out(188) <= \<const0>\;
  LOCKSTEP_Out(189) <= \<const0>\;
  LOCKSTEP_Out(190) <= \<const0>\;
  LOCKSTEP_Out(191) <= \<const0>\;
  LOCKSTEP_Out(192) <= \<const0>\;
  LOCKSTEP_Out(193) <= \<const0>\;
  LOCKSTEP_Out(194) <= \<const0>\;
  LOCKSTEP_Out(195) <= \<const0>\;
  LOCKSTEP_Out(196 to 202) <= \^lockstep_out\(196 to 202);
  LOCKSTEP_Out(203) <= \<const0>\;
  LOCKSTEP_Out(204) <= \<const0>\;
  LOCKSTEP_Out(205) <= \<const0>\;
  LOCKSTEP_Out(206) <= \<const0>\;
  LOCKSTEP_Out(207) <= \<const0>\;
  LOCKSTEP_Out(208) <= \<const0>\;
  LOCKSTEP_Out(209) <= \<const0>\;
  LOCKSTEP_Out(210) <= \<const0>\;
  LOCKSTEP_Out(211) <= \<const0>\;
  LOCKSTEP_Out(212) <= \<const0>\;
  LOCKSTEP_Out(213) <= \<const0>\;
  LOCKSTEP_Out(214) <= \<const0>\;
  LOCKSTEP_Out(215) <= \<const0>\;
  LOCKSTEP_Out(216) <= \<const0>\;
  LOCKSTEP_Out(217) <= \<const0>\;
  LOCKSTEP_Out(218) <= \<const0>\;
  LOCKSTEP_Out(219) <= \<const0>\;
  LOCKSTEP_Out(220) <= \<const0>\;
  LOCKSTEP_Out(221) <= \<const0>\;
  LOCKSTEP_Out(222) <= \<const0>\;
  LOCKSTEP_Out(223) <= \<const0>\;
  LOCKSTEP_Out(224) <= \<const0>\;
  LOCKSTEP_Out(225) <= \<const0>\;
  LOCKSTEP_Out(226) <= \<const0>\;
  LOCKSTEP_Out(227) <= \<const0>\;
  LOCKSTEP_Out(228) <= \<const0>\;
  LOCKSTEP_Out(229) <= \<const0>\;
  LOCKSTEP_Out(230) <= \<const0>\;
  LOCKSTEP_Out(231) <= \<const0>\;
  LOCKSTEP_Out(232) <= \<const0>\;
  LOCKSTEP_Out(233) <= \<const0>\;
  LOCKSTEP_Out(234) <= \<const0>\;
  LOCKSTEP_Out(235) <= \<const0>\;
  LOCKSTEP_Out(236) <= \<const0>\;
  LOCKSTEP_Out(237) <= \<const0>\;
  LOCKSTEP_Out(238) <= \<const0>\;
  LOCKSTEP_Out(239) <= \<const0>\;
  LOCKSTEP_Out(240) <= \<const0>\;
  LOCKSTEP_Out(241) <= \<const0>\;
  LOCKSTEP_Out(242) <= \<const0>\;
  LOCKSTEP_Out(243) <= \<const0>\;
  LOCKSTEP_Out(244) <= \<const0>\;
  LOCKSTEP_Out(245) <= \<const0>\;
  LOCKSTEP_Out(246) <= \<const0>\;
  LOCKSTEP_Out(247) <= \<const0>\;
  LOCKSTEP_Out(248) <= \<const0>\;
  LOCKSTEP_Out(249) <= \<const0>\;
  LOCKSTEP_Out(250) <= \<const0>\;
  LOCKSTEP_Out(251) <= \<const0>\;
  LOCKSTEP_Out(252) <= \<const0>\;
  LOCKSTEP_Out(253) <= \<const0>\;
  LOCKSTEP_Out(254) <= \<const0>\;
  LOCKSTEP_Out(255) <= \<const0>\;
  LOCKSTEP_Out(256) <= \<const0>\;
  LOCKSTEP_Out(257) <= \<const0>\;
  LOCKSTEP_Out(258) <= \<const0>\;
  LOCKSTEP_Out(259) <= \<const0>\;
  LOCKSTEP_Out(260) <= \<const0>\;
  LOCKSTEP_Out(261) <= \<const0>\;
  LOCKSTEP_Out(262) <= \<const0>\;
  LOCKSTEP_Out(263) <= \<const0>\;
  LOCKSTEP_Out(264) <= \<const0>\;
  LOCKSTEP_Out(265) <= \<const0>\;
  LOCKSTEP_Out(266) <= \<const0>\;
  LOCKSTEP_Out(267) <= \<const0>\;
  LOCKSTEP_Out(268) <= \<const0>\;
  LOCKSTEP_Out(269) <= \<const0>\;
  LOCKSTEP_Out(270) <= \<const0>\;
  LOCKSTEP_Out(271) <= \<const0>\;
  LOCKSTEP_Out(272) <= \<const0>\;
  LOCKSTEP_Out(273) <= \<const0>\;
  LOCKSTEP_Out(274) <= \<const0>\;
  LOCKSTEP_Out(275) <= \<const0>\;
  LOCKSTEP_Out(276) <= \<const0>\;
  LOCKSTEP_Out(277) <= \<const0>\;
  LOCKSTEP_Out(278) <= \<const0>\;
  LOCKSTEP_Out(279) <= \<const0>\;
  LOCKSTEP_Out(280) <= \<const0>\;
  LOCKSTEP_Out(281) <= \<const0>\;
  LOCKSTEP_Out(282) <= \<const0>\;
  LOCKSTEP_Out(283) <= \<const0>\;
  LOCKSTEP_Out(284) <= \<const0>\;
  LOCKSTEP_Out(285) <= \<const0>\;
  LOCKSTEP_Out(286) <= \<const0>\;
  LOCKSTEP_Out(287) <= \<const0>\;
  LOCKSTEP_Out(288) <= \<const0>\;
  LOCKSTEP_Out(289) <= \<const0>\;
  LOCKSTEP_Out(290) <= \<const0>\;
  LOCKSTEP_Out(291) <= \<const0>\;
  LOCKSTEP_Out(292) <= \<const0>\;
  LOCKSTEP_Out(293) <= \<const0>\;
  LOCKSTEP_Out(294) <= \<const0>\;
  LOCKSTEP_Out(295) <= \<const0>\;
  LOCKSTEP_Out(296) <= \<const0>\;
  LOCKSTEP_Out(297) <= \<const0>\;
  LOCKSTEP_Out(298) <= \<const0>\;
  LOCKSTEP_Out(299) <= \<const0>\;
  LOCKSTEP_Out(300) <= \<const0>\;
  LOCKSTEP_Out(301) <= \<const0>\;
  LOCKSTEP_Out(302) <= \<const0>\;
  LOCKSTEP_Out(303) <= \<const0>\;
  LOCKSTEP_Out(304) <= \<const0>\;
  LOCKSTEP_Out(305) <= \<const0>\;
  LOCKSTEP_Out(306) <= \<const0>\;
  LOCKSTEP_Out(307) <= \<const0>\;
  LOCKSTEP_Out(308) <= \<const0>\;
  LOCKSTEP_Out(309) <= \<const0>\;
  LOCKSTEP_Out(310) <= \<const0>\;
  LOCKSTEP_Out(311) <= \<const0>\;
  LOCKSTEP_Out(312) <= \<const0>\;
  LOCKSTEP_Out(313) <= \<const0>\;
  LOCKSTEP_Out(314) <= \<const0>\;
  LOCKSTEP_Out(315) <= \<const0>\;
  LOCKSTEP_Out(316) <= \<const0>\;
  LOCKSTEP_Out(317) <= \<const0>\;
  LOCKSTEP_Out(318) <= \<const0>\;
  LOCKSTEP_Out(319) <= \<const0>\;
  LOCKSTEP_Out(320) <= \<const0>\;
  LOCKSTEP_Out(321) <= \<const0>\;
  LOCKSTEP_Out(322) <= \<const0>\;
  LOCKSTEP_Out(323) <= \<const0>\;
  LOCKSTEP_Out(324) <= \<const0>\;
  LOCKSTEP_Out(325) <= \<const0>\;
  LOCKSTEP_Out(326) <= \<const0>\;
  LOCKSTEP_Out(327) <= \<const0>\;
  LOCKSTEP_Out(328) <= \<const0>\;
  LOCKSTEP_Out(329) <= \<const0>\;
  LOCKSTEP_Out(330) <= \<const0>\;
  LOCKSTEP_Out(331) <= \<const0>\;
  LOCKSTEP_Out(332) <= \<const0>\;
  LOCKSTEP_Out(333) <= \<const0>\;
  LOCKSTEP_Out(334) <= \<const0>\;
  LOCKSTEP_Out(335) <= \<const0>\;
  LOCKSTEP_Out(336) <= \<const0>\;
  LOCKSTEP_Out(337) <= \<const0>\;
  LOCKSTEP_Out(338) <= \<const0>\;
  LOCKSTEP_Out(339) <= \<const0>\;
  LOCKSTEP_Out(340) <= \<const0>\;
  LOCKSTEP_Out(341) <= \<const0>\;
  LOCKSTEP_Out(342) <= \<const0>\;
  LOCKSTEP_Out(343) <= \<const0>\;
  LOCKSTEP_Out(344) <= \<const0>\;
  LOCKSTEP_Out(345) <= \<const0>\;
  LOCKSTEP_Out(346) <= \<const0>\;
  LOCKSTEP_Out(347) <= \<const0>\;
  LOCKSTEP_Out(348) <= \<const0>\;
  LOCKSTEP_Out(349) <= \<const0>\;
  LOCKSTEP_Out(350) <= \<const0>\;
  LOCKSTEP_Out(351) <= \<const0>\;
  LOCKSTEP_Out(352) <= \<const0>\;
  LOCKSTEP_Out(353) <= \<const0>\;
  LOCKSTEP_Out(354) <= \<const0>\;
  LOCKSTEP_Out(355) <= \<const0>\;
  LOCKSTEP_Out(356) <= \<const0>\;
  LOCKSTEP_Out(357) <= \<const0>\;
  LOCKSTEP_Out(358) <= \<const0>\;
  LOCKSTEP_Out(359) <= \<const0>\;
  LOCKSTEP_Out(360) <= \<const0>\;
  LOCKSTEP_Out(361) <= \<const0>\;
  LOCKSTEP_Out(362) <= \<const0>\;
  LOCKSTEP_Out(363) <= \<const0>\;
  LOCKSTEP_Out(364) <= \<const0>\;
  LOCKSTEP_Out(365) <= \<const0>\;
  LOCKSTEP_Out(366) <= \<const0>\;
  LOCKSTEP_Out(367) <= \<const0>\;
  LOCKSTEP_Out(368) <= \<const0>\;
  LOCKSTEP_Out(369) <= \<const0>\;
  LOCKSTEP_Out(370) <= \<const0>\;
  LOCKSTEP_Out(371) <= \<const0>\;
  LOCKSTEP_Out(372) <= \<const0>\;
  LOCKSTEP_Out(373) <= \<const0>\;
  LOCKSTEP_Out(374) <= \<const0>\;
  LOCKSTEP_Out(375) <= \<const0>\;
  LOCKSTEP_Out(376) <= \<const0>\;
  LOCKSTEP_Out(377) <= \<const0>\;
  LOCKSTEP_Out(378) <= \<const0>\;
  LOCKSTEP_Out(379) <= \<const0>\;
  LOCKSTEP_Out(380) <= \<const0>\;
  LOCKSTEP_Out(381) <= \<const0>\;
  LOCKSTEP_Out(382) <= \<const0>\;
  LOCKSTEP_Out(383) <= \<const0>\;
  LOCKSTEP_Out(384) <= \<const0>\;
  LOCKSTEP_Out(385) <= \<const0>\;
  LOCKSTEP_Out(386) <= \<const0>\;
  LOCKSTEP_Out(387) <= \<const0>\;
  LOCKSTEP_Out(388) <= \<const0>\;
  LOCKSTEP_Out(389) <= \<const0>\;
  LOCKSTEP_Out(390) <= \<const0>\;
  LOCKSTEP_Out(391) <= \<const0>\;
  LOCKSTEP_Out(392) <= \<const0>\;
  LOCKSTEP_Out(393) <= \<const0>\;
  LOCKSTEP_Out(394) <= \<const0>\;
  LOCKSTEP_Out(395) <= \<const0>\;
  LOCKSTEP_Out(396) <= \<const0>\;
  LOCKSTEP_Out(397) <= \<const0>\;
  LOCKSTEP_Out(398) <= \<const0>\;
  LOCKSTEP_Out(399) <= \<const0>\;
  LOCKSTEP_Out(400) <= \<const0>\;
  LOCKSTEP_Out(401) <= \<const0>\;
  LOCKSTEP_Out(402) <= \<const0>\;
  LOCKSTEP_Out(403) <= \<const0>\;
  LOCKSTEP_Out(404) <= \<const0>\;
  LOCKSTEP_Out(405) <= \<const0>\;
  LOCKSTEP_Out(406) <= \<const0>\;
  LOCKSTEP_Out(407) <= \<const0>\;
  LOCKSTEP_Out(408) <= \<const0>\;
  LOCKSTEP_Out(409) <= \<const0>\;
  LOCKSTEP_Out(410) <= \<const0>\;
  LOCKSTEP_Out(411) <= \<const0>\;
  LOCKSTEP_Out(412) <= \<const0>\;
  LOCKSTEP_Out(413) <= \<const0>\;
  LOCKSTEP_Out(414) <= \<const0>\;
  LOCKSTEP_Out(415) <= \<const0>\;
  LOCKSTEP_Out(416) <= \<const0>\;
  LOCKSTEP_Out(417) <= \<const0>\;
  LOCKSTEP_Out(418) <= \<const0>\;
  LOCKSTEP_Out(419) <= \<const0>\;
  LOCKSTEP_Out(420) <= \<const0>\;
  LOCKSTEP_Out(421) <= \<const0>\;
  LOCKSTEP_Out(422) <= \<const0>\;
  LOCKSTEP_Out(423) <= \<const0>\;
  LOCKSTEP_Out(424) <= \<const0>\;
  LOCKSTEP_Out(425) <= \<const0>\;
  LOCKSTEP_Out(426) <= \<const0>\;
  LOCKSTEP_Out(427) <= \<const0>\;
  LOCKSTEP_Out(428) <= \<const0>\;
  LOCKSTEP_Out(429) <= \<const0>\;
  LOCKSTEP_Out(430) <= \<const0>\;
  LOCKSTEP_Out(431) <= \<const0>\;
  LOCKSTEP_Out(432) <= \<const0>\;
  LOCKSTEP_Out(433) <= \<const0>\;
  LOCKSTEP_Out(434) <= \<const0>\;
  LOCKSTEP_Out(435) <= \<const0>\;
  LOCKSTEP_Out(436) <= \<const0>\;
  LOCKSTEP_Out(437) <= \<const0>\;
  LOCKSTEP_Out(438) <= \<const0>\;
  LOCKSTEP_Out(439) <= \<const0>\;
  LOCKSTEP_Out(440) <= \<const0>\;
  LOCKSTEP_Out(441) <= \<const0>\;
  LOCKSTEP_Out(442) <= \<const0>\;
  LOCKSTEP_Out(443) <= \<const0>\;
  LOCKSTEP_Out(444) <= \<const0>\;
  LOCKSTEP_Out(445) <= \<const0>\;
  LOCKSTEP_Out(446) <= \<const0>\;
  LOCKSTEP_Out(447) <= \<const0>\;
  LOCKSTEP_Out(448) <= \<const0>\;
  LOCKSTEP_Out(449) <= \<const0>\;
  LOCKSTEP_Out(450) <= \<const0>\;
  LOCKSTEP_Out(451) <= \<const0>\;
  LOCKSTEP_Out(452) <= \<const0>\;
  LOCKSTEP_Out(453) <= \<const0>\;
  LOCKSTEP_Out(454) <= \<const0>\;
  LOCKSTEP_Out(455) <= \<const0>\;
  LOCKSTEP_Out(456) <= \<const0>\;
  LOCKSTEP_Out(457) <= \<const0>\;
  LOCKSTEP_Out(458) <= \<const0>\;
  LOCKSTEP_Out(459) <= \<const0>\;
  LOCKSTEP_Out(460) <= \<const0>\;
  LOCKSTEP_Out(461) <= \<const0>\;
  LOCKSTEP_Out(462) <= \<const0>\;
  LOCKSTEP_Out(463) <= \<const0>\;
  LOCKSTEP_Out(464) <= \<const0>\;
  LOCKSTEP_Out(465) <= \<const0>\;
  LOCKSTEP_Out(466 to 497) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(498) <= \<const0>\;
  LOCKSTEP_Out(499) <= \<const0>\;
  LOCKSTEP_Out(500) <= \<const0>\;
  LOCKSTEP_Out(501) <= \<const0>\;
  LOCKSTEP_Out(502) <= \<const0>\;
  LOCKSTEP_Out(503) <= \<const0>\;
  LOCKSTEP_Out(504) <= \<const0>\;
  LOCKSTEP_Out(505) <= \<const0>\;
  LOCKSTEP_Out(506) <= \<const0>\;
  LOCKSTEP_Out(507) <= \<const0>\;
  LOCKSTEP_Out(508) <= \<const0>\;
  LOCKSTEP_Out(509) <= \<const0>\;
  LOCKSTEP_Out(510) <= \<const0>\;
  LOCKSTEP_Out(511) <= \<const0>\;
  LOCKSTEP_Out(512) <= \<const0>\;
  LOCKSTEP_Out(513) <= \<const0>\;
  LOCKSTEP_Out(514) <= \<const0>\;
  LOCKSTEP_Out(515) <= \<const0>\;
  LOCKSTEP_Out(516) <= \<const0>\;
  LOCKSTEP_Out(517) <= \<const0>\;
  LOCKSTEP_Out(518) <= \<const0>\;
  LOCKSTEP_Out(519) <= \<const0>\;
  LOCKSTEP_Out(520) <= \<const0>\;
  LOCKSTEP_Out(521) <= \<const0>\;
  LOCKSTEP_Out(522) <= \<const0>\;
  LOCKSTEP_Out(523) <= \<const0>\;
  LOCKSTEP_Out(524) <= \<const0>\;
  LOCKSTEP_Out(525) <= \<const0>\;
  LOCKSTEP_Out(526) <= \<const0>\;
  LOCKSTEP_Out(527) <= \<const0>\;
  LOCKSTEP_Out(528) <= \<const0>\;
  LOCKSTEP_Out(529) <= \<const0>\;
  LOCKSTEP_Out(530) <= \<const0>\;
  LOCKSTEP_Out(531) <= \<const0>\;
  LOCKSTEP_Out(532) <= \<const0>\;
  LOCKSTEP_Out(533) <= \<const0>\;
  LOCKSTEP_Out(534) <= \<const0>\;
  LOCKSTEP_Out(535) <= \<const0>\;
  LOCKSTEP_Out(536) <= \<const0>\;
  LOCKSTEP_Out(537) <= \<const0>\;
  LOCKSTEP_Out(538) <= \<const0>\;
  LOCKSTEP_Out(539) <= \^lockstep_out\(542);
  LOCKSTEP_Out(540) <= \<const0>\;
  LOCKSTEP_Out(541) <= \<const0>\;
  LOCKSTEP_Out(542) <= \^lockstep_out\(542);
  LOCKSTEP_Out(543) <= \<const0>\;
  LOCKSTEP_Out(544) <= \<const0>\;
  LOCKSTEP_Out(545) <= \<const0>\;
  LOCKSTEP_Out(546) <= \^lockstep_out\(542);
  LOCKSTEP_Out(547) <= \^lockstep_out\(542);
  LOCKSTEP_Out(548) <= \<const0>\;
  LOCKSTEP_Out(549) <= \<const0>\;
  LOCKSTEP_Out(550) <= \<const0>\;
  LOCKSTEP_Out(551) <= \^lockstep_out\(542);
  LOCKSTEP_Out(552) <= \<const0>\;
  LOCKSTEP_Out(553) <= \<const0>\;
  LOCKSTEP_Out(554) <= \<const0>\;
  LOCKSTEP_Out(555 to 587) <= \^lockstep_out\(555 to 587);
  LOCKSTEP_Out(588) <= \<const0>\;
  LOCKSTEP_Out(589) <= \<const0>\;
  LOCKSTEP_Out(590) <= \<const0>\;
  LOCKSTEP_Out(591) <= \<const0>\;
  LOCKSTEP_Out(592) <= \<const0>\;
  LOCKSTEP_Out(593) <= \<const0>\;
  LOCKSTEP_Out(594) <= \<const0>\;
  LOCKSTEP_Out(595) <= \<const0>\;
  LOCKSTEP_Out(596) <= \<const0>\;
  LOCKSTEP_Out(597) <= \<const0>\;
  LOCKSTEP_Out(598) <= \<const0>\;
  LOCKSTEP_Out(599) <= \<const0>\;
  LOCKSTEP_Out(600) <= \<const0>\;
  LOCKSTEP_Out(601) <= \<const0>\;
  LOCKSTEP_Out(602) <= \<const0>\;
  LOCKSTEP_Out(603) <= \<const0>\;
  LOCKSTEP_Out(604) <= \<const0>\;
  LOCKSTEP_Out(605) <= \<const0>\;
  LOCKSTEP_Out(606) <= \<const0>\;
  LOCKSTEP_Out(607) <= \<const0>\;
  LOCKSTEP_Out(608) <= \<const0>\;
  LOCKSTEP_Out(609) <= \<const0>\;
  LOCKSTEP_Out(610) <= \<const0>\;
  LOCKSTEP_Out(611) <= \<const0>\;
  LOCKSTEP_Out(612) <= \<const0>\;
  LOCKSTEP_Out(613) <= \<const0>\;
  LOCKSTEP_Out(614) <= \<const0>\;
  LOCKSTEP_Out(615) <= \<const0>\;
  LOCKSTEP_Out(616) <= \<const0>\;
  LOCKSTEP_Out(617) <= \<const0>\;
  LOCKSTEP_Out(618) <= \<const0>\;
  LOCKSTEP_Out(619) <= \<const0>\;
  LOCKSTEP_Out(620 to 623) <= \^lockstep_out\(620 to 623);
  LOCKSTEP_Out(624) <= \<const0>\;
  LOCKSTEP_Out(625) <= \<const0>\;
  LOCKSTEP_Out(626) <= \<const0>\;
  LOCKSTEP_Out(627) <= \<const0>\;
  LOCKSTEP_Out(628) <= \^lockstep_out\(542);
  LOCKSTEP_Out(629) <= \^lockstep_out\(629);
  LOCKSTEP_Out(630) <= \^lockstep_out\(542);
  LOCKSTEP_Out(631) <= \<const0>\;
  LOCKSTEP_Out(632 to 663) <= \^lockstep_out\(632 to 663);
  LOCKSTEP_Out(664) <= \<const0>\;
  LOCKSTEP_Out(665) <= \<const0>\;
  LOCKSTEP_Out(666) <= \<const0>\;
  LOCKSTEP_Out(667) <= \<const0>\;
  LOCKSTEP_Out(668) <= \<const0>\;
  LOCKSTEP_Out(669) <= \<const0>\;
  LOCKSTEP_Out(670) <= \<const0>\;
  LOCKSTEP_Out(671) <= \<const0>\;
  LOCKSTEP_Out(672) <= \<const0>\;
  LOCKSTEP_Out(673) <= \<const0>\;
  LOCKSTEP_Out(674) <= \<const0>\;
  LOCKSTEP_Out(675) <= \<const0>\;
  LOCKSTEP_Out(676) <= \<const0>\;
  LOCKSTEP_Out(677) <= \<const0>\;
  LOCKSTEP_Out(678) <= \<const0>\;
  LOCKSTEP_Out(679) <= \<const0>\;
  LOCKSTEP_Out(680) <= \<const0>\;
  LOCKSTEP_Out(681) <= \<const0>\;
  LOCKSTEP_Out(682) <= \<const0>\;
  LOCKSTEP_Out(683) <= \<const0>\;
  LOCKSTEP_Out(684) <= \<const0>\;
  LOCKSTEP_Out(685) <= \<const0>\;
  LOCKSTEP_Out(686) <= \<const0>\;
  LOCKSTEP_Out(687) <= \<const0>\;
  LOCKSTEP_Out(688) <= \<const0>\;
  LOCKSTEP_Out(689) <= \<const0>\;
  LOCKSTEP_Out(690) <= \<const0>\;
  LOCKSTEP_Out(691) <= \<const0>\;
  LOCKSTEP_Out(692) <= \<const0>\;
  LOCKSTEP_Out(693) <= \<const0>\;
  LOCKSTEP_Out(694) <= \<const0>\;
  LOCKSTEP_Out(695) <= \<const0>\;
  LOCKSTEP_Out(696) <= \<const0>\;
  LOCKSTEP_Out(697) <= \<const0>\;
  LOCKSTEP_Out(698) <= \<const0>\;
  LOCKSTEP_Out(699) <= \<const0>\;
  LOCKSTEP_Out(700) <= \<const0>\;
  LOCKSTEP_Out(701) <= \<const0>\;
  LOCKSTEP_Out(702) <= \<const0>\;
  LOCKSTEP_Out(703) <= \<const0>\;
  LOCKSTEP_Out(704) <= \<const0>\;
  LOCKSTEP_Out(705) <= \^lockstep_out\(542);
  LOCKSTEP_Out(706) <= \<const0>\;
  LOCKSTEP_Out(707) <= \<const0>\;
  LOCKSTEP_Out(708) <= \^lockstep_out\(542);
  LOCKSTEP_Out(709) <= \<const0>\;
  LOCKSTEP_Out(710) <= \<const0>\;
  LOCKSTEP_Out(711) <= \<const0>\;
  LOCKSTEP_Out(712) <= \^lockstep_out\(542);
  LOCKSTEP_Out(713) <= \^lockstep_out\(542);
  LOCKSTEP_Out(714) <= \<const0>\;
  LOCKSTEP_Out(715) <= \<const0>\;
  LOCKSTEP_Out(716) <= \<const0>\;
  LOCKSTEP_Out(717) <= \^lockstep_out\(542);
  LOCKSTEP_Out(718) <= \<const0>\;
  LOCKSTEP_Out(719) <= \<const0>\;
  LOCKSTEP_Out(720) <= \<const0>\;
  LOCKSTEP_Out(721) <= \^lockstep_out\(721);
  LOCKSTEP_Out(722) <= \^lockstep_out\(542);
  LOCKSTEP_Out(723) <= \<const0>\;
  LOCKSTEP_Out(724) <= \<const0>\;
  LOCKSTEP_Out(725) <= \<const0>\;
  LOCKSTEP_Out(726) <= \<const0>\;
  LOCKSTEP_Out(727) <= \<const0>\;
  LOCKSTEP_Out(728) <= \<const0>\;
  LOCKSTEP_Out(729) <= \<const0>\;
  LOCKSTEP_Out(730) <= \<const0>\;
  LOCKSTEP_Out(731) <= \<const0>\;
  LOCKSTEP_Out(732) <= \<const0>\;
  LOCKSTEP_Out(733) <= \<const0>\;
  LOCKSTEP_Out(734) <= \<const0>\;
  LOCKSTEP_Out(735) <= \<const0>\;
  LOCKSTEP_Out(736) <= \<const0>\;
  LOCKSTEP_Out(737) <= \<const0>\;
  LOCKSTEP_Out(738) <= \<const0>\;
  LOCKSTEP_Out(739) <= \<const0>\;
  LOCKSTEP_Out(740) <= \<const0>\;
  LOCKSTEP_Out(741) <= \<const0>\;
  LOCKSTEP_Out(742) <= \<const0>\;
  LOCKSTEP_Out(743) <= \<const0>\;
  LOCKSTEP_Out(744) <= \<const0>\;
  LOCKSTEP_Out(745) <= \<const0>\;
  LOCKSTEP_Out(746) <= \<const0>\;
  LOCKSTEP_Out(747) <= \<const0>\;
  LOCKSTEP_Out(748) <= \<const0>\;
  LOCKSTEP_Out(749) <= \<const0>\;
  LOCKSTEP_Out(750) <= \<const0>\;
  LOCKSTEP_Out(751) <= \<const0>\;
  LOCKSTEP_Out(752) <= \<const0>\;
  LOCKSTEP_Out(753) <= \<const0>\;
  LOCKSTEP_Out(754) <= \<const0>\;
  LOCKSTEP_Out(755) <= \<const0>\;
  LOCKSTEP_Out(756) <= \<const0>\;
  LOCKSTEP_Out(757) <= \<const0>\;
  LOCKSTEP_Out(758) <= \<const0>\;
  LOCKSTEP_Out(759) <= \<const0>\;
  LOCKSTEP_Out(760) <= \<const0>\;
  LOCKSTEP_Out(761) <= \<const0>\;
  LOCKSTEP_Out(762) <= \<const0>\;
  LOCKSTEP_Out(763) <= \<const0>\;
  LOCKSTEP_Out(764) <= \<const0>\;
  LOCKSTEP_Out(765) <= \<const0>\;
  LOCKSTEP_Out(766) <= \<const0>\;
  LOCKSTEP_Out(767) <= \<const0>\;
  LOCKSTEP_Out(768) <= \<const0>\;
  LOCKSTEP_Out(769) <= \<const0>\;
  LOCKSTEP_Out(770) <= \<const0>\;
  LOCKSTEP_Out(771) <= \<const0>\;
  LOCKSTEP_Out(772) <= \<const0>\;
  LOCKSTEP_Out(773) <= \<const0>\;
  LOCKSTEP_Out(774) <= \<const0>\;
  LOCKSTEP_Out(775) <= \<const0>\;
  LOCKSTEP_Out(776) <= \<const0>\;
  LOCKSTEP_Out(777) <= \<const0>\;
  LOCKSTEP_Out(778) <= \<const0>\;
  LOCKSTEP_Out(779) <= \<const0>\;
  LOCKSTEP_Out(780) <= \<const0>\;
  LOCKSTEP_Out(781) <= \<const0>\;
  LOCKSTEP_Out(782) <= \<const0>\;
  LOCKSTEP_Out(783) <= \<const0>\;
  LOCKSTEP_Out(784) <= \<const0>\;
  LOCKSTEP_Out(785) <= \<const0>\;
  LOCKSTEP_Out(786) <= \<const0>\;
  LOCKSTEP_Out(787) <= \<const0>\;
  LOCKSTEP_Out(788) <= \<const0>\;
  LOCKSTEP_Out(789) <= \<const0>\;
  LOCKSTEP_Out(790) <= \<const0>\;
  LOCKSTEP_Out(791) <= \<const0>\;
  LOCKSTEP_Out(792) <= \<const0>\;
  LOCKSTEP_Out(793) <= \<const0>\;
  LOCKSTEP_Out(794) <= \<const0>\;
  LOCKSTEP_Out(795) <= \<const0>\;
  LOCKSTEP_Out(796) <= \<const0>\;
  LOCKSTEP_Out(797) <= \<const0>\;
  LOCKSTEP_Out(798) <= \<const0>\;
  LOCKSTEP_Out(799) <= \<const0>\;
  LOCKSTEP_Out(800) <= \<const0>\;
  LOCKSTEP_Out(801) <= \<const0>\;
  LOCKSTEP_Out(802) <= \<const0>\;
  LOCKSTEP_Out(803) <= \<const0>\;
  LOCKSTEP_Out(804) <= \<const0>\;
  LOCKSTEP_Out(805) <= \<const0>\;
  LOCKSTEP_Out(806) <= \<const0>\;
  LOCKSTEP_Out(807) <= \<const0>\;
  LOCKSTEP_Out(808) <= \<const0>\;
  LOCKSTEP_Out(809) <= \<const0>\;
  LOCKSTEP_Out(810) <= \<const0>\;
  LOCKSTEP_Out(811) <= \<const0>\;
  LOCKSTEP_Out(812) <= \<const0>\;
  LOCKSTEP_Out(813) <= \<const0>\;
  LOCKSTEP_Out(814) <= \<const0>\;
  LOCKSTEP_Out(815) <= \<const0>\;
  LOCKSTEP_Out(816) <= \<const0>\;
  LOCKSTEP_Out(817) <= \<const0>\;
  LOCKSTEP_Out(818) <= \<const0>\;
  LOCKSTEP_Out(819) <= \<const0>\;
  LOCKSTEP_Out(820) <= \<const0>\;
  LOCKSTEP_Out(821) <= \<const0>\;
  LOCKSTEP_Out(822) <= \<const0>\;
  LOCKSTEP_Out(823) <= \<const0>\;
  LOCKSTEP_Out(824) <= \<const0>\;
  LOCKSTEP_Out(825) <= \<const0>\;
  LOCKSTEP_Out(826) <= \<const0>\;
  LOCKSTEP_Out(827) <= \<const0>\;
  LOCKSTEP_Out(828) <= \<const0>\;
  LOCKSTEP_Out(829) <= \<const0>\;
  LOCKSTEP_Out(830) <= \<const0>\;
  LOCKSTEP_Out(831) <= \<const0>\;
  LOCKSTEP_Out(832) <= \<const0>\;
  LOCKSTEP_Out(833) <= \<const0>\;
  LOCKSTEP_Out(834) <= \<const0>\;
  LOCKSTEP_Out(835) <= \<const0>\;
  LOCKSTEP_Out(836) <= \<const0>\;
  LOCKSTEP_Out(837) <= \<const0>\;
  LOCKSTEP_Out(838) <= \<const0>\;
  LOCKSTEP_Out(839) <= \<const0>\;
  LOCKSTEP_Out(840) <= \<const0>\;
  LOCKSTEP_Out(841) <= \<const0>\;
  LOCKSTEP_Out(842) <= \<const0>\;
  LOCKSTEP_Out(843) <= \<const0>\;
  LOCKSTEP_Out(844) <= \<const0>\;
  LOCKSTEP_Out(845) <= \<const0>\;
  LOCKSTEP_Out(846) <= \<const0>\;
  LOCKSTEP_Out(847) <= \<const0>\;
  LOCKSTEP_Out(848) <= \<const0>\;
  LOCKSTEP_Out(849) <= \<const0>\;
  LOCKSTEP_Out(850) <= \<const0>\;
  LOCKSTEP_Out(851) <= \<const0>\;
  LOCKSTEP_Out(852) <= \<const0>\;
  LOCKSTEP_Out(853) <= \<const0>\;
  LOCKSTEP_Out(854) <= \<const0>\;
  LOCKSTEP_Out(855) <= \<const0>\;
  LOCKSTEP_Out(856) <= \<const0>\;
  LOCKSTEP_Out(857) <= \<const0>\;
  LOCKSTEP_Out(858) <= \<const0>\;
  LOCKSTEP_Out(859) <= \<const0>\;
  LOCKSTEP_Out(860) <= \<const0>\;
  LOCKSTEP_Out(861) <= \<const0>\;
  LOCKSTEP_Out(862) <= \<const0>\;
  LOCKSTEP_Out(863) <= \<const0>\;
  LOCKSTEP_Out(864) <= \<const0>\;
  LOCKSTEP_Out(865) <= \<const0>\;
  LOCKSTEP_Out(866) <= \<const0>\;
  LOCKSTEP_Out(867) <= \<const0>\;
  LOCKSTEP_Out(868) <= \<const0>\;
  LOCKSTEP_Out(869) <= \<const0>\;
  LOCKSTEP_Out(870) <= \<const0>\;
  LOCKSTEP_Out(871) <= \<const0>\;
  LOCKSTEP_Out(872) <= \<const0>\;
  LOCKSTEP_Out(873) <= \<const0>\;
  LOCKSTEP_Out(874) <= \<const0>\;
  LOCKSTEP_Out(875) <= \<const0>\;
  LOCKSTEP_Out(876) <= \<const0>\;
  LOCKSTEP_Out(877) <= \<const0>\;
  LOCKSTEP_Out(878) <= \<const0>\;
  LOCKSTEP_Out(879) <= \<const0>\;
  LOCKSTEP_Out(880) <= \<const0>\;
  LOCKSTEP_Out(881) <= \<const0>\;
  LOCKSTEP_Out(882) <= \<const0>\;
  LOCKSTEP_Out(883) <= \<const0>\;
  LOCKSTEP_Out(884) <= \<const0>\;
  LOCKSTEP_Out(885) <= \<const0>\;
  LOCKSTEP_Out(886) <= \<const0>\;
  LOCKSTEP_Out(887) <= \<const0>\;
  LOCKSTEP_Out(888) <= \<const0>\;
  LOCKSTEP_Out(889) <= \<const0>\;
  LOCKSTEP_Out(890) <= \<const0>\;
  LOCKSTEP_Out(891) <= \<const0>\;
  LOCKSTEP_Out(892) <= \<const0>\;
  LOCKSTEP_Out(893) <= \<const0>\;
  LOCKSTEP_Out(894) <= \<const0>\;
  LOCKSTEP_Out(895) <= \<const0>\;
  LOCKSTEP_Out(896) <= \<const0>\;
  LOCKSTEP_Out(897) <= \<const0>\;
  LOCKSTEP_Out(898) <= \<const0>\;
  LOCKSTEP_Out(899) <= \<const0>\;
  LOCKSTEP_Out(900) <= \<const0>\;
  LOCKSTEP_Out(901) <= \<const0>\;
  LOCKSTEP_Out(902) <= \<const0>\;
  LOCKSTEP_Out(903) <= \<const0>\;
  LOCKSTEP_Out(904) <= \<const0>\;
  LOCKSTEP_Out(905) <= \<const0>\;
  LOCKSTEP_Out(906) <= \<const0>\;
  LOCKSTEP_Out(907) <= \<const0>\;
  LOCKSTEP_Out(908) <= \<const0>\;
  LOCKSTEP_Out(909) <= \<const0>\;
  LOCKSTEP_Out(910) <= \<const0>\;
  LOCKSTEP_Out(911) <= \<const0>\;
  LOCKSTEP_Out(912) <= \<const0>\;
  LOCKSTEP_Out(913) <= \<const0>\;
  LOCKSTEP_Out(914) <= \<const0>\;
  LOCKSTEP_Out(915) <= \<const0>\;
  LOCKSTEP_Out(916) <= \<const0>\;
  LOCKSTEP_Out(917) <= \<const0>\;
  LOCKSTEP_Out(918) <= \<const0>\;
  LOCKSTEP_Out(919) <= \<const0>\;
  LOCKSTEP_Out(920) <= \<const0>\;
  LOCKSTEP_Out(921) <= \<const0>\;
  LOCKSTEP_Out(922) <= \<const0>\;
  LOCKSTEP_Out(923) <= \<const0>\;
  LOCKSTEP_Out(924) <= \<const0>\;
  LOCKSTEP_Out(925) <= \<const0>\;
  LOCKSTEP_Out(926) <= \<const0>\;
  LOCKSTEP_Out(927) <= \<const0>\;
  LOCKSTEP_Out(928) <= \<const0>\;
  LOCKSTEP_Out(929) <= \<const0>\;
  LOCKSTEP_Out(930) <= \<const0>\;
  LOCKSTEP_Out(931) <= \<const0>\;
  LOCKSTEP_Out(932) <= \<const0>\;
  LOCKSTEP_Out(933) <= \<const0>\;
  LOCKSTEP_Out(934) <= \<const0>\;
  LOCKSTEP_Out(935) <= \<const0>\;
  LOCKSTEP_Out(936) <= \<const0>\;
  LOCKSTEP_Out(937) <= \<const0>\;
  LOCKSTEP_Out(938) <= \<const0>\;
  LOCKSTEP_Out(939) <= \<const0>\;
  LOCKSTEP_Out(940) <= \<const0>\;
  LOCKSTEP_Out(941) <= \<const0>\;
  LOCKSTEP_Out(942) <= \<const0>\;
  LOCKSTEP_Out(943) <= \<const0>\;
  LOCKSTEP_Out(944) <= \<const0>\;
  LOCKSTEP_Out(945) <= \<const0>\;
  LOCKSTEP_Out(946) <= \<const0>\;
  LOCKSTEP_Out(947) <= \<const0>\;
  LOCKSTEP_Out(948) <= \<const0>\;
  LOCKSTEP_Out(949) <= \<const0>\;
  LOCKSTEP_Out(950) <= \<const0>\;
  LOCKSTEP_Out(951) <= \<const0>\;
  LOCKSTEP_Out(952) <= \<const0>\;
  LOCKSTEP_Out(953) <= \<const0>\;
  LOCKSTEP_Out(954) <= \<const0>\;
  LOCKSTEP_Out(955) <= \<const0>\;
  LOCKSTEP_Out(956) <= \<const0>\;
  LOCKSTEP_Out(957) <= \<const0>\;
  LOCKSTEP_Out(958) <= \<const0>\;
  LOCKSTEP_Out(959) <= \<const0>\;
  LOCKSTEP_Out(960) <= \<const0>\;
  LOCKSTEP_Out(961) <= \<const0>\;
  LOCKSTEP_Out(962) <= \<const0>\;
  LOCKSTEP_Out(963) <= \<const0>\;
  LOCKSTEP_Out(964) <= \<const0>\;
  LOCKSTEP_Out(965) <= \<const0>\;
  LOCKSTEP_Out(966) <= \<const0>\;
  LOCKSTEP_Out(967) <= \<const0>\;
  LOCKSTEP_Out(968) <= \<const0>\;
  LOCKSTEP_Out(969) <= \<const0>\;
  LOCKSTEP_Out(970) <= \<const0>\;
  LOCKSTEP_Out(971) <= \<const0>\;
  LOCKSTEP_Out(972) <= \<const0>\;
  LOCKSTEP_Out(973) <= \<const0>\;
  LOCKSTEP_Out(974) <= \<const0>\;
  LOCKSTEP_Out(975) <= \<const0>\;
  LOCKSTEP_Out(976) <= \<const0>\;
  LOCKSTEP_Out(977) <= \<const0>\;
  LOCKSTEP_Out(978) <= \<const0>\;
  LOCKSTEP_Out(979) <= \<const0>\;
  LOCKSTEP_Out(980) <= \<const0>\;
  LOCKSTEP_Out(981) <= \<const0>\;
  LOCKSTEP_Out(982) <= \<const0>\;
  LOCKSTEP_Out(983) <= \<const0>\;
  LOCKSTEP_Out(984) <= \<const0>\;
  LOCKSTEP_Out(985) <= \<const0>\;
  LOCKSTEP_Out(986) <= \<const0>\;
  LOCKSTEP_Out(987) <= \<const0>\;
  LOCKSTEP_Out(988) <= \<const0>\;
  LOCKSTEP_Out(989) <= \<const0>\;
  LOCKSTEP_Out(990) <= \<const0>\;
  LOCKSTEP_Out(991) <= \<const0>\;
  LOCKSTEP_Out(992) <= \<const0>\;
  LOCKSTEP_Out(993) <= \<const0>\;
  LOCKSTEP_Out(994) <= \<const0>\;
  LOCKSTEP_Out(995) <= \<const0>\;
  LOCKSTEP_Out(996) <= \<const0>\;
  LOCKSTEP_Out(997) <= \<const0>\;
  LOCKSTEP_Out(998) <= \<const0>\;
  LOCKSTEP_Out(999) <= \<const0>\;
  LOCKSTEP_Out(1000) <= \<const0>\;
  LOCKSTEP_Out(1001) <= \<const0>\;
  LOCKSTEP_Out(1002) <= \<const0>\;
  LOCKSTEP_Out(1003) <= \<const0>\;
  LOCKSTEP_Out(1004) <= \<const0>\;
  LOCKSTEP_Out(1005) <= \<const0>\;
  LOCKSTEP_Out(1006) <= \<const0>\;
  LOCKSTEP_Out(1007) <= \<const0>\;
  LOCKSTEP_Out(1008) <= \<const0>\;
  LOCKSTEP_Out(1009) <= \<const0>\;
  LOCKSTEP_Out(1010) <= \<const0>\;
  LOCKSTEP_Out(1011) <= \<const0>\;
  LOCKSTEP_Out(1012) <= \<const0>\;
  LOCKSTEP_Out(1013) <= \<const0>\;
  LOCKSTEP_Out(1014) <= \<const0>\;
  LOCKSTEP_Out(1015) <= \<const0>\;
  LOCKSTEP_Out(1016) <= \<const0>\;
  LOCKSTEP_Out(1017) <= \<const0>\;
  LOCKSTEP_Out(1018) <= \<const0>\;
  LOCKSTEP_Out(1019) <= \<const0>\;
  LOCKSTEP_Out(1020) <= \<const0>\;
  LOCKSTEP_Out(1021) <= \<const0>\;
  LOCKSTEP_Out(1022) <= \<const0>\;
  LOCKSTEP_Out(1023) <= \<const0>\;
  LOCKSTEP_Out(1024) <= \<const0>\;
  LOCKSTEP_Out(1025) <= \<const0>\;
  LOCKSTEP_Out(1026) <= \<const0>\;
  LOCKSTEP_Out(1027) <= \<const0>\;
  LOCKSTEP_Out(1028) <= \<const0>\;
  LOCKSTEP_Out(1029) <= \<const0>\;
  LOCKSTEP_Out(1030) <= \<const0>\;
  LOCKSTEP_Out(1031) <= \<const0>\;
  LOCKSTEP_Out(1032) <= \<const0>\;
  LOCKSTEP_Out(1033) <= \<const0>\;
  LOCKSTEP_Out(1034) <= \<const0>\;
  LOCKSTEP_Out(1035) <= \<const0>\;
  LOCKSTEP_Out(1036) <= \<const0>\;
  LOCKSTEP_Out(1037) <= \<const0>\;
  LOCKSTEP_Out(1038) <= \<const0>\;
  LOCKSTEP_Out(1039) <= \<const0>\;
  LOCKSTEP_Out(1040) <= \<const0>\;
  LOCKSTEP_Out(1041) <= \<const0>\;
  LOCKSTEP_Out(1042) <= \<const0>\;
  LOCKSTEP_Out(1043) <= \<const0>\;
  LOCKSTEP_Out(1044) <= \<const0>\;
  LOCKSTEP_Out(1045) <= \<const0>\;
  LOCKSTEP_Out(1046) <= \<const0>\;
  LOCKSTEP_Out(1047) <= \<const0>\;
  LOCKSTEP_Out(1048) <= \<const0>\;
  LOCKSTEP_Out(1049) <= \<const0>\;
  LOCKSTEP_Out(1050) <= \<const0>\;
  LOCKSTEP_Out(1051) <= \<const0>\;
  LOCKSTEP_Out(1052) <= \<const0>\;
  LOCKSTEP_Out(1053) <= \<const0>\;
  LOCKSTEP_Out(1054) <= \<const0>\;
  LOCKSTEP_Out(1055) <= \<const0>\;
  LOCKSTEP_Out(1056) <= \<const0>\;
  LOCKSTEP_Out(1057) <= \<const0>\;
  LOCKSTEP_Out(1058) <= \<const0>\;
  LOCKSTEP_Out(1059) <= \<const0>\;
  LOCKSTEP_Out(1060) <= \<const0>\;
  LOCKSTEP_Out(1061) <= \<const0>\;
  LOCKSTEP_Out(1062) <= \<const0>\;
  LOCKSTEP_Out(1063) <= \<const0>\;
  LOCKSTEP_Out(1064) <= \<const0>\;
  LOCKSTEP_Out(1065) <= \<const0>\;
  LOCKSTEP_Out(1066) <= \<const0>\;
  LOCKSTEP_Out(1067) <= \<const0>\;
  LOCKSTEP_Out(1068) <= \<const0>\;
  LOCKSTEP_Out(1069) <= \<const0>\;
  LOCKSTEP_Out(1070) <= \<const0>\;
  LOCKSTEP_Out(1071) <= \<const0>\;
  LOCKSTEP_Out(1072) <= \<const0>\;
  LOCKSTEP_Out(1073) <= \<const0>\;
  LOCKSTEP_Out(1074) <= \<const0>\;
  LOCKSTEP_Out(1075) <= \<const0>\;
  LOCKSTEP_Out(1076) <= \<const0>\;
  LOCKSTEP_Out(1077) <= \<const0>\;
  LOCKSTEP_Out(1078) <= \<const0>\;
  LOCKSTEP_Out(1079) <= \<const0>\;
  LOCKSTEP_Out(1080) <= \<const0>\;
  LOCKSTEP_Out(1081) <= \<const0>\;
  LOCKSTEP_Out(1082) <= \<const0>\;
  LOCKSTEP_Out(1083) <= \<const0>\;
  LOCKSTEP_Out(1084) <= \<const0>\;
  LOCKSTEP_Out(1085) <= \<const0>\;
  LOCKSTEP_Out(1086) <= \<const0>\;
  LOCKSTEP_Out(1087) <= \<const0>\;
  LOCKSTEP_Out(1088) <= \<const0>\;
  LOCKSTEP_Out(1089) <= \<const0>\;
  LOCKSTEP_Out(1090) <= \<const0>\;
  LOCKSTEP_Out(1091) <= \<const0>\;
  LOCKSTEP_Out(1092) <= \<const0>\;
  LOCKSTEP_Out(1093) <= \<const0>\;
  LOCKSTEP_Out(1094) <= \<const0>\;
  LOCKSTEP_Out(1095) <= \<const0>\;
  LOCKSTEP_Out(1096) <= \<const0>\;
  LOCKSTEP_Out(1097) <= \<const0>\;
  LOCKSTEP_Out(1098) <= \<const0>\;
  LOCKSTEP_Out(1099) <= \<const0>\;
  LOCKSTEP_Out(1100) <= \<const0>\;
  LOCKSTEP_Out(1101) <= \<const0>\;
  LOCKSTEP_Out(1102) <= \<const0>\;
  LOCKSTEP_Out(1103) <= \<const0>\;
  LOCKSTEP_Out(1104) <= \<const0>\;
  LOCKSTEP_Out(1105) <= \<const0>\;
  LOCKSTEP_Out(1106) <= \<const0>\;
  LOCKSTEP_Out(1107) <= \<const0>\;
  LOCKSTEP_Out(1108) <= \<const0>\;
  LOCKSTEP_Out(1109) <= \<const0>\;
  LOCKSTEP_Out(1110) <= \<const0>\;
  LOCKSTEP_Out(1111) <= \<const0>\;
  LOCKSTEP_Out(1112) <= \<const0>\;
  LOCKSTEP_Out(1113) <= \<const0>\;
  LOCKSTEP_Out(1114) <= \<const0>\;
  LOCKSTEP_Out(1115) <= \<const0>\;
  LOCKSTEP_Out(1116) <= \<const0>\;
  LOCKSTEP_Out(1117) <= \<const0>\;
  LOCKSTEP_Out(1118) <= \<const0>\;
  LOCKSTEP_Out(1119) <= \<const0>\;
  LOCKSTEP_Out(1120) <= \<const0>\;
  LOCKSTEP_Out(1121) <= \<const0>\;
  LOCKSTEP_Out(1122) <= \<const0>\;
  LOCKSTEP_Out(1123) <= \<const0>\;
  LOCKSTEP_Out(1124) <= \<const0>\;
  LOCKSTEP_Out(1125) <= \<const0>\;
  LOCKSTEP_Out(1126) <= \<const0>\;
  LOCKSTEP_Out(1127) <= \<const0>\;
  LOCKSTEP_Out(1128) <= \<const0>\;
  LOCKSTEP_Out(1129) <= \<const0>\;
  LOCKSTEP_Out(1130) <= \<const0>\;
  LOCKSTEP_Out(1131) <= \<const0>\;
  LOCKSTEP_Out(1132) <= \<const0>\;
  LOCKSTEP_Out(1133) <= \<const0>\;
  LOCKSTEP_Out(1134) <= \<const0>\;
  LOCKSTEP_Out(1135) <= \<const0>\;
  LOCKSTEP_Out(1136) <= \<const0>\;
  LOCKSTEP_Out(1137) <= \<const0>\;
  LOCKSTEP_Out(1138) <= \<const0>\;
  LOCKSTEP_Out(1139) <= \<const0>\;
  LOCKSTEP_Out(1140) <= \<const0>\;
  LOCKSTEP_Out(1141) <= \<const0>\;
  LOCKSTEP_Out(1142) <= \<const0>\;
  LOCKSTEP_Out(1143) <= \<const0>\;
  LOCKSTEP_Out(1144) <= \<const0>\;
  LOCKSTEP_Out(1145) <= \<const0>\;
  LOCKSTEP_Out(1146) <= \<const0>\;
  LOCKSTEP_Out(1147) <= \<const0>\;
  LOCKSTEP_Out(1148) <= \<const0>\;
  LOCKSTEP_Out(1149) <= \<const0>\;
  LOCKSTEP_Out(1150) <= \<const0>\;
  LOCKSTEP_Out(1151) <= \<const0>\;
  LOCKSTEP_Out(1152) <= \<const0>\;
  LOCKSTEP_Out(1153) <= \<const0>\;
  LOCKSTEP_Out(1154) <= \<const0>\;
  LOCKSTEP_Out(1155) <= \<const0>\;
  LOCKSTEP_Out(1156) <= \<const0>\;
  LOCKSTEP_Out(1157) <= \<const0>\;
  LOCKSTEP_Out(1158) <= \<const0>\;
  LOCKSTEP_Out(1159) <= \<const0>\;
  LOCKSTEP_Out(1160) <= \<const0>\;
  LOCKSTEP_Out(1161) <= \<const0>\;
  LOCKSTEP_Out(1162) <= \<const0>\;
  LOCKSTEP_Out(1163) <= \<const0>\;
  LOCKSTEP_Out(1164) <= \<const0>\;
  LOCKSTEP_Out(1165) <= \<const0>\;
  LOCKSTEP_Out(1166) <= \<const0>\;
  LOCKSTEP_Out(1167) <= \<const0>\;
  LOCKSTEP_Out(1168) <= \<const0>\;
  LOCKSTEP_Out(1169) <= \<const0>\;
  LOCKSTEP_Out(1170) <= \<const0>\;
  LOCKSTEP_Out(1171) <= \<const0>\;
  LOCKSTEP_Out(1172) <= \<const0>\;
  LOCKSTEP_Out(1173) <= \<const0>\;
  LOCKSTEP_Out(1174) <= \<const0>\;
  LOCKSTEP_Out(1175) <= \<const0>\;
  LOCKSTEP_Out(1176) <= \<const0>\;
  LOCKSTEP_Out(1177) <= \<const0>\;
  LOCKSTEP_Out(1178) <= \<const0>\;
  LOCKSTEP_Out(1179) <= \<const0>\;
  LOCKSTEP_Out(1180) <= \<const0>\;
  LOCKSTEP_Out(1181) <= \<const0>\;
  LOCKSTEP_Out(1182) <= \<const0>\;
  LOCKSTEP_Out(1183) <= \<const0>\;
  LOCKSTEP_Out(1184) <= \<const0>\;
  LOCKSTEP_Out(1185) <= \<const0>\;
  LOCKSTEP_Out(1186) <= \<const0>\;
  LOCKSTEP_Out(1187) <= \<const0>\;
  LOCKSTEP_Out(1188) <= \<const0>\;
  LOCKSTEP_Out(1189) <= \<const0>\;
  LOCKSTEP_Out(1190) <= \<const0>\;
  LOCKSTEP_Out(1191) <= \<const0>\;
  LOCKSTEP_Out(1192) <= \<const0>\;
  LOCKSTEP_Out(1193) <= \<const0>\;
  LOCKSTEP_Out(1194) <= \<const0>\;
  LOCKSTEP_Out(1195) <= \<const0>\;
  LOCKSTEP_Out(1196) <= \<const0>\;
  LOCKSTEP_Out(1197) <= \<const0>\;
  LOCKSTEP_Out(1198) <= \<const0>\;
  LOCKSTEP_Out(1199) <= \<const0>\;
  LOCKSTEP_Out(1200) <= \<const0>\;
  LOCKSTEP_Out(1201) <= \<const0>\;
  LOCKSTEP_Out(1202) <= \<const0>\;
  LOCKSTEP_Out(1203) <= \<const0>\;
  LOCKSTEP_Out(1204) <= \<const0>\;
  LOCKSTEP_Out(1205) <= \<const0>\;
  LOCKSTEP_Out(1206) <= \<const0>\;
  LOCKSTEP_Out(1207) <= \<const0>\;
  LOCKSTEP_Out(1208) <= \<const0>\;
  LOCKSTEP_Out(1209) <= \<const0>\;
  LOCKSTEP_Out(1210) <= \<const0>\;
  LOCKSTEP_Out(1211) <= \<const0>\;
  LOCKSTEP_Out(1212) <= \<const0>\;
  LOCKSTEP_Out(1213) <= \<const0>\;
  LOCKSTEP_Out(1214) <= \<const0>\;
  LOCKSTEP_Out(1215) <= \<const0>\;
  LOCKSTEP_Out(1216) <= \<const0>\;
  LOCKSTEP_Out(1217) <= \<const0>\;
  LOCKSTEP_Out(1218) <= \<const0>\;
  LOCKSTEP_Out(1219) <= \<const0>\;
  LOCKSTEP_Out(1220) <= \<const0>\;
  LOCKSTEP_Out(1221) <= \<const0>\;
  LOCKSTEP_Out(1222) <= \<const0>\;
  LOCKSTEP_Out(1223) <= \<const0>\;
  LOCKSTEP_Out(1224) <= \<const0>\;
  LOCKSTEP_Out(1225) <= \<const0>\;
  LOCKSTEP_Out(1226) <= \<const0>\;
  LOCKSTEP_Out(1227) <= \<const0>\;
  LOCKSTEP_Out(1228) <= \<const0>\;
  LOCKSTEP_Out(1229) <= \<const0>\;
  LOCKSTEP_Out(1230) <= \<const0>\;
  LOCKSTEP_Out(1231) <= \<const0>\;
  LOCKSTEP_Out(1232) <= \<const0>\;
  LOCKSTEP_Out(1233) <= \<const0>\;
  LOCKSTEP_Out(1234) <= \<const0>\;
  LOCKSTEP_Out(1235) <= \<const0>\;
  LOCKSTEP_Out(1236) <= \<const0>\;
  LOCKSTEP_Out(1237) <= \<const0>\;
  LOCKSTEP_Out(1238) <= \<const0>\;
  LOCKSTEP_Out(1239) <= \<const0>\;
  LOCKSTEP_Out(1240) <= \<const0>\;
  LOCKSTEP_Out(1241) <= \<const0>\;
  LOCKSTEP_Out(1242) <= \<const0>\;
  LOCKSTEP_Out(1243) <= \<const0>\;
  LOCKSTEP_Out(1244) <= \<const0>\;
  LOCKSTEP_Out(1245) <= \<const0>\;
  LOCKSTEP_Out(1246) <= \<const0>\;
  LOCKSTEP_Out(1247) <= \<const0>\;
  LOCKSTEP_Out(1248) <= \<const0>\;
  LOCKSTEP_Out(1249) <= \<const0>\;
  LOCKSTEP_Out(1250) <= \<const0>\;
  LOCKSTEP_Out(1251) <= \<const0>\;
  LOCKSTEP_Out(1252) <= \<const0>\;
  LOCKSTEP_Out(1253) <= \<const0>\;
  LOCKSTEP_Out(1254) <= \<const0>\;
  LOCKSTEP_Out(1255) <= \<const0>\;
  LOCKSTEP_Out(1256) <= \<const0>\;
  LOCKSTEP_Out(1257) <= \<const0>\;
  LOCKSTEP_Out(1258) <= \<const0>\;
  LOCKSTEP_Out(1259) <= \<const0>\;
  LOCKSTEP_Out(1260) <= \<const0>\;
  LOCKSTEP_Out(1261) <= \<const0>\;
  LOCKSTEP_Out(1262) <= \<const0>\;
  LOCKSTEP_Out(1263) <= \<const0>\;
  LOCKSTEP_Out(1264) <= \<const0>\;
  LOCKSTEP_Out(1265) <= \<const0>\;
  LOCKSTEP_Out(1266) <= \<const0>\;
  LOCKSTEP_Out(1267) <= \<const0>\;
  LOCKSTEP_Out(1268) <= \<const0>\;
  LOCKSTEP_Out(1269) <= \<const0>\;
  LOCKSTEP_Out(1270) <= \<const0>\;
  LOCKSTEP_Out(1271) <= \<const0>\;
  LOCKSTEP_Out(1272) <= \<const0>\;
  LOCKSTEP_Out(1273) <= \<const0>\;
  LOCKSTEP_Out(1274) <= \<const0>\;
  LOCKSTEP_Out(1275) <= \<const0>\;
  LOCKSTEP_Out(1276) <= \<const0>\;
  LOCKSTEP_Out(1277) <= \<const0>\;
  LOCKSTEP_Out(1278) <= \<const0>\;
  LOCKSTEP_Out(1279) <= \<const0>\;
  LOCKSTEP_Out(1280) <= \<const0>\;
  LOCKSTEP_Out(1281) <= \<const0>\;
  LOCKSTEP_Out(1282) <= \<const0>\;
  LOCKSTEP_Out(1283) <= \<const0>\;
  LOCKSTEP_Out(1284) <= \<const0>\;
  LOCKSTEP_Out(1285) <= \<const0>\;
  LOCKSTEP_Out(1286) <= \<const0>\;
  LOCKSTEP_Out(1287) <= \<const0>\;
  LOCKSTEP_Out(1288) <= \<const0>\;
  LOCKSTEP_Out(1289) <= \<const0>\;
  LOCKSTEP_Out(1290) <= \<const0>\;
  LOCKSTEP_Out(1291) <= \<const0>\;
  LOCKSTEP_Out(1292) <= \<const0>\;
  LOCKSTEP_Out(1293) <= \<const0>\;
  LOCKSTEP_Out(1294) <= \<const0>\;
  LOCKSTEP_Out(1295) <= \<const0>\;
  LOCKSTEP_Out(1296) <= \<const0>\;
  LOCKSTEP_Out(1297) <= \<const0>\;
  LOCKSTEP_Out(1298) <= \<const0>\;
  LOCKSTEP_Out(1299) <= \<const0>\;
  LOCKSTEP_Out(1300) <= \<const0>\;
  LOCKSTEP_Out(1301) <= \<const0>\;
  LOCKSTEP_Out(1302) <= \<const0>\;
  LOCKSTEP_Out(1303) <= \<const0>\;
  LOCKSTEP_Out(1304) <= \<const0>\;
  LOCKSTEP_Out(1305) <= \<const0>\;
  LOCKSTEP_Out(1306) <= \<const0>\;
  LOCKSTEP_Out(1307) <= \<const0>\;
  LOCKSTEP_Out(1308) <= \<const0>\;
  LOCKSTEP_Out(1309) <= \<const0>\;
  LOCKSTEP_Out(1310) <= \<const0>\;
  LOCKSTEP_Out(1311) <= \<const0>\;
  LOCKSTEP_Out(1312) <= \<const0>\;
  LOCKSTEP_Out(1313) <= \<const0>\;
  LOCKSTEP_Out(1314) <= \<const0>\;
  LOCKSTEP_Out(1315) <= \<const0>\;
  LOCKSTEP_Out(1316) <= \<const0>\;
  LOCKSTEP_Out(1317) <= \<const0>\;
  LOCKSTEP_Out(1318) <= \<const0>\;
  LOCKSTEP_Out(1319) <= \<const0>\;
  LOCKSTEP_Out(1320) <= \<const0>\;
  LOCKSTEP_Out(1321) <= \<const0>\;
  LOCKSTEP_Out(1322) <= \<const0>\;
  LOCKSTEP_Out(1323) <= \<const0>\;
  LOCKSTEP_Out(1324) <= \<const0>\;
  LOCKSTEP_Out(1325) <= \<const0>\;
  LOCKSTEP_Out(1326) <= \<const0>\;
  LOCKSTEP_Out(1327) <= \<const0>\;
  LOCKSTEP_Out(1328) <= \<const0>\;
  LOCKSTEP_Out(1329) <= \<const0>\;
  LOCKSTEP_Out(1330) <= \<const0>\;
  LOCKSTEP_Out(1331) <= \<const0>\;
  LOCKSTEP_Out(1332) <= \<const0>\;
  LOCKSTEP_Out(1333) <= \<const0>\;
  LOCKSTEP_Out(1334) <= \<const0>\;
  LOCKSTEP_Out(1335) <= \<const0>\;
  LOCKSTEP_Out(1336) <= \<const0>\;
  LOCKSTEP_Out(1337) <= \<const0>\;
  LOCKSTEP_Out(1338) <= \<const0>\;
  LOCKSTEP_Out(1339) <= \<const0>\;
  LOCKSTEP_Out(1340) <= \<const0>\;
  LOCKSTEP_Out(1341) <= \<const0>\;
  LOCKSTEP_Out(1342) <= \<const0>\;
  LOCKSTEP_Out(1343) <= \<const0>\;
  LOCKSTEP_Out(1344) <= \<const0>\;
  LOCKSTEP_Out(1345) <= \<const0>\;
  LOCKSTEP_Out(1346) <= \<const0>\;
  LOCKSTEP_Out(1347) <= \<const0>\;
  LOCKSTEP_Out(1348) <= \<const0>\;
  LOCKSTEP_Out(1349) <= \<const0>\;
  LOCKSTEP_Out(1350) <= \<const0>\;
  LOCKSTEP_Out(1351) <= \<const0>\;
  LOCKSTEP_Out(1352) <= \<const0>\;
  LOCKSTEP_Out(1353) <= \<const0>\;
  LOCKSTEP_Out(1354) <= \<const0>\;
  LOCKSTEP_Out(1355) <= \<const0>\;
  LOCKSTEP_Out(1356) <= \<const0>\;
  LOCKSTEP_Out(1357) <= \<const0>\;
  LOCKSTEP_Out(1358) <= \<const0>\;
  LOCKSTEP_Out(1359) <= \<const0>\;
  LOCKSTEP_Out(1360) <= \<const0>\;
  LOCKSTEP_Out(1361) <= \<const0>\;
  LOCKSTEP_Out(1362) <= \<const0>\;
  LOCKSTEP_Out(1363) <= \<const0>\;
  LOCKSTEP_Out(1364) <= \<const0>\;
  LOCKSTEP_Out(1365) <= \<const0>\;
  LOCKSTEP_Out(1366) <= \<const0>\;
  LOCKSTEP_Out(1367) <= \<const0>\;
  LOCKSTEP_Out(1368) <= \<const0>\;
  LOCKSTEP_Out(1369) <= \<const0>\;
  LOCKSTEP_Out(1370) <= \<const0>\;
  LOCKSTEP_Out(1371) <= \<const0>\;
  LOCKSTEP_Out(1372) <= \<const0>\;
  LOCKSTEP_Out(1373) <= \<const0>\;
  LOCKSTEP_Out(1374) <= \<const0>\;
  LOCKSTEP_Out(1375) <= \<const0>\;
  LOCKSTEP_Out(1376) <= \<const0>\;
  LOCKSTEP_Out(1377) <= \<const0>\;
  LOCKSTEP_Out(1378) <= \<const0>\;
  LOCKSTEP_Out(1379) <= \<const0>\;
  LOCKSTEP_Out(1380) <= \<const0>\;
  LOCKSTEP_Out(1381) <= \<const0>\;
  LOCKSTEP_Out(1382) <= \<const0>\;
  LOCKSTEP_Out(1383) <= \<const0>\;
  LOCKSTEP_Out(1384) <= \<const0>\;
  LOCKSTEP_Out(1385) <= \<const0>\;
  LOCKSTEP_Out(1386) <= \<const0>\;
  LOCKSTEP_Out(1387) <= \<const0>\;
  LOCKSTEP_Out(1388) <= \<const0>\;
  LOCKSTEP_Out(1389) <= \<const0>\;
  LOCKSTEP_Out(1390) <= \<const0>\;
  LOCKSTEP_Out(1391) <= \<const0>\;
  LOCKSTEP_Out(1392) <= \<const0>\;
  LOCKSTEP_Out(1393) <= \<const0>\;
  LOCKSTEP_Out(1394) <= \<const0>\;
  LOCKSTEP_Out(1395) <= \<const0>\;
  LOCKSTEP_Out(1396) <= \<const0>\;
  LOCKSTEP_Out(1397) <= \<const0>\;
  LOCKSTEP_Out(1398) <= \<const0>\;
  LOCKSTEP_Out(1399) <= \<const0>\;
  LOCKSTEP_Out(1400) <= \<const0>\;
  LOCKSTEP_Out(1401) <= \<const0>\;
  LOCKSTEP_Out(1402) <= \<const0>\;
  LOCKSTEP_Out(1403) <= \<const0>\;
  LOCKSTEP_Out(1404) <= \<const0>\;
  LOCKSTEP_Out(1405) <= \<const0>\;
  LOCKSTEP_Out(1406) <= \<const0>\;
  LOCKSTEP_Out(1407) <= \<const0>\;
  LOCKSTEP_Out(1408) <= \<const0>\;
  LOCKSTEP_Out(1409) <= \<const0>\;
  LOCKSTEP_Out(1410) <= \<const0>\;
  LOCKSTEP_Out(1411) <= \<const0>\;
  LOCKSTEP_Out(1412) <= \<const0>\;
  LOCKSTEP_Out(1413) <= \<const0>\;
  LOCKSTEP_Out(1414) <= \<const0>\;
  LOCKSTEP_Out(1415) <= \<const0>\;
  LOCKSTEP_Out(1416) <= \<const0>\;
  LOCKSTEP_Out(1417) <= \<const0>\;
  LOCKSTEP_Out(1418) <= \<const0>\;
  LOCKSTEP_Out(1419) <= \<const0>\;
  LOCKSTEP_Out(1420) <= \<const0>\;
  LOCKSTEP_Out(1421) <= \<const0>\;
  LOCKSTEP_Out(1422) <= \<const0>\;
  LOCKSTEP_Out(1423) <= \<const0>\;
  LOCKSTEP_Out(1424) <= \<const0>\;
  LOCKSTEP_Out(1425) <= \<const0>\;
  LOCKSTEP_Out(1426) <= \<const0>\;
  LOCKSTEP_Out(1427) <= \<const0>\;
  LOCKSTEP_Out(1428) <= \<const0>\;
  LOCKSTEP_Out(1429) <= \<const0>\;
  LOCKSTEP_Out(1430) <= \<const0>\;
  LOCKSTEP_Out(1431) <= \<const0>\;
  LOCKSTEP_Out(1432) <= \<const0>\;
  LOCKSTEP_Out(1433) <= \<const0>\;
  LOCKSTEP_Out(1434) <= \<const0>\;
  LOCKSTEP_Out(1435) <= \<const0>\;
  LOCKSTEP_Out(1436) <= \<const0>\;
  LOCKSTEP_Out(1437) <= \<const0>\;
  LOCKSTEP_Out(1438) <= \<const0>\;
  LOCKSTEP_Out(1439) <= \<const0>\;
  LOCKSTEP_Out(1440) <= \<const0>\;
  LOCKSTEP_Out(1441) <= \<const0>\;
  LOCKSTEP_Out(1442) <= \<const0>\;
  LOCKSTEP_Out(1443) <= \<const0>\;
  LOCKSTEP_Out(1444) <= \<const0>\;
  LOCKSTEP_Out(1445) <= \<const0>\;
  LOCKSTEP_Out(1446) <= \<const0>\;
  LOCKSTEP_Out(1447) <= \<const0>\;
  LOCKSTEP_Out(1448) <= \<const0>\;
  LOCKSTEP_Out(1449) <= \<const0>\;
  LOCKSTEP_Out(1450) <= \<const0>\;
  LOCKSTEP_Out(1451) <= \<const0>\;
  LOCKSTEP_Out(1452) <= \<const0>\;
  LOCKSTEP_Out(1453) <= \<const0>\;
  LOCKSTEP_Out(1454) <= \<const0>\;
  LOCKSTEP_Out(1455) <= \<const0>\;
  LOCKSTEP_Out(1456) <= \<const0>\;
  LOCKSTEP_Out(1457) <= \<const0>\;
  LOCKSTEP_Out(1458) <= \<const0>\;
  LOCKSTEP_Out(1459) <= \<const0>\;
  LOCKSTEP_Out(1460) <= \<const0>\;
  LOCKSTEP_Out(1461) <= \<const0>\;
  LOCKSTEP_Out(1462) <= \<const0>\;
  LOCKSTEP_Out(1463) <= \<const0>\;
  LOCKSTEP_Out(1464) <= \<const0>\;
  LOCKSTEP_Out(1465) <= \<const0>\;
  LOCKSTEP_Out(1466) <= \<const0>\;
  LOCKSTEP_Out(1467) <= \<const0>\;
  LOCKSTEP_Out(1468) <= \<const0>\;
  LOCKSTEP_Out(1469) <= \<const0>\;
  LOCKSTEP_Out(1470) <= \<const0>\;
  LOCKSTEP_Out(1471) <= \<const0>\;
  LOCKSTEP_Out(1472) <= \<const0>\;
  LOCKSTEP_Out(1473) <= \<const0>\;
  LOCKSTEP_Out(1474) <= \<const0>\;
  LOCKSTEP_Out(1475) <= \<const0>\;
  LOCKSTEP_Out(1476) <= \<const0>\;
  LOCKSTEP_Out(1477) <= \<const0>\;
  LOCKSTEP_Out(1478) <= \<const0>\;
  LOCKSTEP_Out(1479) <= \<const0>\;
  LOCKSTEP_Out(1480) <= \<const0>\;
  LOCKSTEP_Out(1481) <= \<const0>\;
  LOCKSTEP_Out(1482) <= \<const0>\;
  LOCKSTEP_Out(1483) <= \<const0>\;
  LOCKSTEP_Out(1484) <= \<const0>\;
  LOCKSTEP_Out(1485) <= \<const0>\;
  LOCKSTEP_Out(1486) <= \<const0>\;
  LOCKSTEP_Out(1487) <= \<const0>\;
  LOCKSTEP_Out(1488) <= \<const0>\;
  LOCKSTEP_Out(1489) <= \<const0>\;
  LOCKSTEP_Out(1490) <= \<const0>\;
  LOCKSTEP_Out(1491) <= \<const0>\;
  LOCKSTEP_Out(1492) <= \<const0>\;
  LOCKSTEP_Out(1493) <= \<const0>\;
  LOCKSTEP_Out(1494) <= \<const0>\;
  LOCKSTEP_Out(1495) <= \<const0>\;
  LOCKSTEP_Out(1496) <= \<const0>\;
  LOCKSTEP_Out(1497) <= \<const0>\;
  LOCKSTEP_Out(1498) <= \<const0>\;
  LOCKSTEP_Out(1499) <= \<const0>\;
  LOCKSTEP_Out(1500) <= \<const0>\;
  LOCKSTEP_Out(1501) <= \<const0>\;
  LOCKSTEP_Out(1502) <= \<const0>\;
  LOCKSTEP_Out(1503) <= \<const0>\;
  LOCKSTEP_Out(1504) <= \<const0>\;
  LOCKSTEP_Out(1505) <= \<const0>\;
  LOCKSTEP_Out(1506) <= \<const0>\;
  LOCKSTEP_Out(1507) <= \<const0>\;
  LOCKSTEP_Out(1508) <= \<const0>\;
  LOCKSTEP_Out(1509) <= \<const0>\;
  LOCKSTEP_Out(1510) <= \<const0>\;
  LOCKSTEP_Out(1511) <= \<const0>\;
  LOCKSTEP_Out(1512) <= \<const0>\;
  LOCKSTEP_Out(1513) <= \<const0>\;
  LOCKSTEP_Out(1514) <= \<const0>\;
  LOCKSTEP_Out(1515) <= \<const0>\;
  LOCKSTEP_Out(1516) <= \<const0>\;
  LOCKSTEP_Out(1517) <= \<const0>\;
  LOCKSTEP_Out(1518) <= \<const0>\;
  LOCKSTEP_Out(1519) <= \<const0>\;
  LOCKSTEP_Out(1520) <= \<const0>\;
  LOCKSTEP_Out(1521) <= \<const0>\;
  LOCKSTEP_Out(1522) <= \<const0>\;
  LOCKSTEP_Out(1523) <= \<const0>\;
  LOCKSTEP_Out(1524) <= \<const0>\;
  LOCKSTEP_Out(1525) <= \<const0>\;
  LOCKSTEP_Out(1526) <= \<const0>\;
  LOCKSTEP_Out(1527) <= \<const0>\;
  LOCKSTEP_Out(1528) <= \<const0>\;
  LOCKSTEP_Out(1529) <= \<const0>\;
  LOCKSTEP_Out(1530) <= \<const0>\;
  LOCKSTEP_Out(1531) <= \<const0>\;
  LOCKSTEP_Out(1532) <= \<const0>\;
  LOCKSTEP_Out(1533) <= \<const0>\;
  LOCKSTEP_Out(1534) <= \<const0>\;
  LOCKSTEP_Out(1535) <= \<const0>\;
  LOCKSTEP_Out(1536) <= \<const0>\;
  LOCKSTEP_Out(1537) <= \<const0>\;
  LOCKSTEP_Out(1538) <= \<const0>\;
  LOCKSTEP_Out(1539) <= \<const0>\;
  LOCKSTEP_Out(1540) <= \<const0>\;
  LOCKSTEP_Out(1541) <= \<const0>\;
  LOCKSTEP_Out(1542) <= \<const0>\;
  LOCKSTEP_Out(1543) <= \<const0>\;
  LOCKSTEP_Out(1544) <= \<const0>\;
  LOCKSTEP_Out(1545) <= \<const0>\;
  LOCKSTEP_Out(1546) <= \<const0>\;
  LOCKSTEP_Out(1547) <= \<const0>\;
  LOCKSTEP_Out(1548) <= \<const0>\;
  LOCKSTEP_Out(1549) <= \<const0>\;
  LOCKSTEP_Out(1550) <= \<const0>\;
  LOCKSTEP_Out(1551) <= \<const0>\;
  LOCKSTEP_Out(1552) <= \<const0>\;
  LOCKSTEP_Out(1553) <= \<const0>\;
  LOCKSTEP_Out(1554) <= \<const0>\;
  LOCKSTEP_Out(1555) <= \<const0>\;
  LOCKSTEP_Out(1556) <= \<const0>\;
  LOCKSTEP_Out(1557) <= \<const0>\;
  LOCKSTEP_Out(1558) <= \<const0>\;
  LOCKSTEP_Out(1559) <= \<const0>\;
  LOCKSTEP_Out(1560) <= \<const0>\;
  LOCKSTEP_Out(1561) <= \<const0>\;
  LOCKSTEP_Out(1562) <= \<const0>\;
  LOCKSTEP_Out(1563) <= \<const0>\;
  LOCKSTEP_Out(1564) <= \<const0>\;
  LOCKSTEP_Out(1565) <= \<const0>\;
  LOCKSTEP_Out(1566) <= \<const0>\;
  LOCKSTEP_Out(1567) <= \<const0>\;
  LOCKSTEP_Out(1568) <= \<const0>\;
  LOCKSTEP_Out(1569) <= \<const0>\;
  LOCKSTEP_Out(1570) <= \<const0>\;
  LOCKSTEP_Out(1571) <= \<const0>\;
  LOCKSTEP_Out(1572) <= \<const0>\;
  LOCKSTEP_Out(1573) <= \<const0>\;
  LOCKSTEP_Out(1574) <= \<const0>\;
  LOCKSTEP_Out(1575) <= \<const0>\;
  LOCKSTEP_Out(1576) <= \<const0>\;
  LOCKSTEP_Out(1577) <= \<const0>\;
  LOCKSTEP_Out(1578) <= \<const0>\;
  LOCKSTEP_Out(1579) <= \<const0>\;
  LOCKSTEP_Out(1580) <= \<const0>\;
  LOCKSTEP_Out(1581) <= \<const0>\;
  LOCKSTEP_Out(1582) <= \<const0>\;
  LOCKSTEP_Out(1583) <= \<const0>\;
  LOCKSTEP_Out(1584) <= \<const0>\;
  LOCKSTEP_Out(1585) <= \<const0>\;
  LOCKSTEP_Out(1586) <= \<const0>\;
  LOCKSTEP_Out(1587) <= \<const0>\;
  LOCKSTEP_Out(1588) <= \<const0>\;
  LOCKSTEP_Out(1589) <= \<const0>\;
  LOCKSTEP_Out(1590) <= \<const0>\;
  LOCKSTEP_Out(1591) <= \<const0>\;
  LOCKSTEP_Out(1592) <= \<const0>\;
  LOCKSTEP_Out(1593) <= \<const0>\;
  LOCKSTEP_Out(1594) <= \<const0>\;
  LOCKSTEP_Out(1595) <= \<const0>\;
  LOCKSTEP_Out(1596) <= \<const0>\;
  LOCKSTEP_Out(1597) <= \<const0>\;
  LOCKSTEP_Out(1598) <= \<const0>\;
  LOCKSTEP_Out(1599) <= \<const0>\;
  LOCKSTEP_Out(1600) <= \<const0>\;
  LOCKSTEP_Out(1601) <= \<const0>\;
  LOCKSTEP_Out(1602) <= \<const0>\;
  LOCKSTEP_Out(1603) <= \<const0>\;
  LOCKSTEP_Out(1604) <= \<const0>\;
  LOCKSTEP_Out(1605) <= \<const0>\;
  LOCKSTEP_Out(1606) <= \<const0>\;
  LOCKSTEP_Out(1607) <= \<const0>\;
  LOCKSTEP_Out(1608) <= \<const0>\;
  LOCKSTEP_Out(1609) <= \<const0>\;
  LOCKSTEP_Out(1610) <= \<const0>\;
  LOCKSTEP_Out(1611) <= \<const0>\;
  LOCKSTEP_Out(1612) <= \<const0>\;
  LOCKSTEP_Out(1613) <= \<const0>\;
  LOCKSTEP_Out(1614) <= \<const0>\;
  LOCKSTEP_Out(1615) <= \<const0>\;
  LOCKSTEP_Out(1616) <= \<const0>\;
  LOCKSTEP_Out(1617) <= \<const0>\;
  LOCKSTEP_Out(1618) <= \<const0>\;
  LOCKSTEP_Out(1619) <= \<const0>\;
  LOCKSTEP_Out(1620) <= \<const0>\;
  LOCKSTEP_Out(1621) <= \<const0>\;
  LOCKSTEP_Out(1622) <= \<const0>\;
  LOCKSTEP_Out(1623) <= \<const0>\;
  LOCKSTEP_Out(1624) <= \<const0>\;
  LOCKSTEP_Out(1625) <= \<const0>\;
  LOCKSTEP_Out(1626) <= \<const0>\;
  LOCKSTEP_Out(1627) <= \<const0>\;
  LOCKSTEP_Out(1628) <= \<const0>\;
  LOCKSTEP_Out(1629) <= \<const0>\;
  LOCKSTEP_Out(1630) <= \<const0>\;
  LOCKSTEP_Out(1631) <= \<const0>\;
  LOCKSTEP_Out(1632) <= \<const0>\;
  LOCKSTEP_Out(1633) <= \<const0>\;
  LOCKSTEP_Out(1634) <= \<const0>\;
  LOCKSTEP_Out(1635) <= \<const0>\;
  LOCKSTEP_Out(1636) <= \<const0>\;
  LOCKSTEP_Out(1637) <= \<const0>\;
  LOCKSTEP_Out(1638) <= \<const0>\;
  LOCKSTEP_Out(1639) <= \<const0>\;
  LOCKSTEP_Out(1640) <= \<const0>\;
  LOCKSTEP_Out(1641) <= \<const0>\;
  LOCKSTEP_Out(1642) <= \<const0>\;
  LOCKSTEP_Out(1643) <= \<const0>\;
  LOCKSTEP_Out(1644) <= \<const0>\;
  LOCKSTEP_Out(1645) <= \<const0>\;
  LOCKSTEP_Out(1646) <= \<const0>\;
  LOCKSTEP_Out(1647) <= \<const0>\;
  LOCKSTEP_Out(1648) <= \<const0>\;
  LOCKSTEP_Out(1649) <= \<const0>\;
  LOCKSTEP_Out(1650) <= \<const0>\;
  LOCKSTEP_Out(1651) <= \<const0>\;
  LOCKSTEP_Out(1652) <= \<const0>\;
  LOCKSTEP_Out(1653) <= \<const0>\;
  LOCKSTEP_Out(1654) <= \<const0>\;
  LOCKSTEP_Out(1655) <= \<const0>\;
  LOCKSTEP_Out(1656) <= \<const0>\;
  LOCKSTEP_Out(1657) <= \<const0>\;
  LOCKSTEP_Out(1658) <= \<const0>\;
  LOCKSTEP_Out(1659) <= \<const0>\;
  LOCKSTEP_Out(1660) <= \<const0>\;
  LOCKSTEP_Out(1661) <= \<const0>\;
  LOCKSTEP_Out(1662) <= \<const0>\;
  LOCKSTEP_Out(1663) <= \<const0>\;
  LOCKSTEP_Out(1664) <= \<const0>\;
  LOCKSTEP_Out(1665) <= \<const0>\;
  LOCKSTEP_Out(1666) <= \<const0>\;
  LOCKSTEP_Out(1667) <= \<const0>\;
  LOCKSTEP_Out(1668) <= \<const0>\;
  LOCKSTEP_Out(1669) <= \<const0>\;
  LOCKSTEP_Out(1670) <= \<const0>\;
  LOCKSTEP_Out(1671) <= \<const0>\;
  LOCKSTEP_Out(1672) <= \<const0>\;
  LOCKSTEP_Out(1673) <= \<const0>\;
  LOCKSTEP_Out(1674) <= \<const0>\;
  LOCKSTEP_Out(1675) <= \<const0>\;
  LOCKSTEP_Out(1676) <= \<const0>\;
  LOCKSTEP_Out(1677) <= \<const0>\;
  LOCKSTEP_Out(1678) <= \<const0>\;
  LOCKSTEP_Out(1679) <= \<const0>\;
  LOCKSTEP_Out(1680) <= \<const0>\;
  LOCKSTEP_Out(1681) <= \<const0>\;
  LOCKSTEP_Out(1682) <= \<const0>\;
  LOCKSTEP_Out(1683) <= \<const0>\;
  LOCKSTEP_Out(1684) <= \<const0>\;
  LOCKSTEP_Out(1685) <= \<const0>\;
  LOCKSTEP_Out(1686) <= \<const0>\;
  LOCKSTEP_Out(1687) <= \<const0>\;
  LOCKSTEP_Out(1688) <= \<const0>\;
  LOCKSTEP_Out(1689) <= \<const0>\;
  LOCKSTEP_Out(1690) <= \<const0>\;
  LOCKSTEP_Out(1691) <= \<const0>\;
  LOCKSTEP_Out(1692) <= \<const0>\;
  LOCKSTEP_Out(1693) <= \<const0>\;
  LOCKSTEP_Out(1694) <= \<const0>\;
  LOCKSTEP_Out(1695) <= \<const0>\;
  LOCKSTEP_Out(1696) <= \<const0>\;
  LOCKSTEP_Out(1697) <= \<const0>\;
  LOCKSTEP_Out(1698) <= \<const0>\;
  LOCKSTEP_Out(1699) <= \<const0>\;
  LOCKSTEP_Out(1700) <= \<const0>\;
  LOCKSTEP_Out(1701) <= \<const0>\;
  LOCKSTEP_Out(1702) <= \<const0>\;
  LOCKSTEP_Out(1703) <= \<const0>\;
  LOCKSTEP_Out(1704) <= \<const0>\;
  LOCKSTEP_Out(1705) <= \<const0>\;
  LOCKSTEP_Out(1706) <= \<const0>\;
  LOCKSTEP_Out(1707) <= \<const0>\;
  LOCKSTEP_Out(1708) <= \<const0>\;
  LOCKSTEP_Out(1709) <= \<const0>\;
  LOCKSTEP_Out(1710) <= \<const0>\;
  LOCKSTEP_Out(1711) <= \<const0>\;
  LOCKSTEP_Out(1712) <= \<const0>\;
  LOCKSTEP_Out(1713) <= \<const0>\;
  LOCKSTEP_Out(1714) <= \<const0>\;
  LOCKSTEP_Out(1715) <= \<const0>\;
  LOCKSTEP_Out(1716) <= \<const0>\;
  LOCKSTEP_Out(1717) <= \<const0>\;
  LOCKSTEP_Out(1718) <= \<const0>\;
  LOCKSTEP_Out(1719) <= \<const0>\;
  LOCKSTEP_Out(1720) <= \<const0>\;
  LOCKSTEP_Out(1721) <= \<const0>\;
  LOCKSTEP_Out(1722) <= \<const0>\;
  LOCKSTEP_Out(1723) <= \<const0>\;
  LOCKSTEP_Out(1724) <= \<const0>\;
  LOCKSTEP_Out(1725) <= \<const0>\;
  LOCKSTEP_Out(1726) <= \<const0>\;
  LOCKSTEP_Out(1727) <= \<const0>\;
  LOCKSTEP_Out(1728) <= \<const0>\;
  LOCKSTEP_Out(1729) <= \<const0>\;
  LOCKSTEP_Out(1730) <= \<const0>\;
  LOCKSTEP_Out(1731) <= \<const0>\;
  LOCKSTEP_Out(1732) <= \<const0>\;
  LOCKSTEP_Out(1733) <= \<const0>\;
  LOCKSTEP_Out(1734) <= \<const0>\;
  LOCKSTEP_Out(1735) <= \<const0>\;
  LOCKSTEP_Out(1736) <= \<const0>\;
  LOCKSTEP_Out(1737) <= \<const0>\;
  LOCKSTEP_Out(1738) <= \<const0>\;
  LOCKSTEP_Out(1739) <= \<const0>\;
  LOCKSTEP_Out(1740) <= \<const0>\;
  LOCKSTEP_Out(1741) <= \<const0>\;
  LOCKSTEP_Out(1742) <= \<const0>\;
  LOCKSTEP_Out(1743) <= \<const0>\;
  LOCKSTEP_Out(1744) <= \<const0>\;
  LOCKSTEP_Out(1745) <= \<const0>\;
  LOCKSTEP_Out(1746) <= \<const0>\;
  LOCKSTEP_Out(1747) <= \<const0>\;
  LOCKSTEP_Out(1748) <= \<const0>\;
  LOCKSTEP_Out(1749) <= \<const0>\;
  LOCKSTEP_Out(1750) <= \<const0>\;
  LOCKSTEP_Out(1751) <= \<const0>\;
  LOCKSTEP_Out(1752) <= \<const0>\;
  LOCKSTEP_Out(1753) <= \<const0>\;
  LOCKSTEP_Out(1754) <= \<const0>\;
  LOCKSTEP_Out(1755) <= \<const0>\;
  LOCKSTEP_Out(1756) <= \<const0>\;
  LOCKSTEP_Out(1757) <= \<const0>\;
  LOCKSTEP_Out(1758) <= \<const0>\;
  LOCKSTEP_Out(1759) <= \<const0>\;
  LOCKSTEP_Out(1760) <= \<const0>\;
  LOCKSTEP_Out(1761) <= \<const0>\;
  LOCKSTEP_Out(1762) <= \<const0>\;
  LOCKSTEP_Out(1763) <= \<const0>\;
  LOCKSTEP_Out(1764) <= \<const0>\;
  LOCKSTEP_Out(1765) <= \<const0>\;
  LOCKSTEP_Out(1766) <= \<const0>\;
  LOCKSTEP_Out(1767) <= \<const0>\;
  LOCKSTEP_Out(1768) <= \<const0>\;
  LOCKSTEP_Out(1769) <= \<const0>\;
  LOCKSTEP_Out(1770) <= \<const0>\;
  LOCKSTEP_Out(1771) <= \<const0>\;
  LOCKSTEP_Out(1772) <= \<const0>\;
  LOCKSTEP_Out(1773) <= \<const0>\;
  LOCKSTEP_Out(1774) <= \<const0>\;
  LOCKSTEP_Out(1775) <= \<const0>\;
  LOCKSTEP_Out(1776) <= \<const0>\;
  LOCKSTEP_Out(1777) <= \<const0>\;
  LOCKSTEP_Out(1778) <= \<const0>\;
  LOCKSTEP_Out(1779) <= \<const0>\;
  LOCKSTEP_Out(1780) <= \<const0>\;
  LOCKSTEP_Out(1781) <= \<const0>\;
  LOCKSTEP_Out(1782) <= \<const0>\;
  LOCKSTEP_Out(1783) <= \<const0>\;
  LOCKSTEP_Out(1784) <= \<const0>\;
  LOCKSTEP_Out(1785) <= \<const0>\;
  LOCKSTEP_Out(1786) <= \<const0>\;
  LOCKSTEP_Out(1787) <= \<const0>\;
  LOCKSTEP_Out(1788) <= \<const0>\;
  LOCKSTEP_Out(1789) <= \<const0>\;
  LOCKSTEP_Out(1790) <= \<const0>\;
  LOCKSTEP_Out(1791) <= \<const0>\;
  LOCKSTEP_Out(1792) <= \<const0>\;
  LOCKSTEP_Out(1793) <= \<const0>\;
  LOCKSTEP_Out(1794) <= \<const0>\;
  LOCKSTEP_Out(1795) <= \<const0>\;
  LOCKSTEP_Out(1796) <= \<const0>\;
  LOCKSTEP_Out(1797) <= \<const0>\;
  LOCKSTEP_Out(1798) <= \<const0>\;
  LOCKSTEP_Out(1799) <= \<const0>\;
  LOCKSTEP_Out(1800) <= \<const0>\;
  LOCKSTEP_Out(1801) <= \<const0>\;
  LOCKSTEP_Out(1802) <= \<const0>\;
  LOCKSTEP_Out(1803) <= \<const0>\;
  LOCKSTEP_Out(1804) <= \<const0>\;
  LOCKSTEP_Out(1805) <= \<const0>\;
  LOCKSTEP_Out(1806) <= \<const0>\;
  LOCKSTEP_Out(1807) <= \<const0>\;
  LOCKSTEP_Out(1808) <= \<const0>\;
  LOCKSTEP_Out(1809) <= \<const0>\;
  LOCKSTEP_Out(1810) <= \<const0>\;
  LOCKSTEP_Out(1811) <= \<const0>\;
  LOCKSTEP_Out(1812) <= \<const0>\;
  LOCKSTEP_Out(1813) <= \<const0>\;
  LOCKSTEP_Out(1814) <= \<const0>\;
  LOCKSTEP_Out(1815) <= \<const0>\;
  LOCKSTEP_Out(1816) <= \<const0>\;
  LOCKSTEP_Out(1817) <= \<const0>\;
  LOCKSTEP_Out(1818) <= \<const0>\;
  LOCKSTEP_Out(1819) <= \<const0>\;
  LOCKSTEP_Out(1820) <= \<const0>\;
  LOCKSTEP_Out(1821) <= \<const0>\;
  LOCKSTEP_Out(1822) <= \<const0>\;
  LOCKSTEP_Out(1823) <= \<const0>\;
  LOCKSTEP_Out(1824) <= \<const0>\;
  LOCKSTEP_Out(1825) <= \<const0>\;
  LOCKSTEP_Out(1826) <= \<const0>\;
  LOCKSTEP_Out(1827) <= \<const0>\;
  LOCKSTEP_Out(1828) <= \<const0>\;
  LOCKSTEP_Out(1829) <= \<const0>\;
  LOCKSTEP_Out(1830) <= \<const0>\;
  LOCKSTEP_Out(1831) <= \<const0>\;
  LOCKSTEP_Out(1832) <= \<const0>\;
  LOCKSTEP_Out(1833) <= \<const0>\;
  LOCKSTEP_Out(1834) <= \<const0>\;
  LOCKSTEP_Out(1835) <= \<const0>\;
  LOCKSTEP_Out(1836) <= \<const0>\;
  LOCKSTEP_Out(1837) <= \<const0>\;
  LOCKSTEP_Out(1838) <= \<const0>\;
  LOCKSTEP_Out(1839) <= \<const0>\;
  LOCKSTEP_Out(1840) <= \<const0>\;
  LOCKSTEP_Out(1841) <= \<const0>\;
  LOCKSTEP_Out(1842) <= \<const0>\;
  LOCKSTEP_Out(1843) <= \<const0>\;
  LOCKSTEP_Out(1844) <= \<const0>\;
  LOCKSTEP_Out(1845) <= \<const0>\;
  LOCKSTEP_Out(1846) <= \<const0>\;
  LOCKSTEP_Out(1847) <= \<const0>\;
  LOCKSTEP_Out(1848) <= \<const0>\;
  LOCKSTEP_Out(1849) <= \<const0>\;
  LOCKSTEP_Out(1850) <= \<const0>\;
  LOCKSTEP_Out(1851) <= \<const0>\;
  LOCKSTEP_Out(1852) <= \<const0>\;
  LOCKSTEP_Out(1853) <= \<const0>\;
  LOCKSTEP_Out(1854) <= \<const0>\;
  LOCKSTEP_Out(1855) <= \<const0>\;
  LOCKSTEP_Out(1856) <= \<const0>\;
  LOCKSTEP_Out(1857) <= \<const0>\;
  LOCKSTEP_Out(1858) <= \<const0>\;
  LOCKSTEP_Out(1859) <= \<const0>\;
  LOCKSTEP_Out(1860) <= \<const0>\;
  LOCKSTEP_Out(1861) <= \<const0>\;
  LOCKSTEP_Out(1862) <= \<const0>\;
  LOCKSTEP_Out(1863) <= \<const0>\;
  LOCKSTEP_Out(1864) <= \<const0>\;
  LOCKSTEP_Out(1865) <= \<const0>\;
  LOCKSTEP_Out(1866) <= \<const0>\;
  LOCKSTEP_Out(1867) <= \<const0>\;
  LOCKSTEP_Out(1868) <= \<const0>\;
  LOCKSTEP_Out(1869) <= \<const0>\;
  LOCKSTEP_Out(1870) <= \<const0>\;
  LOCKSTEP_Out(1871) <= \<const0>\;
  LOCKSTEP_Out(1872) <= \<const0>\;
  LOCKSTEP_Out(1873) <= \<const0>\;
  LOCKSTEP_Out(1874) <= \<const0>\;
  LOCKSTEP_Out(1875) <= \<const0>\;
  LOCKSTEP_Out(1876) <= \<const0>\;
  LOCKSTEP_Out(1877) <= \<const0>\;
  LOCKSTEP_Out(1878) <= \<const0>\;
  LOCKSTEP_Out(1879) <= \<const0>\;
  LOCKSTEP_Out(1880) <= \<const0>\;
  LOCKSTEP_Out(1881) <= \<const0>\;
  LOCKSTEP_Out(1882) <= \<const0>\;
  LOCKSTEP_Out(1883) <= \<const0>\;
  LOCKSTEP_Out(1884) <= \<const0>\;
  LOCKSTEP_Out(1885) <= \<const0>\;
  LOCKSTEP_Out(1886) <= \<const0>\;
  LOCKSTEP_Out(1887) <= \<const0>\;
  LOCKSTEP_Out(1888) <= \<const0>\;
  LOCKSTEP_Out(1889) <= \<const0>\;
  LOCKSTEP_Out(1890) <= \<const0>\;
  LOCKSTEP_Out(1891) <= \<const0>\;
  LOCKSTEP_Out(1892) <= \<const0>\;
  LOCKSTEP_Out(1893) <= \<const0>\;
  LOCKSTEP_Out(1894) <= \<const0>\;
  LOCKSTEP_Out(1895) <= \<const0>\;
  LOCKSTEP_Out(1896) <= \<const0>\;
  LOCKSTEP_Out(1897) <= \<const0>\;
  LOCKSTEP_Out(1898) <= \<const0>\;
  LOCKSTEP_Out(1899) <= \<const0>\;
  LOCKSTEP_Out(1900) <= \<const0>\;
  LOCKSTEP_Out(1901) <= \<const0>\;
  LOCKSTEP_Out(1902) <= \<const0>\;
  LOCKSTEP_Out(1903) <= \<const0>\;
  LOCKSTEP_Out(1904) <= \<const0>\;
  LOCKSTEP_Out(1905) <= \<const0>\;
  LOCKSTEP_Out(1906) <= \<const0>\;
  LOCKSTEP_Out(1907) <= \<const0>\;
  LOCKSTEP_Out(1908) <= \<const0>\;
  LOCKSTEP_Out(1909) <= \<const0>\;
  LOCKSTEP_Out(1910) <= \<const0>\;
  LOCKSTEP_Out(1911) <= \<const0>\;
  LOCKSTEP_Out(1912) <= \<const0>\;
  LOCKSTEP_Out(1913) <= \<const0>\;
  LOCKSTEP_Out(1914) <= \<const0>\;
  LOCKSTEP_Out(1915) <= \<const0>\;
  LOCKSTEP_Out(1916) <= \<const0>\;
  LOCKSTEP_Out(1917) <= \<const0>\;
  LOCKSTEP_Out(1918) <= \<const0>\;
  LOCKSTEP_Out(1919) <= \<const0>\;
  LOCKSTEP_Out(1920) <= \<const0>\;
  LOCKSTEP_Out(1921) <= \<const0>\;
  LOCKSTEP_Out(1922) <= \<const0>\;
  LOCKSTEP_Out(1923) <= \<const0>\;
  LOCKSTEP_Out(1924) <= \<const0>\;
  LOCKSTEP_Out(1925) <= \<const0>\;
  LOCKSTEP_Out(1926) <= \<const0>\;
  LOCKSTEP_Out(1927) <= \<const0>\;
  LOCKSTEP_Out(1928) <= \<const0>\;
  LOCKSTEP_Out(1929) <= \<const0>\;
  LOCKSTEP_Out(1930) <= \<const0>\;
  LOCKSTEP_Out(1931) <= \<const0>\;
  LOCKSTEP_Out(1932) <= \<const0>\;
  LOCKSTEP_Out(1933) <= \<const0>\;
  LOCKSTEP_Out(1934) <= \<const0>\;
  LOCKSTEP_Out(1935) <= \<const0>\;
  LOCKSTEP_Out(1936) <= \<const0>\;
  LOCKSTEP_Out(1937) <= \<const0>\;
  LOCKSTEP_Out(1938) <= \<const0>\;
  LOCKSTEP_Out(1939) <= \<const0>\;
  LOCKSTEP_Out(1940) <= \<const0>\;
  LOCKSTEP_Out(1941) <= \<const0>\;
  LOCKSTEP_Out(1942) <= \<const0>\;
  LOCKSTEP_Out(1943) <= \<const0>\;
  LOCKSTEP_Out(1944) <= \<const0>\;
  LOCKSTEP_Out(1945) <= \<const0>\;
  LOCKSTEP_Out(1946) <= \<const0>\;
  LOCKSTEP_Out(1947) <= \<const0>\;
  LOCKSTEP_Out(1948) <= \<const0>\;
  LOCKSTEP_Out(1949) <= \<const0>\;
  LOCKSTEP_Out(1950) <= \<const0>\;
  LOCKSTEP_Out(1951) <= \<const0>\;
  LOCKSTEP_Out(1952) <= \<const0>\;
  LOCKSTEP_Out(1953) <= \<const0>\;
  LOCKSTEP_Out(1954) <= \<const0>\;
  LOCKSTEP_Out(1955) <= \<const0>\;
  LOCKSTEP_Out(1956) <= \<const0>\;
  LOCKSTEP_Out(1957) <= \<const0>\;
  LOCKSTEP_Out(1958) <= \<const0>\;
  LOCKSTEP_Out(1959) <= \<const0>\;
  LOCKSTEP_Out(1960) <= \<const0>\;
  LOCKSTEP_Out(1961) <= \<const0>\;
  LOCKSTEP_Out(1962) <= \<const0>\;
  LOCKSTEP_Out(1963) <= \<const0>\;
  LOCKSTEP_Out(1964) <= \<const0>\;
  LOCKSTEP_Out(1965) <= \<const0>\;
  LOCKSTEP_Out(1966) <= \<const0>\;
  LOCKSTEP_Out(1967) <= \<const0>\;
  LOCKSTEP_Out(1968) <= \<const0>\;
  LOCKSTEP_Out(1969) <= \<const0>\;
  LOCKSTEP_Out(1970) <= \<const0>\;
  LOCKSTEP_Out(1971) <= \<const0>\;
  LOCKSTEP_Out(1972) <= \<const0>\;
  LOCKSTEP_Out(1973) <= \<const0>\;
  LOCKSTEP_Out(1974) <= \<const0>\;
  LOCKSTEP_Out(1975) <= \<const0>\;
  LOCKSTEP_Out(1976) <= \<const0>\;
  LOCKSTEP_Out(1977) <= \<const0>\;
  LOCKSTEP_Out(1978) <= \<const0>\;
  LOCKSTEP_Out(1979) <= \<const0>\;
  LOCKSTEP_Out(1980) <= \<const0>\;
  LOCKSTEP_Out(1981) <= \<const0>\;
  LOCKSTEP_Out(1982) <= \<const0>\;
  LOCKSTEP_Out(1983) <= \<const0>\;
  LOCKSTEP_Out(1984) <= \<const0>\;
  LOCKSTEP_Out(1985) <= \<const0>\;
  LOCKSTEP_Out(1986) <= \<const0>\;
  LOCKSTEP_Out(1987) <= \<const0>\;
  LOCKSTEP_Out(1988) <= \<const0>\;
  LOCKSTEP_Out(1989) <= \<const0>\;
  LOCKSTEP_Out(1990) <= \<const0>\;
  LOCKSTEP_Out(1991) <= \<const0>\;
  LOCKSTEP_Out(1992) <= \<const0>\;
  LOCKSTEP_Out(1993) <= \<const0>\;
  LOCKSTEP_Out(1994) <= \<const0>\;
  LOCKSTEP_Out(1995) <= \<const0>\;
  LOCKSTEP_Out(1996) <= \<const0>\;
  LOCKSTEP_Out(1997) <= \<const0>\;
  LOCKSTEP_Out(1998) <= \<const0>\;
  LOCKSTEP_Out(1999) <= \<const0>\;
  LOCKSTEP_Out(2000) <= \<const0>\;
  LOCKSTEP_Out(2001) <= \<const0>\;
  LOCKSTEP_Out(2002) <= \<const0>\;
  LOCKSTEP_Out(2003) <= \<const0>\;
  LOCKSTEP_Out(2004) <= \<const0>\;
  LOCKSTEP_Out(2005) <= \<const0>\;
  LOCKSTEP_Out(2006) <= \<const0>\;
  LOCKSTEP_Out(2007) <= \<const0>\;
  LOCKSTEP_Out(2008) <= \<const0>\;
  LOCKSTEP_Out(2009) <= \<const0>\;
  LOCKSTEP_Out(2010) <= \<const0>\;
  LOCKSTEP_Out(2011) <= \<const0>\;
  LOCKSTEP_Out(2012) <= \<const0>\;
  LOCKSTEP_Out(2013) <= \<const0>\;
  LOCKSTEP_Out(2014) <= \<const0>\;
  LOCKSTEP_Out(2015) <= \<const0>\;
  LOCKSTEP_Out(2016) <= \<const0>\;
  LOCKSTEP_Out(2017) <= \<const0>\;
  LOCKSTEP_Out(2018) <= \<const0>\;
  LOCKSTEP_Out(2019) <= \<const0>\;
  LOCKSTEP_Out(2020) <= \<const0>\;
  LOCKSTEP_Out(2021) <= \<const0>\;
  LOCKSTEP_Out(2022) <= \<const0>\;
  LOCKSTEP_Out(2023) <= \<const0>\;
  LOCKSTEP_Out(2024) <= \<const0>\;
  LOCKSTEP_Out(2025) <= \<const0>\;
  LOCKSTEP_Out(2026) <= \<const0>\;
  LOCKSTEP_Out(2027) <= \<const0>\;
  LOCKSTEP_Out(2028) <= \<const0>\;
  LOCKSTEP_Out(2029) <= \<const0>\;
  LOCKSTEP_Out(2030) <= \<const0>\;
  LOCKSTEP_Out(2031) <= \<const0>\;
  LOCKSTEP_Out(2032) <= \<const0>\;
  LOCKSTEP_Out(2033) <= \<const0>\;
  LOCKSTEP_Out(2034) <= \<const0>\;
  LOCKSTEP_Out(2035) <= \<const0>\;
  LOCKSTEP_Out(2036) <= \<const0>\;
  LOCKSTEP_Out(2037) <= \<const0>\;
  LOCKSTEP_Out(2038) <= \<const0>\;
  LOCKSTEP_Out(2039) <= \<const0>\;
  LOCKSTEP_Out(2040) <= \<const0>\;
  LOCKSTEP_Out(2041) <= \<const0>\;
  LOCKSTEP_Out(2042) <= \<const0>\;
  LOCKSTEP_Out(2043) <= \<const0>\;
  LOCKSTEP_Out(2044) <= \<const0>\;
  LOCKSTEP_Out(2045) <= \<const0>\;
  LOCKSTEP_Out(2046) <= \<const0>\;
  LOCKSTEP_Out(2047) <= \<const0>\;
  LOCKSTEP_Out(2048) <= \<const0>\;
  LOCKSTEP_Out(2049) <= \<const0>\;
  LOCKSTEP_Out(2050) <= \<const0>\;
  LOCKSTEP_Out(2051) <= \<const0>\;
  LOCKSTEP_Out(2052) <= \<const0>\;
  LOCKSTEP_Out(2053) <= \<const0>\;
  LOCKSTEP_Out(2054) <= \<const0>\;
  LOCKSTEP_Out(2055) <= \<const0>\;
  LOCKSTEP_Out(2056) <= \<const0>\;
  LOCKSTEP_Out(2057) <= \<const0>\;
  LOCKSTEP_Out(2058) <= \<const0>\;
  LOCKSTEP_Out(2059) <= \<const0>\;
  LOCKSTEP_Out(2060) <= \<const0>\;
  LOCKSTEP_Out(2061) <= \<const0>\;
  LOCKSTEP_Out(2062) <= \<const0>\;
  LOCKSTEP_Out(2063) <= \<const0>\;
  LOCKSTEP_Out(2064) <= \<const0>\;
  LOCKSTEP_Out(2065) <= \<const0>\;
  LOCKSTEP_Out(2066) <= \<const0>\;
  LOCKSTEP_Out(2067) <= \<const0>\;
  LOCKSTEP_Out(2068) <= \<const0>\;
  LOCKSTEP_Out(2069) <= \<const0>\;
  LOCKSTEP_Out(2070) <= \<const0>\;
  LOCKSTEP_Out(2071) <= \<const0>\;
  LOCKSTEP_Out(2072) <= \<const0>\;
  LOCKSTEP_Out(2073) <= \<const0>\;
  LOCKSTEP_Out(2074) <= \<const0>\;
  LOCKSTEP_Out(2075) <= \<const0>\;
  LOCKSTEP_Out(2076) <= \<const0>\;
  LOCKSTEP_Out(2077) <= \<const0>\;
  LOCKSTEP_Out(2078) <= \<const0>\;
  LOCKSTEP_Out(2079) <= \<const0>\;
  LOCKSTEP_Out(2080) <= \<const0>\;
  LOCKSTEP_Out(2081) <= \<const0>\;
  LOCKSTEP_Out(2082) <= \<const0>\;
  LOCKSTEP_Out(2083) <= \<const0>\;
  LOCKSTEP_Out(2084) <= \<const0>\;
  LOCKSTEP_Out(2085) <= \<const0>\;
  LOCKSTEP_Out(2086) <= \<const0>\;
  LOCKSTEP_Out(2087) <= \<const0>\;
  LOCKSTEP_Out(2088) <= \<const0>\;
  LOCKSTEP_Out(2089) <= \<const0>\;
  LOCKSTEP_Out(2090) <= \<const0>\;
  LOCKSTEP_Out(2091) <= \<const0>\;
  LOCKSTEP_Out(2092) <= \<const0>\;
  LOCKSTEP_Out(2093) <= \<const0>\;
  LOCKSTEP_Out(2094) <= \<const0>\;
  LOCKSTEP_Out(2095) <= \<const0>\;
  LOCKSTEP_Out(2096) <= \<const0>\;
  LOCKSTEP_Out(2097) <= \<const0>\;
  LOCKSTEP_Out(2098) <= \<const0>\;
  LOCKSTEP_Out(2099) <= \<const0>\;
  LOCKSTEP_Out(2100) <= \<const0>\;
  LOCKSTEP_Out(2101) <= \<const0>\;
  LOCKSTEP_Out(2102) <= \<const0>\;
  LOCKSTEP_Out(2103) <= \<const0>\;
  LOCKSTEP_Out(2104) <= \<const0>\;
  LOCKSTEP_Out(2105) <= \<const0>\;
  LOCKSTEP_Out(2106) <= \<const0>\;
  LOCKSTEP_Out(2107) <= \<const0>\;
  LOCKSTEP_Out(2108) <= \<const0>\;
  LOCKSTEP_Out(2109) <= \<const0>\;
  LOCKSTEP_Out(2110) <= \<const0>\;
  LOCKSTEP_Out(2111) <= \<const0>\;
  LOCKSTEP_Out(2112) <= \<const0>\;
  LOCKSTEP_Out(2113) <= \<const0>\;
  LOCKSTEP_Out(2114) <= \<const0>\;
  LOCKSTEP_Out(2115) <= \<const0>\;
  LOCKSTEP_Out(2116) <= \<const0>\;
  LOCKSTEP_Out(2117) <= \<const0>\;
  LOCKSTEP_Out(2118) <= \<const0>\;
  LOCKSTEP_Out(2119) <= \<const0>\;
  LOCKSTEP_Out(2120) <= \<const0>\;
  LOCKSTEP_Out(2121) <= \<const0>\;
  LOCKSTEP_Out(2122) <= \<const0>\;
  LOCKSTEP_Out(2123) <= \<const0>\;
  LOCKSTEP_Out(2124) <= \<const0>\;
  LOCKSTEP_Out(2125) <= \<const0>\;
  LOCKSTEP_Out(2126) <= \<const0>\;
  LOCKSTEP_Out(2127) <= \<const0>\;
  LOCKSTEP_Out(2128) <= \<const0>\;
  LOCKSTEP_Out(2129) <= \<const0>\;
  LOCKSTEP_Out(2130) <= \<const0>\;
  LOCKSTEP_Out(2131) <= \<const0>\;
  LOCKSTEP_Out(2132) <= \<const0>\;
  LOCKSTEP_Out(2133) <= \<const0>\;
  LOCKSTEP_Out(2134) <= \<const0>\;
  LOCKSTEP_Out(2135) <= \<const0>\;
  LOCKSTEP_Out(2136) <= \<const0>\;
  LOCKSTEP_Out(2137) <= \<const0>\;
  LOCKSTEP_Out(2138) <= \<const0>\;
  LOCKSTEP_Out(2139) <= \<const0>\;
  LOCKSTEP_Out(2140) <= \<const0>\;
  LOCKSTEP_Out(2141) <= \<const0>\;
  LOCKSTEP_Out(2142) <= \<const0>\;
  LOCKSTEP_Out(2143) <= \<const0>\;
  LOCKSTEP_Out(2144) <= \<const0>\;
  LOCKSTEP_Out(2145) <= \<const0>\;
  LOCKSTEP_Out(2146) <= \<const0>\;
  LOCKSTEP_Out(2147) <= \<const0>\;
  LOCKSTEP_Out(2148) <= \<const0>\;
  LOCKSTEP_Out(2149) <= \<const0>\;
  LOCKSTEP_Out(2150) <= \<const0>\;
  LOCKSTEP_Out(2151) <= \<const0>\;
  LOCKSTEP_Out(2152) <= \<const0>\;
  LOCKSTEP_Out(2153) <= \<const0>\;
  LOCKSTEP_Out(2154) <= \<const0>\;
  LOCKSTEP_Out(2155) <= \<const0>\;
  LOCKSTEP_Out(2156) <= \<const0>\;
  LOCKSTEP_Out(2157) <= \<const0>\;
  LOCKSTEP_Out(2158) <= \<const0>\;
  LOCKSTEP_Out(2159) <= \<const0>\;
  LOCKSTEP_Out(2160) <= \<const0>\;
  LOCKSTEP_Out(2161) <= \<const0>\;
  LOCKSTEP_Out(2162) <= \<const0>\;
  LOCKSTEP_Out(2163) <= \<const0>\;
  LOCKSTEP_Out(2164) <= \<const0>\;
  LOCKSTEP_Out(2165) <= \<const0>\;
  LOCKSTEP_Out(2166) <= \<const0>\;
  LOCKSTEP_Out(2167) <= \<const0>\;
  LOCKSTEP_Out(2168) <= \<const0>\;
  LOCKSTEP_Out(2169) <= \<const0>\;
  LOCKSTEP_Out(2170) <= \<const0>\;
  LOCKSTEP_Out(2171) <= \<const0>\;
  LOCKSTEP_Out(2172) <= \<const0>\;
  LOCKSTEP_Out(2173) <= \<const0>\;
  LOCKSTEP_Out(2174) <= \<const0>\;
  LOCKSTEP_Out(2175) <= \<const0>\;
  LOCKSTEP_Out(2176) <= \<const0>\;
  LOCKSTEP_Out(2177) <= \<const0>\;
  LOCKSTEP_Out(2178) <= \<const0>\;
  LOCKSTEP_Out(2179) <= \<const0>\;
  LOCKSTEP_Out(2180) <= \<const0>\;
  LOCKSTEP_Out(2181) <= \<const0>\;
  LOCKSTEP_Out(2182) <= \<const0>\;
  LOCKSTEP_Out(2183) <= \<const0>\;
  LOCKSTEP_Out(2184) <= \<const0>\;
  LOCKSTEP_Out(2185) <= \<const0>\;
  LOCKSTEP_Out(2186) <= \<const0>\;
  LOCKSTEP_Out(2187) <= \<const0>\;
  LOCKSTEP_Out(2188) <= \<const0>\;
  LOCKSTEP_Out(2189) <= \<const0>\;
  LOCKSTEP_Out(2190) <= \<const0>\;
  LOCKSTEP_Out(2191) <= \<const0>\;
  LOCKSTEP_Out(2192) <= \<const0>\;
  LOCKSTEP_Out(2193) <= \<const0>\;
  LOCKSTEP_Out(2194) <= \<const0>\;
  LOCKSTEP_Out(2195) <= \<const0>\;
  LOCKSTEP_Out(2196) <= \<const0>\;
  LOCKSTEP_Out(2197) <= \<const0>\;
  LOCKSTEP_Out(2198) <= \<const0>\;
  LOCKSTEP_Out(2199) <= \<const0>\;
  LOCKSTEP_Out(2200) <= \<const0>\;
  LOCKSTEP_Out(2201) <= \<const0>\;
  LOCKSTEP_Out(2202) <= \<const0>\;
  LOCKSTEP_Out(2203) <= \<const0>\;
  LOCKSTEP_Out(2204) <= \<const0>\;
  LOCKSTEP_Out(2205) <= \<const0>\;
  LOCKSTEP_Out(2206) <= \<const0>\;
  LOCKSTEP_Out(2207) <= \<const0>\;
  LOCKSTEP_Out(2208) <= \<const0>\;
  LOCKSTEP_Out(2209) <= \<const0>\;
  LOCKSTEP_Out(2210) <= \<const0>\;
  LOCKSTEP_Out(2211) <= \<const0>\;
  LOCKSTEP_Out(2212) <= \<const0>\;
  LOCKSTEP_Out(2213) <= \<const0>\;
  LOCKSTEP_Out(2214) <= \<const0>\;
  LOCKSTEP_Out(2215) <= \<const0>\;
  LOCKSTEP_Out(2216) <= \<const0>\;
  LOCKSTEP_Out(2217) <= \<const0>\;
  LOCKSTEP_Out(2218) <= \<const0>\;
  LOCKSTEP_Out(2219) <= \<const0>\;
  LOCKSTEP_Out(2220) <= \<const0>\;
  LOCKSTEP_Out(2221) <= \<const0>\;
  LOCKSTEP_Out(2222) <= \<const0>\;
  LOCKSTEP_Out(2223) <= \<const0>\;
  LOCKSTEP_Out(2224) <= \<const0>\;
  LOCKSTEP_Out(2225) <= \<const0>\;
  LOCKSTEP_Out(2226) <= \<const0>\;
  LOCKSTEP_Out(2227) <= \<const0>\;
  LOCKSTEP_Out(2228) <= \<const0>\;
  LOCKSTEP_Out(2229) <= \<const0>\;
  LOCKSTEP_Out(2230) <= \<const0>\;
  LOCKSTEP_Out(2231) <= \<const0>\;
  LOCKSTEP_Out(2232) <= \<const0>\;
  LOCKSTEP_Out(2233) <= \<const0>\;
  LOCKSTEP_Out(2234) <= \<const0>\;
  LOCKSTEP_Out(2235) <= \<const0>\;
  LOCKSTEP_Out(2236) <= \<const0>\;
  LOCKSTEP_Out(2237) <= \<const0>\;
  LOCKSTEP_Out(2238) <= \<const0>\;
  LOCKSTEP_Out(2239) <= \<const0>\;
  LOCKSTEP_Out(2240) <= \<const0>\;
  LOCKSTEP_Out(2241) <= \<const0>\;
  LOCKSTEP_Out(2242) <= \<const0>\;
  LOCKSTEP_Out(2243) <= \<const0>\;
  LOCKSTEP_Out(2244) <= \<const0>\;
  LOCKSTEP_Out(2245) <= \<const0>\;
  LOCKSTEP_Out(2246) <= \<const0>\;
  LOCKSTEP_Out(2247) <= \<const0>\;
  LOCKSTEP_Out(2248) <= \<const0>\;
  LOCKSTEP_Out(2249) <= \<const0>\;
  LOCKSTEP_Out(2250) <= \<const0>\;
  LOCKSTEP_Out(2251) <= \<const0>\;
  LOCKSTEP_Out(2252) <= \<const0>\;
  LOCKSTEP_Out(2253) <= \<const0>\;
  LOCKSTEP_Out(2254) <= \<const0>\;
  LOCKSTEP_Out(2255) <= \<const0>\;
  LOCKSTEP_Out(2256) <= \<const0>\;
  LOCKSTEP_Out(2257) <= \<const0>\;
  LOCKSTEP_Out(2258) <= \<const0>\;
  LOCKSTEP_Out(2259) <= \<const0>\;
  LOCKSTEP_Out(2260) <= \<const0>\;
  LOCKSTEP_Out(2261) <= \<const0>\;
  LOCKSTEP_Out(2262) <= \<const0>\;
  LOCKSTEP_Out(2263) <= \<const0>\;
  LOCKSTEP_Out(2264) <= \<const0>\;
  LOCKSTEP_Out(2265) <= \<const0>\;
  LOCKSTEP_Out(2266) <= \<const0>\;
  LOCKSTEP_Out(2267) <= \<const0>\;
  LOCKSTEP_Out(2268) <= \<const0>\;
  LOCKSTEP_Out(2269) <= \<const0>\;
  LOCKSTEP_Out(2270) <= \<const0>\;
  LOCKSTEP_Out(2271) <= \<const0>\;
  LOCKSTEP_Out(2272) <= \<const0>\;
  LOCKSTEP_Out(2273) <= \<const0>\;
  LOCKSTEP_Out(2274) <= \<const0>\;
  LOCKSTEP_Out(2275) <= \<const0>\;
  LOCKSTEP_Out(2276) <= \<const0>\;
  LOCKSTEP_Out(2277) <= \<const0>\;
  LOCKSTEP_Out(2278) <= \<const0>\;
  LOCKSTEP_Out(2279) <= \<const0>\;
  LOCKSTEP_Out(2280) <= \<const0>\;
  LOCKSTEP_Out(2281) <= \<const0>\;
  LOCKSTEP_Out(2282) <= \<const0>\;
  LOCKSTEP_Out(2283) <= \<const0>\;
  LOCKSTEP_Out(2284) <= \<const0>\;
  LOCKSTEP_Out(2285) <= \<const0>\;
  LOCKSTEP_Out(2286) <= \<const0>\;
  LOCKSTEP_Out(2287) <= \<const0>\;
  LOCKSTEP_Out(2288) <= \<const0>\;
  LOCKSTEP_Out(2289) <= \<const0>\;
  LOCKSTEP_Out(2290) <= \<const0>\;
  LOCKSTEP_Out(2291) <= \<const0>\;
  LOCKSTEP_Out(2292) <= \<const0>\;
  LOCKSTEP_Out(2293) <= \<const0>\;
  LOCKSTEP_Out(2294) <= \<const0>\;
  LOCKSTEP_Out(2295) <= \<const0>\;
  LOCKSTEP_Out(2296) <= \<const0>\;
  LOCKSTEP_Out(2297) <= \<const0>\;
  LOCKSTEP_Out(2298) <= \<const0>\;
  LOCKSTEP_Out(2299) <= \<const0>\;
  LOCKSTEP_Out(2300) <= \<const0>\;
  LOCKSTEP_Out(2301) <= \<const0>\;
  LOCKSTEP_Out(2302) <= \<const0>\;
  LOCKSTEP_Out(2303) <= \<const0>\;
  LOCKSTEP_Out(2304) <= \<const0>\;
  LOCKSTEP_Out(2305) <= \<const0>\;
  LOCKSTEP_Out(2306) <= \<const0>\;
  LOCKSTEP_Out(2307) <= \<const0>\;
  LOCKSTEP_Out(2308) <= \<const0>\;
  LOCKSTEP_Out(2309) <= \<const0>\;
  LOCKSTEP_Out(2310) <= \<const0>\;
  LOCKSTEP_Out(2311) <= \<const0>\;
  LOCKSTEP_Out(2312) <= \<const0>\;
  LOCKSTEP_Out(2313) <= \<const0>\;
  LOCKSTEP_Out(2314) <= \<const0>\;
  LOCKSTEP_Out(2315) <= \<const0>\;
  LOCKSTEP_Out(2316) <= \<const0>\;
  LOCKSTEP_Out(2317) <= \<const0>\;
  LOCKSTEP_Out(2318) <= \<const0>\;
  LOCKSTEP_Out(2319) <= \<const0>\;
  LOCKSTEP_Out(2320) <= \<const0>\;
  LOCKSTEP_Out(2321) <= \<const0>\;
  LOCKSTEP_Out(2322) <= \<const0>\;
  LOCKSTEP_Out(2323) <= \<const0>\;
  LOCKSTEP_Out(2324) <= \<const0>\;
  LOCKSTEP_Out(2325) <= \<const0>\;
  LOCKSTEP_Out(2326) <= \<const0>\;
  LOCKSTEP_Out(2327) <= \<const0>\;
  LOCKSTEP_Out(2328) <= \<const0>\;
  LOCKSTEP_Out(2329) <= \<const0>\;
  LOCKSTEP_Out(2330) <= \<const0>\;
  LOCKSTEP_Out(2331) <= \<const0>\;
  LOCKSTEP_Out(2332) <= \<const0>\;
  LOCKSTEP_Out(2333) <= \<const0>\;
  LOCKSTEP_Out(2334) <= \<const0>\;
  LOCKSTEP_Out(2335) <= \<const0>\;
  LOCKSTEP_Out(2336) <= \<const0>\;
  LOCKSTEP_Out(2337) <= \<const0>\;
  LOCKSTEP_Out(2338) <= \<const0>\;
  LOCKSTEP_Out(2339) <= \<const0>\;
  LOCKSTEP_Out(2340) <= \<const0>\;
  LOCKSTEP_Out(2341) <= \<const0>\;
  LOCKSTEP_Out(2342) <= \<const0>\;
  LOCKSTEP_Out(2343) <= \<const0>\;
  LOCKSTEP_Out(2344) <= \<const0>\;
  LOCKSTEP_Out(2345) <= \<const0>\;
  LOCKSTEP_Out(2346) <= \<const0>\;
  LOCKSTEP_Out(2347) <= \<const0>\;
  LOCKSTEP_Out(2348) <= \<const0>\;
  LOCKSTEP_Out(2349) <= \<const0>\;
  LOCKSTEP_Out(2350) <= \<const0>\;
  LOCKSTEP_Out(2351) <= \<const0>\;
  LOCKSTEP_Out(2352) <= \<const0>\;
  LOCKSTEP_Out(2353) <= \<const0>\;
  LOCKSTEP_Out(2354) <= \<const0>\;
  LOCKSTEP_Out(2355) <= \<const0>\;
  LOCKSTEP_Out(2356) <= \<const0>\;
  LOCKSTEP_Out(2357) <= \<const0>\;
  LOCKSTEP_Out(2358) <= \<const0>\;
  LOCKSTEP_Out(2359) <= \<const0>\;
  LOCKSTEP_Out(2360) <= \<const0>\;
  LOCKSTEP_Out(2361) <= \<const0>\;
  LOCKSTEP_Out(2362) <= \<const0>\;
  LOCKSTEP_Out(2363) <= \<const0>\;
  LOCKSTEP_Out(2364) <= \<const0>\;
  LOCKSTEP_Out(2365) <= \<const0>\;
  LOCKSTEP_Out(2366) <= \<const0>\;
  LOCKSTEP_Out(2367) <= \<const0>\;
  LOCKSTEP_Out(2368) <= \<const0>\;
  LOCKSTEP_Out(2369) <= \<const0>\;
  LOCKSTEP_Out(2370) <= \<const0>\;
  LOCKSTEP_Out(2371) <= \<const0>\;
  LOCKSTEP_Out(2372) <= \<const0>\;
  LOCKSTEP_Out(2373) <= \<const0>\;
  LOCKSTEP_Out(2374) <= \<const0>\;
  LOCKSTEP_Out(2375) <= \<const0>\;
  LOCKSTEP_Out(2376) <= \<const0>\;
  LOCKSTEP_Out(2377) <= \<const0>\;
  LOCKSTEP_Out(2378) <= \<const0>\;
  LOCKSTEP_Out(2379) <= \<const0>\;
  LOCKSTEP_Out(2380) <= \<const0>\;
  LOCKSTEP_Out(2381) <= \<const0>\;
  LOCKSTEP_Out(2382) <= \<const0>\;
  LOCKSTEP_Out(2383) <= \<const0>\;
  LOCKSTEP_Out(2384) <= \<const0>\;
  LOCKSTEP_Out(2385) <= \<const0>\;
  LOCKSTEP_Out(2386) <= \<const0>\;
  LOCKSTEP_Out(2387) <= \<const0>\;
  LOCKSTEP_Out(2388) <= \<const0>\;
  LOCKSTEP_Out(2389) <= \<const0>\;
  LOCKSTEP_Out(2390) <= \<const0>\;
  LOCKSTEP_Out(2391) <= \<const0>\;
  LOCKSTEP_Out(2392) <= \<const0>\;
  LOCKSTEP_Out(2393) <= \<const0>\;
  LOCKSTEP_Out(2394) <= \<const0>\;
  LOCKSTEP_Out(2395) <= \<const0>\;
  LOCKSTEP_Out(2396) <= \<const0>\;
  LOCKSTEP_Out(2397) <= \<const0>\;
  LOCKSTEP_Out(2398) <= \<const0>\;
  LOCKSTEP_Out(2399) <= \<const0>\;
  LOCKSTEP_Out(2400) <= \<const0>\;
  LOCKSTEP_Out(2401) <= \<const0>\;
  LOCKSTEP_Out(2402) <= \<const0>\;
  LOCKSTEP_Out(2403) <= \<const0>\;
  LOCKSTEP_Out(2404) <= \<const0>\;
  LOCKSTEP_Out(2405) <= \<const0>\;
  LOCKSTEP_Out(2406) <= \<const0>\;
  LOCKSTEP_Out(2407) <= \<const0>\;
  LOCKSTEP_Out(2408) <= \<const0>\;
  LOCKSTEP_Out(2409) <= \<const0>\;
  LOCKSTEP_Out(2410) <= \<const0>\;
  LOCKSTEP_Out(2411) <= \<const0>\;
  LOCKSTEP_Out(2412) <= \<const0>\;
  LOCKSTEP_Out(2413) <= \<const0>\;
  LOCKSTEP_Out(2414) <= \<const0>\;
  LOCKSTEP_Out(2415) <= \<const0>\;
  LOCKSTEP_Out(2416) <= \<const0>\;
  LOCKSTEP_Out(2417) <= \<const0>\;
  LOCKSTEP_Out(2418) <= \<const0>\;
  LOCKSTEP_Out(2419) <= \<const0>\;
  LOCKSTEP_Out(2420) <= \<const0>\;
  LOCKSTEP_Out(2421) <= \<const0>\;
  LOCKSTEP_Out(2422) <= \<const0>\;
  LOCKSTEP_Out(2423) <= \<const0>\;
  LOCKSTEP_Out(2424) <= \<const0>\;
  LOCKSTEP_Out(2425) <= \<const0>\;
  LOCKSTEP_Out(2426) <= \<const0>\;
  LOCKSTEP_Out(2427) <= \<const0>\;
  LOCKSTEP_Out(2428) <= \<const0>\;
  LOCKSTEP_Out(2429) <= \<const0>\;
  LOCKSTEP_Out(2430) <= \<const0>\;
  LOCKSTEP_Out(2431) <= \<const0>\;
  LOCKSTEP_Out(2432) <= \<const0>\;
  LOCKSTEP_Out(2433) <= \<const0>\;
  LOCKSTEP_Out(2434) <= \<const0>\;
  LOCKSTEP_Out(2435) <= \<const0>\;
  LOCKSTEP_Out(2436) <= \<const0>\;
  LOCKSTEP_Out(2437) <= \<const0>\;
  LOCKSTEP_Out(2438) <= \<const0>\;
  LOCKSTEP_Out(2439) <= \<const0>\;
  LOCKSTEP_Out(2440) <= \<const0>\;
  LOCKSTEP_Out(2441) <= \<const0>\;
  LOCKSTEP_Out(2442) <= \<const0>\;
  LOCKSTEP_Out(2443) <= \<const0>\;
  LOCKSTEP_Out(2444) <= \<const0>\;
  LOCKSTEP_Out(2445) <= \<const0>\;
  LOCKSTEP_Out(2446) <= \<const0>\;
  LOCKSTEP_Out(2447) <= \<const0>\;
  LOCKSTEP_Out(2448) <= \<const0>\;
  LOCKSTEP_Out(2449) <= \<const0>\;
  LOCKSTEP_Out(2450) <= \<const0>\;
  LOCKSTEP_Out(2451) <= \<const0>\;
  LOCKSTEP_Out(2452) <= \<const0>\;
  LOCKSTEP_Out(2453) <= \<const0>\;
  LOCKSTEP_Out(2454) <= \<const0>\;
  LOCKSTEP_Out(2455) <= \<const0>\;
  LOCKSTEP_Out(2456) <= \<const0>\;
  LOCKSTEP_Out(2457) <= \<const0>\;
  LOCKSTEP_Out(2458) <= \<const0>\;
  LOCKSTEP_Out(2459) <= \<const0>\;
  LOCKSTEP_Out(2460) <= \<const0>\;
  LOCKSTEP_Out(2461) <= \<const0>\;
  LOCKSTEP_Out(2462) <= \<const0>\;
  LOCKSTEP_Out(2463) <= \<const0>\;
  LOCKSTEP_Out(2464) <= \<const0>\;
  LOCKSTEP_Out(2465) <= \<const0>\;
  LOCKSTEP_Out(2466) <= \<const0>\;
  LOCKSTEP_Out(2467) <= \<const0>\;
  LOCKSTEP_Out(2468) <= \<const0>\;
  LOCKSTEP_Out(2469) <= \<const0>\;
  LOCKSTEP_Out(2470) <= \<const0>\;
  LOCKSTEP_Out(2471) <= \<const0>\;
  LOCKSTEP_Out(2472) <= \<const0>\;
  LOCKSTEP_Out(2473) <= \<const0>\;
  LOCKSTEP_Out(2474) <= \<const0>\;
  LOCKSTEP_Out(2475) <= \<const0>\;
  LOCKSTEP_Out(2476) <= \<const0>\;
  LOCKSTEP_Out(2477) <= \<const0>\;
  LOCKSTEP_Out(2478) <= \<const0>\;
  LOCKSTEP_Out(2479) <= \<const0>\;
  LOCKSTEP_Out(2480) <= \<const0>\;
  LOCKSTEP_Out(2481) <= \<const0>\;
  LOCKSTEP_Out(2482) <= \<const0>\;
  LOCKSTEP_Out(2483) <= \<const0>\;
  LOCKSTEP_Out(2484) <= \<const0>\;
  LOCKSTEP_Out(2485) <= \<const0>\;
  LOCKSTEP_Out(2486) <= \<const0>\;
  LOCKSTEP_Out(2487) <= \<const0>\;
  LOCKSTEP_Out(2488) <= \<const0>\;
  LOCKSTEP_Out(2489) <= \<const0>\;
  LOCKSTEP_Out(2490) <= \<const0>\;
  LOCKSTEP_Out(2491) <= \<const0>\;
  LOCKSTEP_Out(2492) <= \<const0>\;
  LOCKSTEP_Out(2493) <= \<const0>\;
  LOCKSTEP_Out(2494) <= \<const0>\;
  LOCKSTEP_Out(2495) <= \<const0>\;
  LOCKSTEP_Out(2496) <= \<const0>\;
  LOCKSTEP_Out(2497) <= \<const0>\;
  LOCKSTEP_Out(2498) <= \<const0>\;
  LOCKSTEP_Out(2499) <= \<const0>\;
  LOCKSTEP_Out(2500) <= \<const0>\;
  LOCKSTEP_Out(2501) <= \<const0>\;
  LOCKSTEP_Out(2502) <= \<const0>\;
  LOCKSTEP_Out(2503) <= \<const0>\;
  LOCKSTEP_Out(2504) <= \<const0>\;
  LOCKSTEP_Out(2505) <= \<const0>\;
  LOCKSTEP_Out(2506) <= \<const0>\;
  LOCKSTEP_Out(2507) <= \<const0>\;
  LOCKSTEP_Out(2508) <= \<const0>\;
  LOCKSTEP_Out(2509) <= \<const0>\;
  LOCKSTEP_Out(2510) <= \<const0>\;
  LOCKSTEP_Out(2511) <= \<const0>\;
  LOCKSTEP_Out(2512) <= \<const0>\;
  LOCKSTEP_Out(2513) <= \<const0>\;
  LOCKSTEP_Out(2514) <= \<const0>\;
  LOCKSTEP_Out(2515) <= \<const0>\;
  LOCKSTEP_Out(2516) <= \<const0>\;
  LOCKSTEP_Out(2517) <= \<const0>\;
  LOCKSTEP_Out(2518) <= \<const0>\;
  LOCKSTEP_Out(2519) <= \<const0>\;
  LOCKSTEP_Out(2520) <= \<const0>\;
  LOCKSTEP_Out(2521) <= \<const0>\;
  LOCKSTEP_Out(2522) <= \<const0>\;
  LOCKSTEP_Out(2523) <= \<const0>\;
  LOCKSTEP_Out(2524) <= \<const0>\;
  LOCKSTEP_Out(2525) <= \<const0>\;
  LOCKSTEP_Out(2526) <= \<const0>\;
  LOCKSTEP_Out(2527) <= \<const0>\;
  LOCKSTEP_Out(2528) <= \<const0>\;
  LOCKSTEP_Out(2529) <= \<const0>\;
  LOCKSTEP_Out(2530) <= \<const0>\;
  LOCKSTEP_Out(2531) <= \<const0>\;
  LOCKSTEP_Out(2532) <= \<const0>\;
  LOCKSTEP_Out(2533) <= \<const0>\;
  LOCKSTEP_Out(2534) <= \<const0>\;
  LOCKSTEP_Out(2535) <= \<const0>\;
  LOCKSTEP_Out(2536) <= \<const0>\;
  LOCKSTEP_Out(2537) <= \<const0>\;
  LOCKSTEP_Out(2538) <= \<const0>\;
  LOCKSTEP_Out(2539) <= \<const0>\;
  LOCKSTEP_Out(2540) <= \<const0>\;
  LOCKSTEP_Out(2541) <= \<const0>\;
  LOCKSTEP_Out(2542) <= \<const0>\;
  LOCKSTEP_Out(2543) <= \<const0>\;
  LOCKSTEP_Out(2544) <= \<const0>\;
  LOCKSTEP_Out(2545) <= \<const0>\;
  LOCKSTEP_Out(2546) <= \<const0>\;
  LOCKSTEP_Out(2547) <= \<const0>\;
  LOCKSTEP_Out(2548) <= \<const0>\;
  LOCKSTEP_Out(2549) <= \<const0>\;
  LOCKSTEP_Out(2550) <= \<const0>\;
  LOCKSTEP_Out(2551) <= \<const0>\;
  LOCKSTEP_Out(2552) <= \<const0>\;
  LOCKSTEP_Out(2553) <= \<const0>\;
  LOCKSTEP_Out(2554) <= \<const0>\;
  LOCKSTEP_Out(2555) <= \<const0>\;
  LOCKSTEP_Out(2556) <= \<const0>\;
  LOCKSTEP_Out(2557) <= \<const0>\;
  LOCKSTEP_Out(2558) <= \<const0>\;
  LOCKSTEP_Out(2559) <= \<const0>\;
  LOCKSTEP_Out(2560) <= \<const0>\;
  LOCKSTEP_Out(2561) <= \<const0>\;
  LOCKSTEP_Out(2562) <= \<const0>\;
  LOCKSTEP_Out(2563) <= \<const0>\;
  LOCKSTEP_Out(2564) <= \<const0>\;
  LOCKSTEP_Out(2565) <= \<const0>\;
  LOCKSTEP_Out(2566) <= \<const0>\;
  LOCKSTEP_Out(2567) <= \<const0>\;
  LOCKSTEP_Out(2568) <= \<const0>\;
  LOCKSTEP_Out(2569) <= \<const0>\;
  LOCKSTEP_Out(2570) <= \<const0>\;
  LOCKSTEP_Out(2571) <= \<const0>\;
  LOCKSTEP_Out(2572) <= \<const0>\;
  LOCKSTEP_Out(2573) <= \<const0>\;
  LOCKSTEP_Out(2574) <= \<const0>\;
  LOCKSTEP_Out(2575) <= \<const0>\;
  LOCKSTEP_Out(2576) <= \<const0>\;
  LOCKSTEP_Out(2577) <= \<const0>\;
  LOCKSTEP_Out(2578) <= \<const0>\;
  LOCKSTEP_Out(2579) <= \<const0>\;
  LOCKSTEP_Out(2580) <= \<const0>\;
  LOCKSTEP_Out(2581) <= \<const0>\;
  LOCKSTEP_Out(2582) <= \<const0>\;
  LOCKSTEP_Out(2583) <= \<const0>\;
  LOCKSTEP_Out(2584) <= \<const0>\;
  LOCKSTEP_Out(2585) <= \<const0>\;
  LOCKSTEP_Out(2586) <= \<const0>\;
  LOCKSTEP_Out(2587) <= \<const0>\;
  LOCKSTEP_Out(2588) <= \<const0>\;
  LOCKSTEP_Out(2589) <= \<const0>\;
  LOCKSTEP_Out(2590) <= \<const0>\;
  LOCKSTEP_Out(2591) <= \<const0>\;
  LOCKSTEP_Out(2592) <= \<const0>\;
  LOCKSTEP_Out(2593) <= \<const0>\;
  LOCKSTEP_Out(2594) <= \<const0>\;
  LOCKSTEP_Out(2595) <= \<const0>\;
  LOCKSTEP_Out(2596) <= \<const0>\;
  LOCKSTEP_Out(2597) <= \<const0>\;
  LOCKSTEP_Out(2598) <= \<const0>\;
  LOCKSTEP_Out(2599) <= \<const0>\;
  LOCKSTEP_Out(2600) <= \<const0>\;
  LOCKSTEP_Out(2601) <= \<const0>\;
  LOCKSTEP_Out(2602) <= \<const0>\;
  LOCKSTEP_Out(2603) <= \<const0>\;
  LOCKSTEP_Out(2604) <= \<const0>\;
  LOCKSTEP_Out(2605) <= \<const0>\;
  LOCKSTEP_Out(2606) <= \<const0>\;
  LOCKSTEP_Out(2607) <= \<const0>\;
  LOCKSTEP_Out(2608) <= \<const0>\;
  LOCKSTEP_Out(2609) <= \<const0>\;
  LOCKSTEP_Out(2610) <= \<const0>\;
  LOCKSTEP_Out(2611) <= \<const0>\;
  LOCKSTEP_Out(2612) <= \<const0>\;
  LOCKSTEP_Out(2613) <= \<const0>\;
  LOCKSTEP_Out(2614) <= \<const0>\;
  LOCKSTEP_Out(2615) <= \<const0>\;
  LOCKSTEP_Out(2616) <= \<const0>\;
  LOCKSTEP_Out(2617) <= \<const0>\;
  LOCKSTEP_Out(2618) <= \<const0>\;
  LOCKSTEP_Out(2619) <= \<const0>\;
  LOCKSTEP_Out(2620) <= \<const0>\;
  LOCKSTEP_Out(2621) <= \<const0>\;
  LOCKSTEP_Out(2622) <= \<const0>\;
  LOCKSTEP_Out(2623) <= \<const0>\;
  LOCKSTEP_Out(2624) <= \<const0>\;
  LOCKSTEP_Out(2625) <= \<const0>\;
  LOCKSTEP_Out(2626) <= \<const0>\;
  LOCKSTEP_Out(2627) <= \<const0>\;
  LOCKSTEP_Out(2628) <= \<const0>\;
  LOCKSTEP_Out(2629) <= \<const0>\;
  LOCKSTEP_Out(2630) <= \<const0>\;
  LOCKSTEP_Out(2631) <= \<const0>\;
  LOCKSTEP_Out(2632) <= \<const0>\;
  LOCKSTEP_Out(2633) <= \<const0>\;
  LOCKSTEP_Out(2634) <= \<const0>\;
  LOCKSTEP_Out(2635) <= \<const0>\;
  LOCKSTEP_Out(2636) <= \<const0>\;
  LOCKSTEP_Out(2637) <= \<const0>\;
  LOCKSTEP_Out(2638) <= \<const0>\;
  LOCKSTEP_Out(2639) <= \<const0>\;
  LOCKSTEP_Out(2640) <= \<const0>\;
  LOCKSTEP_Out(2641) <= \<const0>\;
  LOCKSTEP_Out(2642) <= \<const0>\;
  LOCKSTEP_Out(2643) <= \<const0>\;
  LOCKSTEP_Out(2644) <= \<const0>\;
  LOCKSTEP_Out(2645) <= \<const0>\;
  LOCKSTEP_Out(2646) <= \<const0>\;
  LOCKSTEP_Out(2647) <= \<const0>\;
  LOCKSTEP_Out(2648) <= \<const0>\;
  LOCKSTEP_Out(2649) <= \<const0>\;
  LOCKSTEP_Out(2650) <= \<const0>\;
  LOCKSTEP_Out(2651) <= \<const0>\;
  LOCKSTEP_Out(2652) <= \<const0>\;
  LOCKSTEP_Out(2653) <= \<const0>\;
  LOCKSTEP_Out(2654) <= \<const0>\;
  LOCKSTEP_Out(2655) <= \<const0>\;
  LOCKSTEP_Out(2656) <= \<const0>\;
  LOCKSTEP_Out(2657) <= \<const0>\;
  LOCKSTEP_Out(2658) <= \<const0>\;
  LOCKSTEP_Out(2659) <= \<const0>\;
  LOCKSTEP_Out(2660) <= \<const0>\;
  LOCKSTEP_Out(2661) <= \<const0>\;
  LOCKSTEP_Out(2662) <= \<const0>\;
  LOCKSTEP_Out(2663) <= \<const0>\;
  LOCKSTEP_Out(2664) <= \<const0>\;
  LOCKSTEP_Out(2665) <= \<const0>\;
  LOCKSTEP_Out(2666) <= \<const0>\;
  LOCKSTEP_Out(2667) <= \<const0>\;
  LOCKSTEP_Out(2668) <= \<const0>\;
  LOCKSTEP_Out(2669) <= \<const0>\;
  LOCKSTEP_Out(2670) <= \<const0>\;
  LOCKSTEP_Out(2671) <= \<const0>\;
  LOCKSTEP_Out(2672) <= \<const0>\;
  LOCKSTEP_Out(2673) <= \<const0>\;
  LOCKSTEP_Out(2674) <= \<const0>\;
  LOCKSTEP_Out(2675) <= \<const0>\;
  LOCKSTEP_Out(2676) <= \<const0>\;
  LOCKSTEP_Out(2677) <= \<const0>\;
  LOCKSTEP_Out(2678) <= \<const0>\;
  LOCKSTEP_Out(2679) <= \<const0>\;
  LOCKSTEP_Out(2680) <= \<const0>\;
  LOCKSTEP_Out(2681) <= \<const0>\;
  LOCKSTEP_Out(2682) <= \<const0>\;
  LOCKSTEP_Out(2683) <= \<const0>\;
  LOCKSTEP_Out(2684) <= \<const0>\;
  LOCKSTEP_Out(2685) <= \<const0>\;
  LOCKSTEP_Out(2686) <= \<const0>\;
  LOCKSTEP_Out(2687) <= \<const0>\;
  LOCKSTEP_Out(2688) <= \<const0>\;
  LOCKSTEP_Out(2689) <= \<const0>\;
  LOCKSTEP_Out(2690) <= \<const0>\;
  LOCKSTEP_Out(2691) <= \<const0>\;
  LOCKSTEP_Out(2692) <= \<const0>\;
  LOCKSTEP_Out(2693) <= \<const0>\;
  LOCKSTEP_Out(2694) <= \<const0>\;
  LOCKSTEP_Out(2695) <= \<const0>\;
  LOCKSTEP_Out(2696) <= \<const0>\;
  LOCKSTEP_Out(2697) <= \<const0>\;
  LOCKSTEP_Out(2698) <= \<const0>\;
  LOCKSTEP_Out(2699) <= \<const0>\;
  LOCKSTEP_Out(2700) <= \<const0>\;
  LOCKSTEP_Out(2701) <= \<const0>\;
  LOCKSTEP_Out(2702) <= \<const0>\;
  LOCKSTEP_Out(2703) <= \<const0>\;
  LOCKSTEP_Out(2704) <= \<const0>\;
  LOCKSTEP_Out(2705) <= \<const0>\;
  LOCKSTEP_Out(2706) <= \<const0>\;
  LOCKSTEP_Out(2707) <= \<const0>\;
  LOCKSTEP_Out(2708) <= \<const0>\;
  LOCKSTEP_Out(2709) <= \<const0>\;
  LOCKSTEP_Out(2710) <= \<const0>\;
  LOCKSTEP_Out(2711) <= \<const0>\;
  LOCKSTEP_Out(2712) <= \<const0>\;
  LOCKSTEP_Out(2713) <= \<const0>\;
  LOCKSTEP_Out(2714) <= \<const0>\;
  LOCKSTEP_Out(2715) <= \<const0>\;
  LOCKSTEP_Out(2716) <= \<const0>\;
  LOCKSTEP_Out(2717) <= \<const0>\;
  LOCKSTEP_Out(2718) <= \<const0>\;
  LOCKSTEP_Out(2719) <= \<const0>\;
  LOCKSTEP_Out(2720) <= \<const0>\;
  LOCKSTEP_Out(2721) <= \<const0>\;
  LOCKSTEP_Out(2722) <= \<const0>\;
  LOCKSTEP_Out(2723) <= \<const0>\;
  LOCKSTEP_Out(2724) <= \<const0>\;
  LOCKSTEP_Out(2725) <= \<const0>\;
  LOCKSTEP_Out(2726) <= \<const0>\;
  LOCKSTEP_Out(2727) <= \<const0>\;
  LOCKSTEP_Out(2728) <= \<const0>\;
  LOCKSTEP_Out(2729) <= \<const0>\;
  LOCKSTEP_Out(2730) <= \<const0>\;
  LOCKSTEP_Out(2731) <= \<const0>\;
  LOCKSTEP_Out(2732) <= \<const0>\;
  LOCKSTEP_Out(2733) <= \<const0>\;
  LOCKSTEP_Out(2734) <= \<const0>\;
  LOCKSTEP_Out(2735) <= \<const0>\;
  LOCKSTEP_Out(2736) <= \<const0>\;
  LOCKSTEP_Out(2737) <= \<const0>\;
  LOCKSTEP_Out(2738) <= \<const0>\;
  LOCKSTEP_Out(2739) <= \<const0>\;
  LOCKSTEP_Out(2740) <= \<const0>\;
  LOCKSTEP_Out(2741) <= \<const0>\;
  LOCKSTEP_Out(2742) <= \<const0>\;
  LOCKSTEP_Out(2743) <= \<const0>\;
  LOCKSTEP_Out(2744) <= \<const0>\;
  LOCKSTEP_Out(2745) <= \<const0>\;
  LOCKSTEP_Out(2746) <= \<const0>\;
  LOCKSTEP_Out(2747) <= \<const0>\;
  LOCKSTEP_Out(2748) <= \<const0>\;
  LOCKSTEP_Out(2749) <= \<const0>\;
  LOCKSTEP_Out(2750) <= \<const0>\;
  LOCKSTEP_Out(2751) <= \<const0>\;
  LOCKSTEP_Out(2752) <= \<const0>\;
  LOCKSTEP_Out(2753) <= \<const0>\;
  LOCKSTEP_Out(2754) <= \<const0>\;
  LOCKSTEP_Out(2755) <= \<const0>\;
  LOCKSTEP_Out(2756) <= \<const0>\;
  LOCKSTEP_Out(2757) <= \<const0>\;
  LOCKSTEP_Out(2758) <= \<const0>\;
  LOCKSTEP_Out(2759) <= \<const0>\;
  LOCKSTEP_Out(2760) <= \<const0>\;
  LOCKSTEP_Out(2761) <= \<const0>\;
  LOCKSTEP_Out(2762) <= \<const0>\;
  LOCKSTEP_Out(2763) <= \<const0>\;
  LOCKSTEP_Out(2764) <= \<const0>\;
  LOCKSTEP_Out(2765) <= \<const0>\;
  LOCKSTEP_Out(2766) <= \<const0>\;
  LOCKSTEP_Out(2767) <= \<const0>\;
  LOCKSTEP_Out(2768) <= \<const0>\;
  LOCKSTEP_Out(2769) <= \<const0>\;
  LOCKSTEP_Out(2770) <= \<const0>\;
  LOCKSTEP_Out(2771) <= \<const0>\;
  LOCKSTEP_Out(2772) <= \<const0>\;
  LOCKSTEP_Out(2773) <= \<const0>\;
  LOCKSTEP_Out(2774) <= \<const0>\;
  LOCKSTEP_Out(2775) <= \<const0>\;
  LOCKSTEP_Out(2776) <= \<const0>\;
  LOCKSTEP_Out(2777) <= \<const0>\;
  LOCKSTEP_Out(2778) <= \<const0>\;
  LOCKSTEP_Out(2779) <= \<const0>\;
  LOCKSTEP_Out(2780) <= \<const0>\;
  LOCKSTEP_Out(2781) <= \<const0>\;
  LOCKSTEP_Out(2782) <= \<const0>\;
  LOCKSTEP_Out(2783) <= \<const0>\;
  LOCKSTEP_Out(2784) <= \<const0>\;
  LOCKSTEP_Out(2785) <= \<const0>\;
  LOCKSTEP_Out(2786) <= \<const0>\;
  LOCKSTEP_Out(2787) <= \<const0>\;
  LOCKSTEP_Out(2788) <= \<const0>\;
  LOCKSTEP_Out(2789) <= \<const0>\;
  LOCKSTEP_Out(2790) <= \<const0>\;
  LOCKSTEP_Out(2791) <= \<const0>\;
  LOCKSTEP_Out(2792) <= \<const0>\;
  LOCKSTEP_Out(2793) <= \<const0>\;
  LOCKSTEP_Out(2794) <= \<const0>\;
  LOCKSTEP_Out(2795) <= \<const0>\;
  LOCKSTEP_Out(2796) <= \<const0>\;
  LOCKSTEP_Out(2797) <= \<const0>\;
  LOCKSTEP_Out(2798) <= \<const0>\;
  LOCKSTEP_Out(2799) <= \<const0>\;
  LOCKSTEP_Out(2800) <= \<const0>\;
  LOCKSTEP_Out(2801) <= \<const0>\;
  LOCKSTEP_Out(2802) <= \<const0>\;
  LOCKSTEP_Out(2803) <= \<const0>\;
  LOCKSTEP_Out(2804) <= \<const0>\;
  LOCKSTEP_Out(2805) <= \<const0>\;
  LOCKSTEP_Out(2806) <= \<const0>\;
  LOCKSTEP_Out(2807) <= \<const0>\;
  LOCKSTEP_Out(2808) <= \<const0>\;
  LOCKSTEP_Out(2809) <= \<const0>\;
  LOCKSTEP_Out(2810) <= \<const0>\;
  LOCKSTEP_Out(2811) <= \<const0>\;
  LOCKSTEP_Out(2812) <= \<const0>\;
  LOCKSTEP_Out(2813) <= \<const0>\;
  LOCKSTEP_Out(2814) <= \<const0>\;
  LOCKSTEP_Out(2815) <= \<const0>\;
  LOCKSTEP_Out(2816) <= \<const0>\;
  LOCKSTEP_Out(2817) <= \<const0>\;
  LOCKSTEP_Out(2818) <= \<const0>\;
  LOCKSTEP_Out(2819) <= \<const0>\;
  LOCKSTEP_Out(2820) <= \<const0>\;
  LOCKSTEP_Out(2821) <= \<const0>\;
  LOCKSTEP_Out(2822) <= \<const0>\;
  LOCKSTEP_Out(2823) <= \<const0>\;
  LOCKSTEP_Out(2824) <= \<const0>\;
  LOCKSTEP_Out(2825) <= \<const0>\;
  LOCKSTEP_Out(2826) <= \<const0>\;
  LOCKSTEP_Out(2827) <= \<const0>\;
  LOCKSTEP_Out(2828) <= \<const0>\;
  LOCKSTEP_Out(2829) <= \<const0>\;
  LOCKSTEP_Out(2830) <= \<const0>\;
  LOCKSTEP_Out(2831) <= \<const0>\;
  LOCKSTEP_Out(2832) <= \<const0>\;
  LOCKSTEP_Out(2833) <= \<const0>\;
  LOCKSTEP_Out(2834) <= \<const0>\;
  LOCKSTEP_Out(2835) <= \<const0>\;
  LOCKSTEP_Out(2836) <= \<const0>\;
  LOCKSTEP_Out(2837) <= \<const0>\;
  LOCKSTEP_Out(2838) <= \<const0>\;
  LOCKSTEP_Out(2839) <= \<const0>\;
  LOCKSTEP_Out(2840) <= \<const0>\;
  LOCKSTEP_Out(2841) <= \<const0>\;
  LOCKSTEP_Out(2842) <= \<const0>\;
  LOCKSTEP_Out(2843) <= \<const0>\;
  LOCKSTEP_Out(2844) <= \<const0>\;
  LOCKSTEP_Out(2845) <= \<const0>\;
  LOCKSTEP_Out(2846) <= \<const0>\;
  LOCKSTEP_Out(2847) <= \<const0>\;
  LOCKSTEP_Out(2848) <= \<const0>\;
  LOCKSTEP_Out(2849) <= \<const0>\;
  LOCKSTEP_Out(2850) <= \<const0>\;
  LOCKSTEP_Out(2851) <= \<const0>\;
  LOCKSTEP_Out(2852) <= \<const0>\;
  LOCKSTEP_Out(2853) <= \<const0>\;
  LOCKSTEP_Out(2854) <= \<const0>\;
  LOCKSTEP_Out(2855) <= \<const0>\;
  LOCKSTEP_Out(2856) <= \<const0>\;
  LOCKSTEP_Out(2857) <= \<const0>\;
  LOCKSTEP_Out(2858) <= \<const0>\;
  LOCKSTEP_Out(2859) <= \<const0>\;
  LOCKSTEP_Out(2860) <= \<const0>\;
  LOCKSTEP_Out(2861) <= \<const0>\;
  LOCKSTEP_Out(2862) <= \<const0>\;
  LOCKSTEP_Out(2863) <= \<const0>\;
  LOCKSTEP_Out(2864) <= \<const0>\;
  LOCKSTEP_Out(2865) <= \<const0>\;
  LOCKSTEP_Out(2866) <= \<const0>\;
  LOCKSTEP_Out(2867) <= \<const0>\;
  LOCKSTEP_Out(2868) <= \<const0>\;
  LOCKSTEP_Out(2869) <= \<const0>\;
  LOCKSTEP_Out(2870) <= \<const0>\;
  LOCKSTEP_Out(2871) <= \<const0>\;
  LOCKSTEP_Out(2872) <= \<const0>\;
  LOCKSTEP_Out(2873) <= \<const0>\;
  LOCKSTEP_Out(2874) <= \<const0>\;
  LOCKSTEP_Out(2875) <= \<const0>\;
  LOCKSTEP_Out(2876) <= \<const0>\;
  LOCKSTEP_Out(2877) <= \<const0>\;
  LOCKSTEP_Out(2878) <= \<const0>\;
  LOCKSTEP_Out(2879) <= \<const0>\;
  LOCKSTEP_Out(2880) <= \<const0>\;
  LOCKSTEP_Out(2881 to 2945) <= \^lockstep_out\(2881 to 2945);
  LOCKSTEP_Out(2946) <= \<const0>\;
  LOCKSTEP_Out(2947) <= \<const0>\;
  LOCKSTEP_Out(2948) <= \<const0>\;
  LOCKSTEP_Out(2949) <= \<const0>\;
  LOCKSTEP_Out(2950) <= \<const0>\;
  LOCKSTEP_Out(2951) <= \<const0>\;
  LOCKSTEP_Out(2952) <= \<const0>\;
  LOCKSTEP_Out(2953) <= \<const0>\;
  LOCKSTEP_Out(2954) <= \<const0>\;
  LOCKSTEP_Out(2955) <= \<const0>\;
  LOCKSTEP_Out(2956) <= \<const0>\;
  LOCKSTEP_Out(2957) <= \<const0>\;
  LOCKSTEP_Out(2958) <= \<const0>\;
  LOCKSTEP_Out(2959) <= \<const0>\;
  LOCKSTEP_Out(2960) <= \<const0>\;
  LOCKSTEP_Out(2961) <= \<const0>\;
  LOCKSTEP_Out(2962) <= \<const0>\;
  LOCKSTEP_Out(2963) <= \<const0>\;
  LOCKSTEP_Out(2964) <= \<const0>\;
  LOCKSTEP_Out(2965) <= \<const0>\;
  LOCKSTEP_Out(2966) <= \<const0>\;
  LOCKSTEP_Out(2967) <= \<const0>\;
  LOCKSTEP_Out(2968) <= \<const0>\;
  LOCKSTEP_Out(2969) <= \<const0>\;
  LOCKSTEP_Out(2970) <= \<const0>\;
  LOCKSTEP_Out(2971) <= \<const0>\;
  LOCKSTEP_Out(2972) <= \<const0>\;
  LOCKSTEP_Out(2973) <= \<const0>\;
  LOCKSTEP_Out(2974) <= \<const0>\;
  LOCKSTEP_Out(2975) <= \<const0>\;
  LOCKSTEP_Out(2976) <= \<const0>\;
  LOCKSTEP_Out(2977) <= \<const0>\;
  LOCKSTEP_Out(2978 to 2983) <= \^lockstep_out\(2978 to 2983);
  LOCKSTEP_Out(2984) <= \<const0>\;
  LOCKSTEP_Out(2985) <= \<const0>\;
  LOCKSTEP_Out(2986) <= \<const0>\;
  LOCKSTEP_Out(2987) <= \<const0>\;
  LOCKSTEP_Out(2988) <= \<const0>\;
  LOCKSTEP_Out(2989) <= \<const0>\;
  LOCKSTEP_Out(2990) <= \<const0>\;
  LOCKSTEP_Out(2991) <= \<const0>\;
  LOCKSTEP_Out(2992) <= \<const0>\;
  LOCKSTEP_Out(2993) <= \<const0>\;
  LOCKSTEP_Out(2994) <= \<const0>\;
  LOCKSTEP_Out(2995 to 2997) <= \^lockstep_out\(2995 to 2997);
  LOCKSTEP_Out(2998) <= \<const0>\;
  LOCKSTEP_Out(2999) <= \<const0>\;
  LOCKSTEP_Out(3000) <= \<const0>\;
  LOCKSTEP_Out(3001) <= \<const0>\;
  LOCKSTEP_Out(3002) <= \<const0>\;
  LOCKSTEP_Out(3003) <= \<const0>\;
  LOCKSTEP_Out(3004) <= \<const0>\;
  LOCKSTEP_Out(3005) <= \<const0>\;
  LOCKSTEP_Out(3006) <= \<const0>\;
  LOCKSTEP_Out(3007 to 3038) <= \^lockstep_out\(3007 to 3038);
  LOCKSTEP_Out(3039) <= \<const0>\;
  LOCKSTEP_Out(3040) <= \<const0>\;
  LOCKSTEP_Out(3041) <= \<const0>\;
  LOCKSTEP_Out(3042) <= \<const0>\;
  LOCKSTEP_Out(3043) <= \<const0>\;
  LOCKSTEP_Out(3044) <= \<const0>\;
  LOCKSTEP_Out(3045) <= \<const0>\;
  LOCKSTEP_Out(3046) <= \<const0>\;
  LOCKSTEP_Out(3047) <= \<const0>\;
  LOCKSTEP_Out(3048) <= \<const0>\;
  LOCKSTEP_Out(3049) <= \<const0>\;
  LOCKSTEP_Out(3050) <= \<const0>\;
  LOCKSTEP_Out(3051) <= \<const0>\;
  LOCKSTEP_Out(3052) <= \<const0>\;
  LOCKSTEP_Out(3053) <= \<const0>\;
  LOCKSTEP_Out(3054) <= \<const0>\;
  LOCKSTEP_Out(3055) <= \<const0>\;
  LOCKSTEP_Out(3056) <= \<const0>\;
  LOCKSTEP_Out(3057) <= \<const0>\;
  LOCKSTEP_Out(3058) <= \<const0>\;
  LOCKSTEP_Out(3059) <= \<const0>\;
  LOCKSTEP_Out(3060) <= \<const0>\;
  LOCKSTEP_Out(3061) <= \<const0>\;
  LOCKSTEP_Out(3062) <= \<const0>\;
  LOCKSTEP_Out(3063) <= \<const0>\;
  LOCKSTEP_Out(3064) <= \<const0>\;
  LOCKSTEP_Out(3065) <= \<const0>\;
  LOCKSTEP_Out(3066) <= \<const0>\;
  LOCKSTEP_Out(3067) <= \<const0>\;
  LOCKSTEP_Out(3068) <= \<const0>\;
  LOCKSTEP_Out(3069) <= \<const0>\;
  LOCKSTEP_Out(3070) <= \<const0>\;
  LOCKSTEP_Out(3071) <= \^lockstep_out\(3071);
  LOCKSTEP_Out(3072) <= \<const0>\;
  LOCKSTEP_Out(3073) <= \^lockstep_out\(3073);
  LOCKSTEP_Out(3074) <= \<const0>\;
  LOCKSTEP_Out(3075 to 3110) <= \^lockstep_out\(3075 to 3110);
  LOCKSTEP_Out(3111) <= \<const0>\;
  LOCKSTEP_Out(3112) <= \<const0>\;
  LOCKSTEP_Out(3113) <= \<const0>\;
  LOCKSTEP_Out(3114) <= \<const0>\;
  LOCKSTEP_Out(3115) <= \<const0>\;
  LOCKSTEP_Out(3116) <= \<const0>\;
  LOCKSTEP_Out(3117) <= \<const0>\;
  LOCKSTEP_Out(3118) <= \<const0>\;
  LOCKSTEP_Out(3119) <= \<const0>\;
  LOCKSTEP_Out(3120) <= \<const0>\;
  LOCKSTEP_Out(3121) <= \<const0>\;
  LOCKSTEP_Out(3122) <= \<const0>\;
  LOCKSTEP_Out(3123) <= \<const0>\;
  LOCKSTEP_Out(3124) <= \<const0>\;
  LOCKSTEP_Out(3125) <= \<const0>\;
  LOCKSTEP_Out(3126) <= \<const0>\;
  LOCKSTEP_Out(3127) <= \<const0>\;
  LOCKSTEP_Out(3128) <= \<const0>\;
  LOCKSTEP_Out(3129) <= \<const0>\;
  LOCKSTEP_Out(3130) <= \<const0>\;
  LOCKSTEP_Out(3131) <= \<const0>\;
  LOCKSTEP_Out(3132) <= \<const0>\;
  LOCKSTEP_Out(3133) <= \<const0>\;
  LOCKSTEP_Out(3134) <= \<const0>\;
  LOCKSTEP_Out(3135) <= \<const0>\;
  LOCKSTEP_Out(3136) <= \<const0>\;
  LOCKSTEP_Out(3137) <= \<const0>\;
  LOCKSTEP_Out(3138) <= \<const0>\;
  LOCKSTEP_Out(3139) <= \<const0>\;
  LOCKSTEP_Out(3140) <= \<const0>\;
  LOCKSTEP_Out(3141) <= \<const0>\;
  LOCKSTEP_Out(3142) <= \<const0>\;
  LOCKSTEP_Out(3143 to 3174) <= \^lockstep_out\(3143 to 3174);
  LOCKSTEP_Out(3175) <= \<const0>\;
  LOCKSTEP_Out(3176) <= \<const0>\;
  LOCKSTEP_Out(3177) <= \<const0>\;
  LOCKSTEP_Out(3178) <= \<const0>\;
  LOCKSTEP_Out(3179) <= \<const0>\;
  LOCKSTEP_Out(3180) <= \<const0>\;
  LOCKSTEP_Out(3181) <= \<const0>\;
  LOCKSTEP_Out(3182) <= \<const0>\;
  LOCKSTEP_Out(3183) <= \<const0>\;
  LOCKSTEP_Out(3184) <= \<const0>\;
  LOCKSTEP_Out(3185) <= \<const0>\;
  LOCKSTEP_Out(3186) <= \<const0>\;
  LOCKSTEP_Out(3187) <= \<const0>\;
  LOCKSTEP_Out(3188) <= \<const0>\;
  LOCKSTEP_Out(3189) <= \<const0>\;
  LOCKSTEP_Out(3190) <= \<const0>\;
  LOCKSTEP_Out(3191) <= \<const0>\;
  LOCKSTEP_Out(3192) <= \<const0>\;
  LOCKSTEP_Out(3193) <= \<const0>\;
  LOCKSTEP_Out(3194) <= \<const0>\;
  LOCKSTEP_Out(3195) <= \<const0>\;
  LOCKSTEP_Out(3196) <= \<const0>\;
  LOCKSTEP_Out(3197) <= \<const0>\;
  LOCKSTEP_Out(3198) <= \<const0>\;
  LOCKSTEP_Out(3199) <= \<const0>\;
  LOCKSTEP_Out(3200) <= \<const0>\;
  LOCKSTEP_Out(3201) <= \<const0>\;
  LOCKSTEP_Out(3202) <= \<const0>\;
  LOCKSTEP_Out(3203) <= \<const0>\;
  LOCKSTEP_Out(3204) <= \<const0>\;
  LOCKSTEP_Out(3205) <= \<const0>\;
  LOCKSTEP_Out(3206) <= \<const0>\;
  LOCKSTEP_Out(3207 to 3210) <= \^lockstep_out\(3207 to 3210);
  LOCKSTEP_Out(3211) <= \<const0>\;
  LOCKSTEP_Out(3212) <= \<const0>\;
  LOCKSTEP_Out(3213) <= \<const0>\;
  LOCKSTEP_Out(3214) <= \<const0>\;
  LOCKSTEP_Out(3215 to 3217) <= \^lockstep_out\(3215 to 3217);
  LOCKSTEP_Out(3218) <= \<const0>\;
  LOCKSTEP_Out(3219) <= \<const0>\;
  LOCKSTEP_Out(3220) <= \<const0>\;
  LOCKSTEP_Out(3221) <= \<const0>\;
  LOCKSTEP_Out(3222) <= \<const0>\;
  LOCKSTEP_Out(3223) <= \<const0>\;
  LOCKSTEP_Out(3224) <= \<const0>\;
  LOCKSTEP_Out(3225 to 3228) <= \^lockstep_out\(3225 to 3228);
  LOCKSTEP_Out(3229) <= \<const0>\;
  LOCKSTEP_Out(3230) <= \<const0>\;
  LOCKSTEP_Out(3231) <= \<const0>\;
  LOCKSTEP_Out(3232) <= \<const0>\;
  LOCKSTEP_Out(3233) <= \<const0>\;
  LOCKSTEP_Out(3234) <= \<const0>\;
  LOCKSTEP_Out(3235) <= \<const0>\;
  LOCKSTEP_Out(3236) <= \<const0>\;
  LOCKSTEP_Out(3237) <= \<const0>\;
  LOCKSTEP_Out(3238) <= \<const0>\;
  LOCKSTEP_Out(3239) <= \<const0>\;
  LOCKSTEP_Out(3240) <= \<const0>\;
  LOCKSTEP_Out(3241) <= \<const0>\;
  LOCKSTEP_Out(3242) <= \<const0>\;
  LOCKSTEP_Out(3243) <= \<const0>\;
  LOCKSTEP_Out(3244) <= \<const0>\;
  LOCKSTEP_Out(3245) <= \<const0>\;
  LOCKSTEP_Out(3246) <= \<const0>\;
  LOCKSTEP_Out(3247) <= \<const0>\;
  LOCKSTEP_Out(3248) <= \<const0>\;
  LOCKSTEP_Out(3249) <= \<const0>\;
  LOCKSTEP_Out(3250) <= \<const0>\;
  LOCKSTEP_Out(3251) <= \<const0>\;
  LOCKSTEP_Out(3252) <= \<const0>\;
  LOCKSTEP_Out(3253) <= \<const0>\;
  LOCKSTEP_Out(3254) <= \<const0>\;
  LOCKSTEP_Out(3255) <= \<const0>\;
  LOCKSTEP_Out(3256) <= \<const0>\;
  LOCKSTEP_Out(3257) <= \<const0>\;
  LOCKSTEP_Out(3258) <= \<const0>\;
  LOCKSTEP_Out(3259) <= \<const0>\;
  LOCKSTEP_Out(3260) <= \<const0>\;
  LOCKSTEP_Out(3261) <= \<const0>\;
  LOCKSTEP_Out(3262) <= \<const0>\;
  LOCKSTEP_Out(3263) <= \<const0>\;
  LOCKSTEP_Out(3264) <= \<const0>\;
  LOCKSTEP_Out(3265) <= \<const0>\;
  LOCKSTEP_Out(3266) <= \<const0>\;
  LOCKSTEP_Out(3267) <= \<const0>\;
  LOCKSTEP_Out(3268) <= \<const0>\;
  LOCKSTEP_Out(3269) <= \<const0>\;
  LOCKSTEP_Out(3270) <= \<const0>\;
  LOCKSTEP_Out(3271) <= \<const0>\;
  LOCKSTEP_Out(3272) <= \<const0>\;
  LOCKSTEP_Out(3273) <= \<const0>\;
  LOCKSTEP_Out(3274) <= \<const0>\;
  LOCKSTEP_Out(3275) <= \<const0>\;
  LOCKSTEP_Out(3276) <= \<const0>\;
  LOCKSTEP_Out(3277) <= \<const0>\;
  LOCKSTEP_Out(3278) <= \<const0>\;
  LOCKSTEP_Out(3279) <= \<const0>\;
  LOCKSTEP_Out(3280) <= \<const0>\;
  LOCKSTEP_Out(3281) <= \<const0>\;
  LOCKSTEP_Out(3282) <= \<const0>\;
  LOCKSTEP_Out(3283) <= \<const0>\;
  LOCKSTEP_Out(3284) <= \<const0>\;
  LOCKSTEP_Out(3285) <= \<const0>\;
  LOCKSTEP_Out(3286) <= \<const0>\;
  LOCKSTEP_Out(3287) <= \<const0>\;
  LOCKSTEP_Out(3288) <= \<const0>\;
  LOCKSTEP_Out(3289) <= \<const0>\;
  LOCKSTEP_Out(3290) <= \<const0>\;
  LOCKSTEP_Out(3291) <= \<const0>\;
  LOCKSTEP_Out(3292) <= \<const0>\;
  LOCKSTEP_Out(3293) <= \<const0>\;
  LOCKSTEP_Out(3294) <= \<const0>\;
  LOCKSTEP_Out(3295) <= \<const0>\;
  LOCKSTEP_Out(3296) <= \<const0>\;
  LOCKSTEP_Out(3297) <= \<const0>\;
  LOCKSTEP_Out(3298) <= \<const0>\;
  LOCKSTEP_Out(3299) <= \<const0>\;
  LOCKSTEP_Out(3300) <= \<const0>\;
  LOCKSTEP_Out(3301) <= \<const0>\;
  LOCKSTEP_Out(3302) <= \<const0>\;
  LOCKSTEP_Out(3303) <= \<const0>\;
  LOCKSTEP_Out(3304) <= \<const0>\;
  LOCKSTEP_Out(3305) <= \<const0>\;
  LOCKSTEP_Out(3306) <= \<const0>\;
  LOCKSTEP_Out(3307) <= \<const0>\;
  LOCKSTEP_Out(3308) <= \<const0>\;
  LOCKSTEP_Out(3309) <= \<const0>\;
  LOCKSTEP_Out(3310) <= \<const0>\;
  LOCKSTEP_Out(3311) <= \<const0>\;
  LOCKSTEP_Out(3312) <= \<const0>\;
  LOCKSTEP_Out(3313) <= \<const0>\;
  LOCKSTEP_Out(3314) <= \<const0>\;
  LOCKSTEP_Out(3315) <= \<const0>\;
  LOCKSTEP_Out(3316) <= \<const0>\;
  LOCKSTEP_Out(3317) <= \<const0>\;
  LOCKSTEP_Out(3318) <= \<const0>\;
  LOCKSTEP_Out(3319) <= \<const0>\;
  LOCKSTEP_Out(3320) <= \<const0>\;
  LOCKSTEP_Out(3321) <= \<const0>\;
  LOCKSTEP_Out(3322) <= \<const0>\;
  LOCKSTEP_Out(3323) <= \<const0>\;
  LOCKSTEP_Out(3324) <= \<const0>\;
  LOCKSTEP_Out(3325) <= \<const0>\;
  LOCKSTEP_Out(3326) <= \<const0>\;
  LOCKSTEP_Out(3327) <= \<const0>\;
  LOCKSTEP_Out(3328) <= \<const0>\;
  LOCKSTEP_Out(3329) <= \<const0>\;
  LOCKSTEP_Out(3330) <= \<const0>\;
  LOCKSTEP_Out(3331) <= \<const0>\;
  LOCKSTEP_Out(3332) <= \<const0>\;
  LOCKSTEP_Out(3333) <= \<const0>\;
  LOCKSTEP_Out(3334) <= \<const0>\;
  LOCKSTEP_Out(3335) <= \<const0>\;
  LOCKSTEP_Out(3336) <= \<const0>\;
  LOCKSTEP_Out(3337) <= \<const0>\;
  LOCKSTEP_Out(3338) <= \<const0>\;
  LOCKSTEP_Out(3339) <= \<const0>\;
  LOCKSTEP_Out(3340) <= \<const0>\;
  LOCKSTEP_Out(3341) <= \<const0>\;
  LOCKSTEP_Out(3342) <= \<const0>\;
  LOCKSTEP_Out(3343) <= \<const0>\;
  LOCKSTEP_Out(3344) <= \<const0>\;
  LOCKSTEP_Out(3345) <= \<const0>\;
  LOCKSTEP_Out(3346) <= \<const0>\;
  LOCKSTEP_Out(3347) <= \<const0>\;
  LOCKSTEP_Out(3348) <= \<const0>\;
  LOCKSTEP_Out(3349) <= \<const0>\;
  LOCKSTEP_Out(3350) <= \<const0>\;
  LOCKSTEP_Out(3351) <= \<const0>\;
  LOCKSTEP_Out(3352) <= \<const0>\;
  LOCKSTEP_Out(3353) <= \<const0>\;
  LOCKSTEP_Out(3354) <= \<const0>\;
  LOCKSTEP_Out(3355) <= \<const0>\;
  LOCKSTEP_Out(3356) <= \<const0>\;
  LOCKSTEP_Out(3357) <= \<const0>\;
  LOCKSTEP_Out(3358) <= \<const0>\;
  LOCKSTEP_Out(3359) <= \<const0>\;
  LOCKSTEP_Out(3360) <= \<const0>\;
  LOCKSTEP_Out(3361) <= \<const0>\;
  LOCKSTEP_Out(3362) <= \<const0>\;
  LOCKSTEP_Out(3363) <= \<const0>\;
  LOCKSTEP_Out(3364) <= \<const0>\;
  LOCKSTEP_Out(3365) <= \<const0>\;
  LOCKSTEP_Out(3366) <= \<const0>\;
  LOCKSTEP_Out(3367) <= \<const0>\;
  LOCKSTEP_Out(3368) <= \<const0>\;
  LOCKSTEP_Out(3369) <= \<const0>\;
  LOCKSTEP_Out(3370) <= \<const0>\;
  LOCKSTEP_Out(3371) <= \<const0>\;
  LOCKSTEP_Out(3372) <= \<const0>\;
  LOCKSTEP_Out(3373) <= \<const0>\;
  LOCKSTEP_Out(3374) <= \<const0>\;
  LOCKSTEP_Out(3375) <= \<const0>\;
  LOCKSTEP_Out(3376) <= \<const0>\;
  LOCKSTEP_Out(3377) <= \<const0>\;
  LOCKSTEP_Out(3378) <= \<const0>\;
  LOCKSTEP_Out(3379) <= \<const0>\;
  LOCKSTEP_Out(3380) <= \<const0>\;
  LOCKSTEP_Out(3381) <= \<const0>\;
  LOCKSTEP_Out(3382) <= \<const0>\;
  LOCKSTEP_Out(3383) <= \<const0>\;
  LOCKSTEP_Out(3384) <= \<const0>\;
  LOCKSTEP_Out(3385) <= \<const0>\;
  LOCKSTEP_Out(3386) <= \<const0>\;
  LOCKSTEP_Out(3387) <= \<const0>\;
  LOCKSTEP_Out(3388) <= \<const0>\;
  LOCKSTEP_Out(3389) <= \<const0>\;
  LOCKSTEP_Out(3390) <= \<const0>\;
  LOCKSTEP_Out(3391) <= \<const0>\;
  LOCKSTEP_Out(3392) <= \<const0>\;
  LOCKSTEP_Out(3393) <= \<const0>\;
  LOCKSTEP_Out(3394) <= \<const0>\;
  LOCKSTEP_Out(3395) <= \<const0>\;
  LOCKSTEP_Out(3396) <= \<const0>\;
  LOCKSTEP_Out(3397) <= \<const0>\;
  LOCKSTEP_Out(3398) <= \<const0>\;
  LOCKSTEP_Out(3399) <= \<const0>\;
  LOCKSTEP_Out(3400) <= \<const0>\;
  LOCKSTEP_Out(3401) <= \<const0>\;
  LOCKSTEP_Out(3402) <= \<const0>\;
  LOCKSTEP_Out(3403) <= \<const0>\;
  LOCKSTEP_Out(3404) <= \<const0>\;
  LOCKSTEP_Out(3405) <= \<const0>\;
  LOCKSTEP_Out(3406) <= \<const0>\;
  LOCKSTEP_Out(3407) <= \<const0>\;
  LOCKSTEP_Out(3408) <= \<const0>\;
  LOCKSTEP_Out(3409) <= \<const0>\;
  LOCKSTEP_Out(3410) <= \<const0>\;
  LOCKSTEP_Out(3411) <= \<const0>\;
  LOCKSTEP_Out(3412) <= \<const0>\;
  LOCKSTEP_Out(3413) <= \<const0>\;
  LOCKSTEP_Out(3414) <= \<const0>\;
  LOCKSTEP_Out(3415) <= \<const0>\;
  LOCKSTEP_Out(3416) <= \<const0>\;
  LOCKSTEP_Out(3417) <= \<const0>\;
  LOCKSTEP_Out(3418) <= \<const0>\;
  LOCKSTEP_Out(3419) <= \<const0>\;
  LOCKSTEP_Out(3420) <= \<const0>\;
  LOCKSTEP_Out(3421) <= \<const0>\;
  LOCKSTEP_Out(3422) <= \<const0>\;
  LOCKSTEP_Out(3423) <= \<const0>\;
  LOCKSTEP_Out(3424) <= \<const0>\;
  LOCKSTEP_Out(3425) <= \<const0>\;
  LOCKSTEP_Out(3426) <= \<const0>\;
  LOCKSTEP_Out(3427) <= \<const0>\;
  LOCKSTEP_Out(3428) <= \<const0>\;
  LOCKSTEP_Out(3429) <= \<const0>\;
  LOCKSTEP_Out(3430) <= \<const0>\;
  LOCKSTEP_Out(3431) <= \<const0>\;
  LOCKSTEP_Out(3432) <= \<const0>\;
  LOCKSTEP_Out(3433) <= \<const0>\;
  LOCKSTEP_Out(3434) <= \<const0>\;
  LOCKSTEP_Out(3435) <= \<const0>\;
  LOCKSTEP_Out(3436) <= \<const0>\;
  LOCKSTEP_Out(3437) <= \<const0>\;
  LOCKSTEP_Out(3438) <= \<const0>\;
  LOCKSTEP_Out(3439) <= \<const0>\;
  LOCKSTEP_Out(3440) <= \<const0>\;
  LOCKSTEP_Out(3441) <= \<const0>\;
  LOCKSTEP_Out(3442) <= \<const0>\;
  LOCKSTEP_Out(3443) <= \<const0>\;
  LOCKSTEP_Out(3444) <= \<const0>\;
  LOCKSTEP_Out(3445) <= \<const0>\;
  LOCKSTEP_Out(3446) <= \<const0>\;
  LOCKSTEP_Out(3447) <= \<const0>\;
  LOCKSTEP_Out(3448) <= \<const0>\;
  LOCKSTEP_Out(3449) <= \<const0>\;
  LOCKSTEP_Out(3450) <= \<const0>\;
  LOCKSTEP_Out(3451) <= \<const0>\;
  LOCKSTEP_Out(3452) <= \<const0>\;
  LOCKSTEP_Out(3453) <= \<const0>\;
  LOCKSTEP_Out(3454) <= \<const0>\;
  LOCKSTEP_Out(3455) <= \<const0>\;
  LOCKSTEP_Out(3456) <= \<const0>\;
  LOCKSTEP_Out(3457) <= \<const0>\;
  LOCKSTEP_Out(3458) <= \<const0>\;
  LOCKSTEP_Out(3459) <= \<const0>\;
  LOCKSTEP_Out(3460) <= \<const0>\;
  LOCKSTEP_Out(3461) <= \<const0>\;
  LOCKSTEP_Out(3462) <= \<const0>\;
  LOCKSTEP_Out(3463) <= \<const0>\;
  LOCKSTEP_Out(3464) <= \<const0>\;
  LOCKSTEP_Out(3465) <= \<const0>\;
  LOCKSTEP_Out(3466) <= \<const0>\;
  LOCKSTEP_Out(3467) <= \<const0>\;
  LOCKSTEP_Out(3468) <= \<const0>\;
  LOCKSTEP_Out(3469) <= \<const0>\;
  LOCKSTEP_Out(3470) <= \<const0>\;
  LOCKSTEP_Out(3471) <= \<const0>\;
  LOCKSTEP_Out(3472) <= \<const0>\;
  LOCKSTEP_Out(3473) <= \<const0>\;
  LOCKSTEP_Out(3474) <= \<const0>\;
  LOCKSTEP_Out(3475) <= \<const0>\;
  LOCKSTEP_Out(3476) <= \<const0>\;
  LOCKSTEP_Out(3477) <= \<const0>\;
  LOCKSTEP_Out(3478) <= \<const0>\;
  LOCKSTEP_Out(3479) <= \<const0>\;
  LOCKSTEP_Out(3480) <= \<const0>\;
  LOCKSTEP_Out(3481) <= \<const0>\;
  LOCKSTEP_Out(3482) <= \<const0>\;
  LOCKSTEP_Out(3483) <= \<const0>\;
  LOCKSTEP_Out(3484) <= \<const0>\;
  LOCKSTEP_Out(3485) <= \<const0>\;
  LOCKSTEP_Out(3486) <= \<const0>\;
  LOCKSTEP_Out(3487) <= \<const0>\;
  LOCKSTEP_Out(3488) <= \<const0>\;
  LOCKSTEP_Out(3489) <= \<const0>\;
  LOCKSTEP_Out(3490) <= \<const0>\;
  LOCKSTEP_Out(3491) <= \<const0>\;
  LOCKSTEP_Out(3492) <= \<const0>\;
  LOCKSTEP_Out(3493) <= \<const0>\;
  LOCKSTEP_Out(3494) <= \<const0>\;
  LOCKSTEP_Out(3495) <= \<const0>\;
  LOCKSTEP_Out(3496) <= \<const0>\;
  LOCKSTEP_Out(3497) <= \<const0>\;
  LOCKSTEP_Out(3498) <= \<const0>\;
  LOCKSTEP_Out(3499) <= \<const0>\;
  LOCKSTEP_Out(3500) <= \<const0>\;
  LOCKSTEP_Out(3501) <= \<const0>\;
  LOCKSTEP_Out(3502) <= \<const0>\;
  LOCKSTEP_Out(3503) <= \<const0>\;
  LOCKSTEP_Out(3504) <= \<const0>\;
  LOCKSTEP_Out(3505) <= \<const0>\;
  LOCKSTEP_Out(3506) <= \<const0>\;
  LOCKSTEP_Out(3507) <= \<const0>\;
  LOCKSTEP_Out(3508) <= \<const0>\;
  LOCKSTEP_Out(3509) <= \<const0>\;
  LOCKSTEP_Out(3510) <= \<const0>\;
  LOCKSTEP_Out(3511) <= \<const0>\;
  LOCKSTEP_Out(3512) <= \<const0>\;
  LOCKSTEP_Out(3513) <= \<const0>\;
  LOCKSTEP_Out(3514) <= \<const0>\;
  LOCKSTEP_Out(3515) <= \<const0>\;
  LOCKSTEP_Out(3516) <= \<const0>\;
  LOCKSTEP_Out(3517) <= \<const0>\;
  LOCKSTEP_Out(3518) <= \<const0>\;
  LOCKSTEP_Out(3519) <= \<const0>\;
  LOCKSTEP_Out(3520) <= \<const0>\;
  LOCKSTEP_Out(3521) <= \<const0>\;
  LOCKSTEP_Out(3522) <= \<const0>\;
  LOCKSTEP_Out(3523) <= \<const0>\;
  LOCKSTEP_Out(3524) <= \<const0>\;
  LOCKSTEP_Out(3525) <= \<const0>\;
  LOCKSTEP_Out(3526) <= \<const0>\;
  LOCKSTEP_Out(3527) <= \<const0>\;
  LOCKSTEP_Out(3528) <= \<const0>\;
  LOCKSTEP_Out(3529) <= \<const0>\;
  LOCKSTEP_Out(3530) <= \<const0>\;
  LOCKSTEP_Out(3531) <= \<const0>\;
  LOCKSTEP_Out(3532) <= \<const0>\;
  LOCKSTEP_Out(3533) <= \<const0>\;
  LOCKSTEP_Out(3534) <= \<const0>\;
  LOCKSTEP_Out(3535) <= \<const0>\;
  LOCKSTEP_Out(3536) <= \<const0>\;
  LOCKSTEP_Out(3537) <= \<const0>\;
  LOCKSTEP_Out(3538) <= \<const0>\;
  LOCKSTEP_Out(3539) <= \<const0>\;
  LOCKSTEP_Out(3540) <= \<const0>\;
  LOCKSTEP_Out(3541) <= \<const0>\;
  LOCKSTEP_Out(3542) <= \<const0>\;
  LOCKSTEP_Out(3543) <= \<const0>\;
  LOCKSTEP_Out(3544) <= \<const0>\;
  LOCKSTEP_Out(3545) <= \<const0>\;
  LOCKSTEP_Out(3546) <= \<const0>\;
  LOCKSTEP_Out(3547) <= \<const0>\;
  LOCKSTEP_Out(3548) <= \<const0>\;
  LOCKSTEP_Out(3549) <= \<const0>\;
  LOCKSTEP_Out(3550) <= \<const0>\;
  LOCKSTEP_Out(3551) <= \<const0>\;
  LOCKSTEP_Out(3552) <= \<const0>\;
  LOCKSTEP_Out(3553) <= \<const0>\;
  LOCKSTEP_Out(3554) <= \<const0>\;
  LOCKSTEP_Out(3555) <= \<const0>\;
  LOCKSTEP_Out(3556) <= \<const0>\;
  LOCKSTEP_Out(3557) <= \<const0>\;
  LOCKSTEP_Out(3558) <= \<const0>\;
  LOCKSTEP_Out(3559) <= \<const0>\;
  LOCKSTEP_Out(3560) <= \<const0>\;
  LOCKSTEP_Out(3561) <= \<const0>\;
  LOCKSTEP_Out(3562) <= \<const0>\;
  LOCKSTEP_Out(3563) <= \<const0>\;
  LOCKSTEP_Out(3564) <= \<const0>\;
  LOCKSTEP_Out(3565) <= \<const0>\;
  LOCKSTEP_Out(3566) <= \<const0>\;
  LOCKSTEP_Out(3567) <= \<const0>\;
  LOCKSTEP_Out(3568) <= \<const0>\;
  LOCKSTEP_Out(3569) <= \<const0>\;
  LOCKSTEP_Out(3570) <= \<const0>\;
  LOCKSTEP_Out(3571) <= \<const0>\;
  LOCKSTEP_Out(3572) <= \<const0>\;
  LOCKSTEP_Out(3573) <= \<const0>\;
  LOCKSTEP_Out(3574) <= \<const0>\;
  LOCKSTEP_Out(3575) <= \<const0>\;
  LOCKSTEP_Out(3576) <= \<const0>\;
  LOCKSTEP_Out(3577) <= \<const0>\;
  LOCKSTEP_Out(3578) <= \<const0>\;
  LOCKSTEP_Out(3579) <= \<const0>\;
  LOCKSTEP_Out(3580) <= \<const0>\;
  LOCKSTEP_Out(3581) <= \<const0>\;
  LOCKSTEP_Out(3582) <= \<const0>\;
  LOCKSTEP_Out(3583) <= \<const0>\;
  LOCKSTEP_Out(3584) <= \<const0>\;
  LOCKSTEP_Out(3585) <= \<const0>\;
  LOCKSTEP_Out(3586) <= \<const0>\;
  LOCKSTEP_Out(3587) <= \<const0>\;
  LOCKSTEP_Out(3588) <= \<const0>\;
  LOCKSTEP_Out(3589) <= \<const0>\;
  LOCKSTEP_Out(3590) <= \<const0>\;
  LOCKSTEP_Out(3591) <= \<const0>\;
  LOCKSTEP_Out(3592) <= \<const0>\;
  LOCKSTEP_Out(3593) <= \<const0>\;
  LOCKSTEP_Out(3594) <= \<const0>\;
  LOCKSTEP_Out(3595) <= \<const0>\;
  LOCKSTEP_Out(3596) <= \<const0>\;
  LOCKSTEP_Out(3597) <= \<const0>\;
  LOCKSTEP_Out(3598) <= \<const0>\;
  LOCKSTEP_Out(3599) <= \<const0>\;
  LOCKSTEP_Out(3600) <= \<const0>\;
  LOCKSTEP_Out(3601) <= \<const0>\;
  LOCKSTEP_Out(3602) <= \<const0>\;
  LOCKSTEP_Out(3603) <= \<const0>\;
  LOCKSTEP_Out(3604) <= \<const0>\;
  LOCKSTEP_Out(3605) <= \<const0>\;
  LOCKSTEP_Out(3606) <= \<const0>\;
  LOCKSTEP_Out(3607) <= \<const0>\;
  LOCKSTEP_Out(3608) <= \<const0>\;
  LOCKSTEP_Out(3609) <= \<const0>\;
  LOCKSTEP_Out(3610) <= \<const0>\;
  LOCKSTEP_Out(3611) <= \<const0>\;
  LOCKSTEP_Out(3612) <= \<const0>\;
  LOCKSTEP_Out(3613) <= \<const0>\;
  LOCKSTEP_Out(3614) <= \<const0>\;
  LOCKSTEP_Out(3615) <= \<const0>\;
  LOCKSTEP_Out(3616) <= \<const0>\;
  LOCKSTEP_Out(3617) <= \<const0>\;
  LOCKSTEP_Out(3618) <= \<const0>\;
  LOCKSTEP_Out(3619) <= \<const0>\;
  LOCKSTEP_Out(3620) <= \<const0>\;
  LOCKSTEP_Out(3621) <= \<const0>\;
  LOCKSTEP_Out(3622) <= \<const0>\;
  LOCKSTEP_Out(3623) <= \<const0>\;
  LOCKSTEP_Out(3624) <= \<const0>\;
  LOCKSTEP_Out(3625) <= \<const0>\;
  LOCKSTEP_Out(3626) <= \<const0>\;
  LOCKSTEP_Out(3627) <= \<const0>\;
  LOCKSTEP_Out(3628) <= \<const0>\;
  LOCKSTEP_Out(3629) <= \<const0>\;
  LOCKSTEP_Out(3630) <= \<const0>\;
  LOCKSTEP_Out(3631) <= \<const0>\;
  LOCKSTEP_Out(3632) <= \<const0>\;
  LOCKSTEP_Out(3633) <= \<const0>\;
  LOCKSTEP_Out(3634) <= \<const0>\;
  LOCKSTEP_Out(3635) <= \<const0>\;
  LOCKSTEP_Out(3636) <= \<const0>\;
  LOCKSTEP_Out(3637) <= \<const0>\;
  LOCKSTEP_Out(3638) <= \<const0>\;
  LOCKSTEP_Out(3639) <= \<const0>\;
  LOCKSTEP_Out(3640) <= \<const0>\;
  LOCKSTEP_Out(3641) <= \<const0>\;
  LOCKSTEP_Out(3642) <= \<const0>\;
  LOCKSTEP_Out(3643) <= \<const0>\;
  LOCKSTEP_Out(3644) <= \<const0>\;
  LOCKSTEP_Out(3645) <= \<const0>\;
  LOCKSTEP_Out(3646) <= \<const0>\;
  LOCKSTEP_Out(3647) <= \<const0>\;
  LOCKSTEP_Out(3648) <= \<const0>\;
  LOCKSTEP_Out(3649) <= \<const0>\;
  LOCKSTEP_Out(3650) <= \<const0>\;
  LOCKSTEP_Out(3651) <= \<const0>\;
  LOCKSTEP_Out(3652) <= \<const0>\;
  LOCKSTEP_Out(3653) <= \<const0>\;
  LOCKSTEP_Out(3654) <= \<const0>\;
  LOCKSTEP_Out(3655) <= \<const0>\;
  LOCKSTEP_Out(3656) <= \<const0>\;
  LOCKSTEP_Out(3657) <= \<const0>\;
  LOCKSTEP_Out(3658) <= \<const0>\;
  LOCKSTEP_Out(3659) <= \<const0>\;
  LOCKSTEP_Out(3660) <= \<const0>\;
  LOCKSTEP_Out(3661) <= \<const0>\;
  LOCKSTEP_Out(3662) <= \<const0>\;
  LOCKSTEP_Out(3663) <= \<const0>\;
  LOCKSTEP_Out(3664) <= \<const0>\;
  LOCKSTEP_Out(3665) <= \<const0>\;
  LOCKSTEP_Out(3666) <= \<const0>\;
  LOCKSTEP_Out(3667) <= \<const0>\;
  LOCKSTEP_Out(3668) <= \<const0>\;
  LOCKSTEP_Out(3669) <= \<const0>\;
  LOCKSTEP_Out(3670) <= \<const0>\;
  LOCKSTEP_Out(3671) <= \<const0>\;
  LOCKSTEP_Out(3672) <= \<const0>\;
  LOCKSTEP_Out(3673) <= \<const0>\;
  LOCKSTEP_Out(3674) <= \<const0>\;
  LOCKSTEP_Out(3675) <= \<const0>\;
  LOCKSTEP_Out(3676) <= \<const0>\;
  LOCKSTEP_Out(3677) <= \<const0>\;
  LOCKSTEP_Out(3678) <= \<const0>\;
  LOCKSTEP_Out(3679) <= \<const0>\;
  LOCKSTEP_Out(3680) <= \<const0>\;
  LOCKSTEP_Out(3681) <= \<const0>\;
  LOCKSTEP_Out(3682) <= \<const0>\;
  LOCKSTEP_Out(3683) <= \<const0>\;
  LOCKSTEP_Out(3684) <= \<const0>\;
  LOCKSTEP_Out(3685) <= \<const0>\;
  LOCKSTEP_Out(3686) <= \<const0>\;
  LOCKSTEP_Out(3687) <= \<const0>\;
  LOCKSTEP_Out(3688) <= \<const0>\;
  LOCKSTEP_Out(3689) <= \<const0>\;
  LOCKSTEP_Out(3690) <= \<const0>\;
  LOCKSTEP_Out(3691) <= \<const0>\;
  LOCKSTEP_Out(3692) <= \<const0>\;
  LOCKSTEP_Out(3693) <= \<const0>\;
  LOCKSTEP_Out(3694) <= \<const0>\;
  LOCKSTEP_Out(3695) <= \<const0>\;
  LOCKSTEP_Out(3696) <= \<const0>\;
  LOCKSTEP_Out(3697) <= \<const0>\;
  LOCKSTEP_Out(3698) <= \<const0>\;
  LOCKSTEP_Out(3699) <= \<const0>\;
  LOCKSTEP_Out(3700) <= \<const0>\;
  LOCKSTEP_Out(3701) <= \<const0>\;
  LOCKSTEP_Out(3702) <= \<const0>\;
  LOCKSTEP_Out(3703) <= \<const0>\;
  LOCKSTEP_Out(3704) <= \<const0>\;
  LOCKSTEP_Out(3705) <= \<const0>\;
  LOCKSTEP_Out(3706) <= \<const0>\;
  LOCKSTEP_Out(3707) <= \<const0>\;
  LOCKSTEP_Out(3708) <= \<const0>\;
  LOCKSTEP_Out(3709) <= \<const0>\;
  LOCKSTEP_Out(3710) <= \<const0>\;
  LOCKSTEP_Out(3711) <= \<const0>\;
  LOCKSTEP_Out(3712) <= \<const0>\;
  LOCKSTEP_Out(3713) <= \<const0>\;
  LOCKSTEP_Out(3714) <= \<const0>\;
  LOCKSTEP_Out(3715) <= \<const0>\;
  LOCKSTEP_Out(3716) <= \<const0>\;
  LOCKSTEP_Out(3717) <= \<const0>\;
  LOCKSTEP_Out(3718) <= \<const0>\;
  LOCKSTEP_Out(3719) <= \<const0>\;
  LOCKSTEP_Out(3720) <= \<const0>\;
  LOCKSTEP_Out(3721) <= \<const0>\;
  LOCKSTEP_Out(3722) <= \<const0>\;
  LOCKSTEP_Out(3723) <= \<const0>\;
  LOCKSTEP_Out(3724) <= \<const0>\;
  LOCKSTEP_Out(3725) <= \<const0>\;
  LOCKSTEP_Out(3726) <= \<const0>\;
  LOCKSTEP_Out(3727) <= \<const0>\;
  LOCKSTEP_Out(3728) <= \<const0>\;
  LOCKSTEP_Out(3729) <= \<const0>\;
  LOCKSTEP_Out(3730) <= \<const0>\;
  LOCKSTEP_Out(3731) <= \<const0>\;
  LOCKSTEP_Out(3732) <= \<const0>\;
  LOCKSTEP_Out(3733) <= \<const0>\;
  LOCKSTEP_Out(3734) <= \<const0>\;
  LOCKSTEP_Out(3735) <= \<const0>\;
  LOCKSTEP_Out(3736) <= \<const0>\;
  LOCKSTEP_Out(3737) <= \<const0>\;
  LOCKSTEP_Out(3738) <= \<const0>\;
  LOCKSTEP_Out(3739) <= \<const0>\;
  LOCKSTEP_Out(3740) <= \<const0>\;
  LOCKSTEP_Out(3741) <= \<const0>\;
  LOCKSTEP_Out(3742) <= \<const0>\;
  LOCKSTEP_Out(3743) <= \<const0>\;
  LOCKSTEP_Out(3744) <= \<const0>\;
  LOCKSTEP_Out(3745) <= \<const0>\;
  LOCKSTEP_Out(3746) <= \<const0>\;
  LOCKSTEP_Out(3747) <= \<const0>\;
  LOCKSTEP_Out(3748) <= \<const0>\;
  LOCKSTEP_Out(3749) <= \<const0>\;
  LOCKSTEP_Out(3750) <= \<const0>\;
  LOCKSTEP_Out(3751) <= \<const0>\;
  LOCKSTEP_Out(3752) <= \<const0>\;
  LOCKSTEP_Out(3753) <= \<const0>\;
  LOCKSTEP_Out(3754) <= \<const0>\;
  LOCKSTEP_Out(3755) <= \<const0>\;
  LOCKSTEP_Out(3756) <= \<const0>\;
  LOCKSTEP_Out(3757) <= \<const0>\;
  LOCKSTEP_Out(3758) <= \<const0>\;
  LOCKSTEP_Out(3759) <= \<const0>\;
  LOCKSTEP_Out(3760) <= \<const0>\;
  LOCKSTEP_Out(3761) <= \<const0>\;
  LOCKSTEP_Out(3762) <= \<const0>\;
  LOCKSTEP_Out(3763) <= \<const0>\;
  LOCKSTEP_Out(3764) <= \<const0>\;
  LOCKSTEP_Out(3765) <= \<const0>\;
  LOCKSTEP_Out(3766) <= \<const0>\;
  LOCKSTEP_Out(3767) <= \<const0>\;
  LOCKSTEP_Out(3768) <= \<const0>\;
  LOCKSTEP_Out(3769) <= \<const0>\;
  LOCKSTEP_Out(3770) <= \<const0>\;
  LOCKSTEP_Out(3771) <= \<const0>\;
  LOCKSTEP_Out(3772) <= \<const0>\;
  LOCKSTEP_Out(3773) <= \<const0>\;
  LOCKSTEP_Out(3774) <= \<const0>\;
  LOCKSTEP_Out(3775) <= \<const0>\;
  LOCKSTEP_Out(3776) <= \<const0>\;
  LOCKSTEP_Out(3777) <= \<const0>\;
  LOCKSTEP_Out(3778) <= \<const0>\;
  LOCKSTEP_Out(3779) <= \<const0>\;
  LOCKSTEP_Out(3780) <= \<const0>\;
  LOCKSTEP_Out(3781) <= \<const0>\;
  LOCKSTEP_Out(3782) <= \<const0>\;
  LOCKSTEP_Out(3783) <= \<const0>\;
  LOCKSTEP_Out(3784) <= \<const0>\;
  LOCKSTEP_Out(3785) <= \<const0>\;
  LOCKSTEP_Out(3786) <= \<const0>\;
  LOCKSTEP_Out(3787) <= \<const0>\;
  LOCKSTEP_Out(3788) <= \<const0>\;
  LOCKSTEP_Out(3789) <= \<const0>\;
  LOCKSTEP_Out(3790) <= \<const0>\;
  LOCKSTEP_Out(3791) <= \<const0>\;
  LOCKSTEP_Out(3792) <= \<const0>\;
  LOCKSTEP_Out(3793) <= \<const0>\;
  LOCKSTEP_Out(3794) <= \<const0>\;
  LOCKSTEP_Out(3795) <= \<const0>\;
  LOCKSTEP_Out(3796) <= \<const0>\;
  LOCKSTEP_Out(3797) <= \<const0>\;
  LOCKSTEP_Out(3798) <= \<const0>\;
  LOCKSTEP_Out(3799) <= \<const0>\;
  LOCKSTEP_Out(3800) <= \<const0>\;
  LOCKSTEP_Out(3801) <= \<const0>\;
  LOCKSTEP_Out(3802) <= \<const0>\;
  LOCKSTEP_Out(3803) <= \<const0>\;
  LOCKSTEP_Out(3804) <= \<const0>\;
  LOCKSTEP_Out(3805) <= \<const0>\;
  LOCKSTEP_Out(3806) <= \<const0>\;
  LOCKSTEP_Out(3807) <= \<const0>\;
  LOCKSTEP_Out(3808) <= \<const0>\;
  LOCKSTEP_Out(3809) <= \<const0>\;
  LOCKSTEP_Out(3810) <= \<const0>\;
  LOCKSTEP_Out(3811) <= \<const0>\;
  LOCKSTEP_Out(3812) <= \<const0>\;
  LOCKSTEP_Out(3813) <= \<const0>\;
  LOCKSTEP_Out(3814) <= \<const0>\;
  LOCKSTEP_Out(3815) <= \<const0>\;
  LOCKSTEP_Out(3816) <= \<const0>\;
  LOCKSTEP_Out(3817) <= \<const0>\;
  LOCKSTEP_Out(3818) <= \<const0>\;
  LOCKSTEP_Out(3819) <= \<const0>\;
  LOCKSTEP_Out(3820) <= \<const0>\;
  LOCKSTEP_Out(3821) <= \<const0>\;
  LOCKSTEP_Out(3822) <= \<const0>\;
  LOCKSTEP_Out(3823) <= \<const0>\;
  LOCKSTEP_Out(3824) <= \<const0>\;
  LOCKSTEP_Out(3825) <= \<const0>\;
  LOCKSTEP_Out(3826) <= \<const0>\;
  LOCKSTEP_Out(3827) <= \<const0>\;
  LOCKSTEP_Out(3828) <= \<const0>\;
  LOCKSTEP_Out(3829) <= \<const0>\;
  LOCKSTEP_Out(3830) <= \<const0>\;
  LOCKSTEP_Out(3831) <= \<const0>\;
  LOCKSTEP_Out(3832) <= \<const0>\;
  LOCKSTEP_Out(3833) <= \<const0>\;
  LOCKSTEP_Out(3834) <= \<const0>\;
  LOCKSTEP_Out(3835) <= \<const0>\;
  LOCKSTEP_Out(3836) <= \<const0>\;
  LOCKSTEP_Out(3837) <= \<const0>\;
  LOCKSTEP_Out(3838) <= \<const0>\;
  LOCKSTEP_Out(3839) <= \<const0>\;
  LOCKSTEP_Out(3840) <= \<const0>\;
  LOCKSTEP_Out(3841) <= \<const0>\;
  LOCKSTEP_Out(3842) <= \<const0>\;
  LOCKSTEP_Out(3843) <= \<const0>\;
  LOCKSTEP_Out(3844) <= \<const0>\;
  LOCKSTEP_Out(3845) <= \<const0>\;
  LOCKSTEP_Out(3846) <= \<const0>\;
  LOCKSTEP_Out(3847) <= \<const0>\;
  LOCKSTEP_Out(3848) <= \<const0>\;
  LOCKSTEP_Out(3849) <= \<const0>\;
  LOCKSTEP_Out(3850) <= \<const0>\;
  LOCKSTEP_Out(3851) <= \<const0>\;
  LOCKSTEP_Out(3852) <= \<const0>\;
  LOCKSTEP_Out(3853) <= \<const0>\;
  LOCKSTEP_Out(3854) <= \<const0>\;
  LOCKSTEP_Out(3855) <= \<const0>\;
  LOCKSTEP_Out(3856) <= \<const0>\;
  LOCKSTEP_Out(3857) <= \<const0>\;
  LOCKSTEP_Out(3858) <= \<const0>\;
  LOCKSTEP_Out(3859) <= \<const0>\;
  LOCKSTEP_Out(3860) <= \<const0>\;
  LOCKSTEP_Out(3861) <= \<const0>\;
  LOCKSTEP_Out(3862) <= \<const0>\;
  LOCKSTEP_Out(3863) <= \<const0>\;
  LOCKSTEP_Out(3864) <= \<const0>\;
  LOCKSTEP_Out(3865) <= \<const0>\;
  LOCKSTEP_Out(3866) <= \<const0>\;
  LOCKSTEP_Out(3867) <= \<const0>\;
  LOCKSTEP_Out(3868) <= \<const0>\;
  LOCKSTEP_Out(3869) <= \<const0>\;
  LOCKSTEP_Out(3870) <= \<const0>\;
  LOCKSTEP_Out(3871) <= \<const0>\;
  LOCKSTEP_Out(3872) <= \<const0>\;
  LOCKSTEP_Out(3873) <= \<const0>\;
  LOCKSTEP_Out(3874) <= \<const0>\;
  LOCKSTEP_Out(3875) <= \<const0>\;
  LOCKSTEP_Out(3876) <= \<const0>\;
  LOCKSTEP_Out(3877) <= \<const0>\;
  LOCKSTEP_Out(3878) <= \<const0>\;
  LOCKSTEP_Out(3879) <= \<const0>\;
  LOCKSTEP_Out(3880) <= \<const0>\;
  LOCKSTEP_Out(3881) <= \<const0>\;
  LOCKSTEP_Out(3882) <= \<const0>\;
  LOCKSTEP_Out(3883) <= \<const0>\;
  LOCKSTEP_Out(3884) <= \<const0>\;
  LOCKSTEP_Out(3885) <= \<const0>\;
  LOCKSTEP_Out(3886) <= \<const0>\;
  LOCKSTEP_Out(3887) <= \<const0>\;
  LOCKSTEP_Out(3888) <= \<const0>\;
  LOCKSTEP_Out(3889) <= \<const0>\;
  LOCKSTEP_Out(3890) <= \<const0>\;
  LOCKSTEP_Out(3891) <= \<const0>\;
  LOCKSTEP_Out(3892) <= \<const0>\;
  LOCKSTEP_Out(3893) <= \<const0>\;
  LOCKSTEP_Out(3894) <= \<const0>\;
  LOCKSTEP_Out(3895) <= \<const0>\;
  LOCKSTEP_Out(3896) <= \<const0>\;
  LOCKSTEP_Out(3897) <= \<const0>\;
  LOCKSTEP_Out(3898) <= \<const0>\;
  LOCKSTEP_Out(3899) <= \<const0>\;
  LOCKSTEP_Out(3900) <= \<const0>\;
  LOCKSTEP_Out(3901) <= \<const0>\;
  LOCKSTEP_Out(3902) <= \<const0>\;
  LOCKSTEP_Out(3903) <= \<const0>\;
  LOCKSTEP_Out(3904) <= \<const0>\;
  LOCKSTEP_Out(3905) <= \<const0>\;
  LOCKSTEP_Out(3906) <= \<const0>\;
  LOCKSTEP_Out(3907) <= \<const0>\;
  LOCKSTEP_Out(3908) <= \<const0>\;
  LOCKSTEP_Out(3909) <= \<const0>\;
  LOCKSTEP_Out(3910) <= \<const0>\;
  LOCKSTEP_Out(3911) <= \<const0>\;
  LOCKSTEP_Out(3912) <= \<const0>\;
  LOCKSTEP_Out(3913) <= \<const0>\;
  LOCKSTEP_Out(3914) <= \<const0>\;
  LOCKSTEP_Out(3915) <= \<const0>\;
  LOCKSTEP_Out(3916) <= \<const0>\;
  LOCKSTEP_Out(3917) <= \<const0>\;
  LOCKSTEP_Out(3918) <= \<const0>\;
  LOCKSTEP_Out(3919) <= \<const0>\;
  LOCKSTEP_Out(3920) <= \<const0>\;
  LOCKSTEP_Out(3921) <= \<const0>\;
  LOCKSTEP_Out(3922) <= \<const0>\;
  LOCKSTEP_Out(3923) <= \<const0>\;
  LOCKSTEP_Out(3924) <= \<const0>\;
  LOCKSTEP_Out(3925) <= \<const0>\;
  LOCKSTEP_Out(3926) <= \<const0>\;
  LOCKSTEP_Out(3927) <= \<const0>\;
  LOCKSTEP_Out(3928) <= \<const0>\;
  LOCKSTEP_Out(3929) <= \<const0>\;
  LOCKSTEP_Out(3930) <= \<const0>\;
  LOCKSTEP_Out(3931) <= \<const0>\;
  LOCKSTEP_Out(3932) <= \<const0>\;
  LOCKSTEP_Out(3933) <= \<const0>\;
  LOCKSTEP_Out(3934) <= \<const0>\;
  LOCKSTEP_Out(3935) <= \<const0>\;
  LOCKSTEP_Out(3936) <= \<const0>\;
  LOCKSTEP_Out(3937) <= \<const0>\;
  LOCKSTEP_Out(3938) <= \<const0>\;
  LOCKSTEP_Out(3939) <= \<const0>\;
  LOCKSTEP_Out(3940) <= \<const0>\;
  LOCKSTEP_Out(3941) <= \<const0>\;
  LOCKSTEP_Out(3942) <= \<const0>\;
  LOCKSTEP_Out(3943) <= \<const0>\;
  LOCKSTEP_Out(3944) <= \<const0>\;
  LOCKSTEP_Out(3945) <= \<const0>\;
  LOCKSTEP_Out(3946) <= \<const0>\;
  LOCKSTEP_Out(3947) <= \<const0>\;
  LOCKSTEP_Out(3948) <= \<const0>\;
  LOCKSTEP_Out(3949) <= \<const0>\;
  LOCKSTEP_Out(3950) <= \<const0>\;
  LOCKSTEP_Out(3951) <= \<const0>\;
  LOCKSTEP_Out(3952) <= \<const0>\;
  LOCKSTEP_Out(3953) <= \<const0>\;
  LOCKSTEP_Out(3954) <= \<const0>\;
  LOCKSTEP_Out(3955) <= \<const0>\;
  LOCKSTEP_Out(3956) <= \<const0>\;
  LOCKSTEP_Out(3957) <= \<const0>\;
  LOCKSTEP_Out(3958) <= \<const0>\;
  LOCKSTEP_Out(3959) <= \<const0>\;
  LOCKSTEP_Out(3960) <= \<const0>\;
  LOCKSTEP_Out(3961) <= \<const0>\;
  LOCKSTEP_Out(3962) <= \<const0>\;
  LOCKSTEP_Out(3963) <= \<const0>\;
  LOCKSTEP_Out(3964) <= \<const0>\;
  LOCKSTEP_Out(3965) <= \<const0>\;
  LOCKSTEP_Out(3966) <= \<const0>\;
  LOCKSTEP_Out(3967) <= \<const0>\;
  LOCKSTEP_Out(3968) <= \<const0>\;
  LOCKSTEP_Out(3969) <= \<const0>\;
  LOCKSTEP_Out(3970) <= \<const0>\;
  LOCKSTEP_Out(3971) <= \<const0>\;
  LOCKSTEP_Out(3972) <= \<const0>\;
  LOCKSTEP_Out(3973) <= \<const0>\;
  LOCKSTEP_Out(3974) <= \<const0>\;
  LOCKSTEP_Out(3975) <= \<const0>\;
  LOCKSTEP_Out(3976) <= \<const0>\;
  LOCKSTEP_Out(3977) <= \<const0>\;
  LOCKSTEP_Out(3978) <= \<const0>\;
  LOCKSTEP_Out(3979) <= \<const0>\;
  LOCKSTEP_Out(3980) <= \<const0>\;
  LOCKSTEP_Out(3981) <= \<const0>\;
  LOCKSTEP_Out(3982) <= \<const0>\;
  LOCKSTEP_Out(3983) <= \<const0>\;
  LOCKSTEP_Out(3984) <= \<const0>\;
  LOCKSTEP_Out(3985) <= \<const0>\;
  LOCKSTEP_Out(3986) <= \<const0>\;
  LOCKSTEP_Out(3987) <= \<const0>\;
  LOCKSTEP_Out(3988) <= \<const0>\;
  LOCKSTEP_Out(3989) <= \<const0>\;
  LOCKSTEP_Out(3990) <= \<const0>\;
  LOCKSTEP_Out(3991) <= \<const0>\;
  LOCKSTEP_Out(3992) <= \<const0>\;
  LOCKSTEP_Out(3993) <= \<const0>\;
  LOCKSTEP_Out(3994) <= \<const0>\;
  LOCKSTEP_Out(3995) <= \<const0>\;
  LOCKSTEP_Out(3996) <= \<const0>\;
  LOCKSTEP_Out(3997) <= \<const0>\;
  LOCKSTEP_Out(3998) <= \<const0>\;
  LOCKSTEP_Out(3999) <= \<const0>\;
  LOCKSTEP_Out(4000) <= \<const0>\;
  LOCKSTEP_Out(4001) <= \<const0>\;
  LOCKSTEP_Out(4002) <= \<const0>\;
  LOCKSTEP_Out(4003) <= \<const0>\;
  LOCKSTEP_Out(4004) <= \<const0>\;
  LOCKSTEP_Out(4005) <= \<const0>\;
  LOCKSTEP_Out(4006) <= \<const0>\;
  LOCKSTEP_Out(4007) <= \<const0>\;
  LOCKSTEP_Out(4008) <= \<const0>\;
  LOCKSTEP_Out(4009) <= \<const0>\;
  LOCKSTEP_Out(4010) <= \<const0>\;
  LOCKSTEP_Out(4011) <= \<const0>\;
  LOCKSTEP_Out(4012) <= \<const0>\;
  LOCKSTEP_Out(4013) <= \<const0>\;
  LOCKSTEP_Out(4014) <= \<const0>\;
  LOCKSTEP_Out(4015) <= \<const0>\;
  LOCKSTEP_Out(4016) <= \<const0>\;
  LOCKSTEP_Out(4017) <= \<const0>\;
  LOCKSTEP_Out(4018) <= \<const0>\;
  LOCKSTEP_Out(4019) <= \<const0>\;
  LOCKSTEP_Out(4020) <= \<const0>\;
  LOCKSTEP_Out(4021) <= \<const0>\;
  LOCKSTEP_Out(4022) <= \<const0>\;
  LOCKSTEP_Out(4023) <= \<const0>\;
  LOCKSTEP_Out(4024) <= \<const0>\;
  LOCKSTEP_Out(4025) <= \<const0>\;
  LOCKSTEP_Out(4026) <= \<const0>\;
  LOCKSTEP_Out(4027) <= \<const0>\;
  LOCKSTEP_Out(4028) <= \<const0>\;
  LOCKSTEP_Out(4029) <= \<const0>\;
  LOCKSTEP_Out(4030) <= \<const0>\;
  LOCKSTEP_Out(4031) <= \<const0>\;
  LOCKSTEP_Out(4032) <= \<const0>\;
  LOCKSTEP_Out(4033) <= \<const0>\;
  LOCKSTEP_Out(4034) <= \<const0>\;
  LOCKSTEP_Out(4035) <= \<const0>\;
  LOCKSTEP_Out(4036) <= \<const0>\;
  LOCKSTEP_Out(4037) <= \<const0>\;
  LOCKSTEP_Out(4038) <= \<const0>\;
  LOCKSTEP_Out(4039) <= \<const0>\;
  LOCKSTEP_Out(4040) <= \<const0>\;
  LOCKSTEP_Out(4041) <= \<const0>\;
  LOCKSTEP_Out(4042) <= \<const0>\;
  LOCKSTEP_Out(4043) <= \<const0>\;
  LOCKSTEP_Out(4044) <= \<const0>\;
  LOCKSTEP_Out(4045) <= \<const0>\;
  LOCKSTEP_Out(4046) <= \<const0>\;
  LOCKSTEP_Out(4047) <= \<const0>\;
  LOCKSTEP_Out(4048) <= \<const0>\;
  LOCKSTEP_Out(4049) <= \<const0>\;
  LOCKSTEP_Out(4050) <= \<const0>\;
  LOCKSTEP_Out(4051) <= \<const0>\;
  LOCKSTEP_Out(4052) <= \<const0>\;
  LOCKSTEP_Out(4053) <= \<const0>\;
  LOCKSTEP_Out(4054) <= \<const0>\;
  LOCKSTEP_Out(4055) <= \<const0>\;
  LOCKSTEP_Out(4056) <= \<const0>\;
  LOCKSTEP_Out(4057) <= \<const0>\;
  LOCKSTEP_Out(4058) <= \<const0>\;
  LOCKSTEP_Out(4059) <= \<const0>\;
  LOCKSTEP_Out(4060) <= \<const0>\;
  LOCKSTEP_Out(4061) <= \<const0>\;
  LOCKSTEP_Out(4062) <= \<const0>\;
  LOCKSTEP_Out(4063) <= \<const0>\;
  LOCKSTEP_Out(4064) <= \<const0>\;
  LOCKSTEP_Out(4065) <= \<const0>\;
  LOCKSTEP_Out(4066) <= \<const0>\;
  LOCKSTEP_Out(4067) <= \<const0>\;
  LOCKSTEP_Out(4068) <= \<const0>\;
  LOCKSTEP_Out(4069) <= \<const0>\;
  LOCKSTEP_Out(4070) <= \<const0>\;
  LOCKSTEP_Out(4071) <= \<const0>\;
  LOCKSTEP_Out(4072) <= \<const0>\;
  LOCKSTEP_Out(4073) <= \<const0>\;
  LOCKSTEP_Out(4074) <= \<const0>\;
  LOCKSTEP_Out(4075) <= \<const0>\;
  LOCKSTEP_Out(4076) <= \<const0>\;
  LOCKSTEP_Out(4077) <= \<const0>\;
  LOCKSTEP_Out(4078) <= \<const0>\;
  LOCKSTEP_Out(4079) <= \<const0>\;
  LOCKSTEP_Out(4080) <= \<const0>\;
  LOCKSTEP_Out(4081) <= \<const0>\;
  LOCKSTEP_Out(4082) <= \<const0>\;
  LOCKSTEP_Out(4083) <= \<const0>\;
  LOCKSTEP_Out(4084) <= \<const0>\;
  LOCKSTEP_Out(4085) <= \<const0>\;
  LOCKSTEP_Out(4086) <= \<const0>\;
  LOCKSTEP_Out(4087) <= \<const0>\;
  LOCKSTEP_Out(4088) <= \<const0>\;
  LOCKSTEP_Out(4089) <= \<const0>\;
  LOCKSTEP_Out(4090) <= \<const0>\;
  LOCKSTEP_Out(4091) <= \<const0>\;
  LOCKSTEP_Out(4092) <= \<const0>\;
  LOCKSTEP_Out(4093) <= \<const0>\;
  LOCKSTEP_Out(4094) <= \<const0>\;
  LOCKSTEP_Out(4095) <= \<const0>\;
  M0_AXIS_TDATA(31) <= \<const0>\;
  M0_AXIS_TDATA(30) <= \<const0>\;
  M0_AXIS_TDATA(29) <= \<const0>\;
  M0_AXIS_TDATA(28) <= \<const0>\;
  M0_AXIS_TDATA(27) <= \<const0>\;
  M0_AXIS_TDATA(26) <= \<const0>\;
  M0_AXIS_TDATA(25) <= \<const0>\;
  M0_AXIS_TDATA(24) <= \<const0>\;
  M0_AXIS_TDATA(23) <= \<const0>\;
  M0_AXIS_TDATA(22) <= \<const0>\;
  M0_AXIS_TDATA(21) <= \<const0>\;
  M0_AXIS_TDATA(20) <= \<const0>\;
  M0_AXIS_TDATA(19) <= \<const0>\;
  M0_AXIS_TDATA(18) <= \<const0>\;
  M0_AXIS_TDATA(17) <= \<const0>\;
  M0_AXIS_TDATA(16) <= \<const0>\;
  M0_AXIS_TDATA(15) <= \<const0>\;
  M0_AXIS_TDATA(14) <= \<const0>\;
  M0_AXIS_TDATA(13) <= \<const0>\;
  M0_AXIS_TDATA(12) <= \<const0>\;
  M0_AXIS_TDATA(11) <= \<const0>\;
  M0_AXIS_TDATA(10) <= \<const0>\;
  M0_AXIS_TDATA(9) <= \<const0>\;
  M0_AXIS_TDATA(8) <= \<const0>\;
  M0_AXIS_TDATA(7) <= \<const0>\;
  M0_AXIS_TDATA(6) <= \<const0>\;
  M0_AXIS_TDATA(5) <= \<const0>\;
  M0_AXIS_TDATA(4) <= \<const0>\;
  M0_AXIS_TDATA(3) <= \<const0>\;
  M0_AXIS_TDATA(2) <= \<const0>\;
  M0_AXIS_TDATA(1) <= \<const0>\;
  M0_AXIS_TDATA(0) <= \<const0>\;
  M0_AXIS_TLAST <= \<const0>\;
  M0_AXIS_TVALID <= \<const0>\;
  M10_AXIS_TDATA(31) <= \<const0>\;
  M10_AXIS_TDATA(30) <= \<const0>\;
  M10_AXIS_TDATA(29) <= \<const0>\;
  M10_AXIS_TDATA(28) <= \<const0>\;
  M10_AXIS_TDATA(27) <= \<const0>\;
  M10_AXIS_TDATA(26) <= \<const0>\;
  M10_AXIS_TDATA(25) <= \<const0>\;
  M10_AXIS_TDATA(24) <= \<const0>\;
  M10_AXIS_TDATA(23) <= \<const0>\;
  M10_AXIS_TDATA(22) <= \<const0>\;
  M10_AXIS_TDATA(21) <= \<const0>\;
  M10_AXIS_TDATA(20) <= \<const0>\;
  M10_AXIS_TDATA(19) <= \<const0>\;
  M10_AXIS_TDATA(18) <= \<const0>\;
  M10_AXIS_TDATA(17) <= \<const0>\;
  M10_AXIS_TDATA(16) <= \<const0>\;
  M10_AXIS_TDATA(15) <= \<const0>\;
  M10_AXIS_TDATA(14) <= \<const0>\;
  M10_AXIS_TDATA(13) <= \<const0>\;
  M10_AXIS_TDATA(12) <= \<const0>\;
  M10_AXIS_TDATA(11) <= \<const0>\;
  M10_AXIS_TDATA(10) <= \<const0>\;
  M10_AXIS_TDATA(9) <= \<const0>\;
  M10_AXIS_TDATA(8) <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M11_AXIS_TDATA(31) <= \<const0>\;
  M11_AXIS_TDATA(30) <= \<const0>\;
  M11_AXIS_TDATA(29) <= \<const0>\;
  M11_AXIS_TDATA(28) <= \<const0>\;
  M11_AXIS_TDATA(27) <= \<const0>\;
  M11_AXIS_TDATA(26) <= \<const0>\;
  M11_AXIS_TDATA(25) <= \<const0>\;
  M11_AXIS_TDATA(24) <= \<const0>\;
  M11_AXIS_TDATA(23) <= \<const0>\;
  M11_AXIS_TDATA(22) <= \<const0>\;
  M11_AXIS_TDATA(21) <= \<const0>\;
  M11_AXIS_TDATA(20) <= \<const0>\;
  M11_AXIS_TDATA(19) <= \<const0>\;
  M11_AXIS_TDATA(18) <= \<const0>\;
  M11_AXIS_TDATA(17) <= \<const0>\;
  M11_AXIS_TDATA(16) <= \<const0>\;
  M11_AXIS_TDATA(15) <= \<const0>\;
  M11_AXIS_TDATA(14) <= \<const0>\;
  M11_AXIS_TDATA(13) <= \<const0>\;
  M11_AXIS_TDATA(12) <= \<const0>\;
  M11_AXIS_TDATA(11) <= \<const0>\;
  M11_AXIS_TDATA(10) <= \<const0>\;
  M11_AXIS_TDATA(9) <= \<const0>\;
  M11_AXIS_TDATA(8) <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M12_AXIS_TDATA(31) <= \<const0>\;
  M12_AXIS_TDATA(30) <= \<const0>\;
  M12_AXIS_TDATA(29) <= \<const0>\;
  M12_AXIS_TDATA(28) <= \<const0>\;
  M12_AXIS_TDATA(27) <= \<const0>\;
  M12_AXIS_TDATA(26) <= \<const0>\;
  M12_AXIS_TDATA(25) <= \<const0>\;
  M12_AXIS_TDATA(24) <= \<const0>\;
  M12_AXIS_TDATA(23) <= \<const0>\;
  M12_AXIS_TDATA(22) <= \<const0>\;
  M12_AXIS_TDATA(21) <= \<const0>\;
  M12_AXIS_TDATA(20) <= \<const0>\;
  M12_AXIS_TDATA(19) <= \<const0>\;
  M12_AXIS_TDATA(18) <= \<const0>\;
  M12_AXIS_TDATA(17) <= \<const0>\;
  M12_AXIS_TDATA(16) <= \<const0>\;
  M12_AXIS_TDATA(15) <= \<const0>\;
  M12_AXIS_TDATA(14) <= \<const0>\;
  M12_AXIS_TDATA(13) <= \<const0>\;
  M12_AXIS_TDATA(12) <= \<const0>\;
  M12_AXIS_TDATA(11) <= \<const0>\;
  M12_AXIS_TDATA(10) <= \<const0>\;
  M12_AXIS_TDATA(9) <= \<const0>\;
  M12_AXIS_TDATA(8) <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M13_AXIS_TDATA(31) <= \<const0>\;
  M13_AXIS_TDATA(30) <= \<const0>\;
  M13_AXIS_TDATA(29) <= \<const0>\;
  M13_AXIS_TDATA(28) <= \<const0>\;
  M13_AXIS_TDATA(27) <= \<const0>\;
  M13_AXIS_TDATA(26) <= \<const0>\;
  M13_AXIS_TDATA(25) <= \<const0>\;
  M13_AXIS_TDATA(24) <= \<const0>\;
  M13_AXIS_TDATA(23) <= \<const0>\;
  M13_AXIS_TDATA(22) <= \<const0>\;
  M13_AXIS_TDATA(21) <= \<const0>\;
  M13_AXIS_TDATA(20) <= \<const0>\;
  M13_AXIS_TDATA(19) <= \<const0>\;
  M13_AXIS_TDATA(18) <= \<const0>\;
  M13_AXIS_TDATA(17) <= \<const0>\;
  M13_AXIS_TDATA(16) <= \<const0>\;
  M13_AXIS_TDATA(15) <= \<const0>\;
  M13_AXIS_TDATA(14) <= \<const0>\;
  M13_AXIS_TDATA(13) <= \<const0>\;
  M13_AXIS_TDATA(12) <= \<const0>\;
  M13_AXIS_TDATA(11) <= \<const0>\;
  M13_AXIS_TDATA(10) <= \<const0>\;
  M13_AXIS_TDATA(9) <= \<const0>\;
  M13_AXIS_TDATA(8) <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M14_AXIS_TDATA(31) <= \<const0>\;
  M14_AXIS_TDATA(30) <= \<const0>\;
  M14_AXIS_TDATA(29) <= \<const0>\;
  M14_AXIS_TDATA(28) <= \<const0>\;
  M14_AXIS_TDATA(27) <= \<const0>\;
  M14_AXIS_TDATA(26) <= \<const0>\;
  M14_AXIS_TDATA(25) <= \<const0>\;
  M14_AXIS_TDATA(24) <= \<const0>\;
  M14_AXIS_TDATA(23) <= \<const0>\;
  M14_AXIS_TDATA(22) <= \<const0>\;
  M14_AXIS_TDATA(21) <= \<const0>\;
  M14_AXIS_TDATA(20) <= \<const0>\;
  M14_AXIS_TDATA(19) <= \<const0>\;
  M14_AXIS_TDATA(18) <= \<const0>\;
  M14_AXIS_TDATA(17) <= \<const0>\;
  M14_AXIS_TDATA(16) <= \<const0>\;
  M14_AXIS_TDATA(15) <= \<const0>\;
  M14_AXIS_TDATA(14) <= \<const0>\;
  M14_AXIS_TDATA(13) <= \<const0>\;
  M14_AXIS_TDATA(12) <= \<const0>\;
  M14_AXIS_TDATA(11) <= \<const0>\;
  M14_AXIS_TDATA(10) <= \<const0>\;
  M14_AXIS_TDATA(9) <= \<const0>\;
  M14_AXIS_TDATA(8) <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M15_AXIS_TDATA(31) <= \<const0>\;
  M15_AXIS_TDATA(30) <= \<const0>\;
  M15_AXIS_TDATA(29) <= \<const0>\;
  M15_AXIS_TDATA(28) <= \<const0>\;
  M15_AXIS_TDATA(27) <= \<const0>\;
  M15_AXIS_TDATA(26) <= \<const0>\;
  M15_AXIS_TDATA(25) <= \<const0>\;
  M15_AXIS_TDATA(24) <= \<const0>\;
  M15_AXIS_TDATA(23) <= \<const0>\;
  M15_AXIS_TDATA(22) <= \<const0>\;
  M15_AXIS_TDATA(21) <= \<const0>\;
  M15_AXIS_TDATA(20) <= \<const0>\;
  M15_AXIS_TDATA(19) <= \<const0>\;
  M15_AXIS_TDATA(18) <= \<const0>\;
  M15_AXIS_TDATA(17) <= \<const0>\;
  M15_AXIS_TDATA(16) <= \<const0>\;
  M15_AXIS_TDATA(15) <= \<const0>\;
  M15_AXIS_TDATA(14) <= \<const0>\;
  M15_AXIS_TDATA(13) <= \<const0>\;
  M15_AXIS_TDATA(12) <= \<const0>\;
  M15_AXIS_TDATA(11) <= \<const0>\;
  M15_AXIS_TDATA(10) <= \<const0>\;
  M15_AXIS_TDATA(9) <= \<const0>\;
  M15_AXIS_TDATA(8) <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M1_AXIS_TDATA(31) <= \<const0>\;
  M1_AXIS_TDATA(30) <= \<const0>\;
  M1_AXIS_TDATA(29) <= \<const0>\;
  M1_AXIS_TDATA(28) <= \<const0>\;
  M1_AXIS_TDATA(27) <= \<const0>\;
  M1_AXIS_TDATA(26) <= \<const0>\;
  M1_AXIS_TDATA(25) <= \<const0>\;
  M1_AXIS_TDATA(24) <= \<const0>\;
  M1_AXIS_TDATA(23) <= \<const0>\;
  M1_AXIS_TDATA(22) <= \<const0>\;
  M1_AXIS_TDATA(21) <= \<const0>\;
  M1_AXIS_TDATA(20) <= \<const0>\;
  M1_AXIS_TDATA(19) <= \<const0>\;
  M1_AXIS_TDATA(18) <= \<const0>\;
  M1_AXIS_TDATA(17) <= \<const0>\;
  M1_AXIS_TDATA(16) <= \<const0>\;
  M1_AXIS_TDATA(15) <= \<const0>\;
  M1_AXIS_TDATA(14) <= \<const0>\;
  M1_AXIS_TDATA(13) <= \<const0>\;
  M1_AXIS_TDATA(12) <= \<const0>\;
  M1_AXIS_TDATA(11) <= \<const0>\;
  M1_AXIS_TDATA(10) <= \<const0>\;
  M1_AXIS_TDATA(9) <= \<const0>\;
  M1_AXIS_TDATA(8) <= \<const0>\;
  M1_AXIS_TDATA(7) <= \<const0>\;
  M1_AXIS_TDATA(6) <= \<const0>\;
  M1_AXIS_TDATA(5) <= \<const0>\;
  M1_AXIS_TDATA(4) <= \<const0>\;
  M1_AXIS_TDATA(3) <= \<const0>\;
  M1_AXIS_TDATA(2) <= \<const0>\;
  M1_AXIS_TDATA(1) <= \<const0>\;
  M1_AXIS_TDATA(0) <= \<const0>\;
  M1_AXIS_TLAST <= \<const0>\;
  M1_AXIS_TVALID <= \<const0>\;
  M2_AXIS_TDATA(31) <= \<const0>\;
  M2_AXIS_TDATA(30) <= \<const0>\;
  M2_AXIS_TDATA(29) <= \<const0>\;
  M2_AXIS_TDATA(28) <= \<const0>\;
  M2_AXIS_TDATA(27) <= \<const0>\;
  M2_AXIS_TDATA(26) <= \<const0>\;
  M2_AXIS_TDATA(25) <= \<const0>\;
  M2_AXIS_TDATA(24) <= \<const0>\;
  M2_AXIS_TDATA(23) <= \<const0>\;
  M2_AXIS_TDATA(22) <= \<const0>\;
  M2_AXIS_TDATA(21) <= \<const0>\;
  M2_AXIS_TDATA(20) <= \<const0>\;
  M2_AXIS_TDATA(19) <= \<const0>\;
  M2_AXIS_TDATA(18) <= \<const0>\;
  M2_AXIS_TDATA(17) <= \<const0>\;
  M2_AXIS_TDATA(16) <= \<const0>\;
  M2_AXIS_TDATA(15) <= \<const0>\;
  M2_AXIS_TDATA(14) <= \<const0>\;
  M2_AXIS_TDATA(13) <= \<const0>\;
  M2_AXIS_TDATA(12) <= \<const0>\;
  M2_AXIS_TDATA(11) <= \<const0>\;
  M2_AXIS_TDATA(10) <= \<const0>\;
  M2_AXIS_TDATA(9) <= \<const0>\;
  M2_AXIS_TDATA(8) <= \<const0>\;
  M2_AXIS_TDATA(7) <= \<const0>\;
  M2_AXIS_TDATA(6) <= \<const0>\;
  M2_AXIS_TDATA(5) <= \<const0>\;
  M2_AXIS_TDATA(4) <= \<const0>\;
  M2_AXIS_TDATA(3) <= \<const0>\;
  M2_AXIS_TDATA(2) <= \<const0>\;
  M2_AXIS_TDATA(1) <= \<const0>\;
  M2_AXIS_TDATA(0) <= \<const0>\;
  M2_AXIS_TLAST <= \<const0>\;
  M2_AXIS_TVALID <= \<const0>\;
  M3_AXIS_TDATA(31) <= \<const0>\;
  M3_AXIS_TDATA(30) <= \<const0>\;
  M3_AXIS_TDATA(29) <= \<const0>\;
  M3_AXIS_TDATA(28) <= \<const0>\;
  M3_AXIS_TDATA(27) <= \<const0>\;
  M3_AXIS_TDATA(26) <= \<const0>\;
  M3_AXIS_TDATA(25) <= \<const0>\;
  M3_AXIS_TDATA(24) <= \<const0>\;
  M3_AXIS_TDATA(23) <= \<const0>\;
  M3_AXIS_TDATA(22) <= \<const0>\;
  M3_AXIS_TDATA(21) <= \<const0>\;
  M3_AXIS_TDATA(20) <= \<const0>\;
  M3_AXIS_TDATA(19) <= \<const0>\;
  M3_AXIS_TDATA(18) <= \<const0>\;
  M3_AXIS_TDATA(17) <= \<const0>\;
  M3_AXIS_TDATA(16) <= \<const0>\;
  M3_AXIS_TDATA(15) <= \<const0>\;
  M3_AXIS_TDATA(14) <= \<const0>\;
  M3_AXIS_TDATA(13) <= \<const0>\;
  M3_AXIS_TDATA(12) <= \<const0>\;
  M3_AXIS_TDATA(11) <= \<const0>\;
  M3_AXIS_TDATA(10) <= \<const0>\;
  M3_AXIS_TDATA(9) <= \<const0>\;
  M3_AXIS_TDATA(8) <= \<const0>\;
  M3_AXIS_TDATA(7) <= \<const0>\;
  M3_AXIS_TDATA(6) <= \<const0>\;
  M3_AXIS_TDATA(5) <= \<const0>\;
  M3_AXIS_TDATA(4) <= \<const0>\;
  M3_AXIS_TDATA(3) <= \<const0>\;
  M3_AXIS_TDATA(2) <= \<const0>\;
  M3_AXIS_TDATA(1) <= \<const0>\;
  M3_AXIS_TDATA(0) <= \<const0>\;
  M3_AXIS_TLAST <= \<const0>\;
  M3_AXIS_TVALID <= \<const0>\;
  M4_AXIS_TDATA(31) <= \<const0>\;
  M4_AXIS_TDATA(30) <= \<const0>\;
  M4_AXIS_TDATA(29) <= \<const0>\;
  M4_AXIS_TDATA(28) <= \<const0>\;
  M4_AXIS_TDATA(27) <= \<const0>\;
  M4_AXIS_TDATA(26) <= \<const0>\;
  M4_AXIS_TDATA(25) <= \<const0>\;
  M4_AXIS_TDATA(24) <= \<const0>\;
  M4_AXIS_TDATA(23) <= \<const0>\;
  M4_AXIS_TDATA(22) <= \<const0>\;
  M4_AXIS_TDATA(21) <= \<const0>\;
  M4_AXIS_TDATA(20) <= \<const0>\;
  M4_AXIS_TDATA(19) <= \<const0>\;
  M4_AXIS_TDATA(18) <= \<const0>\;
  M4_AXIS_TDATA(17) <= \<const0>\;
  M4_AXIS_TDATA(16) <= \<const0>\;
  M4_AXIS_TDATA(15) <= \<const0>\;
  M4_AXIS_TDATA(14) <= \<const0>\;
  M4_AXIS_TDATA(13) <= \<const0>\;
  M4_AXIS_TDATA(12) <= \<const0>\;
  M4_AXIS_TDATA(11) <= \<const0>\;
  M4_AXIS_TDATA(10) <= \<const0>\;
  M4_AXIS_TDATA(9) <= \<const0>\;
  M4_AXIS_TDATA(8) <= \<const0>\;
  M4_AXIS_TDATA(7) <= \<const0>\;
  M4_AXIS_TDATA(6) <= \<const0>\;
  M4_AXIS_TDATA(5) <= \<const0>\;
  M4_AXIS_TDATA(4) <= \<const0>\;
  M4_AXIS_TDATA(3) <= \<const0>\;
  M4_AXIS_TDATA(2) <= \<const0>\;
  M4_AXIS_TDATA(1) <= \<const0>\;
  M4_AXIS_TDATA(0) <= \<const0>\;
  M4_AXIS_TLAST <= \<const0>\;
  M4_AXIS_TVALID <= \<const0>\;
  M5_AXIS_TDATA(31) <= \<const0>\;
  M5_AXIS_TDATA(30) <= \<const0>\;
  M5_AXIS_TDATA(29) <= \<const0>\;
  M5_AXIS_TDATA(28) <= \<const0>\;
  M5_AXIS_TDATA(27) <= \<const0>\;
  M5_AXIS_TDATA(26) <= \<const0>\;
  M5_AXIS_TDATA(25) <= \<const0>\;
  M5_AXIS_TDATA(24) <= \<const0>\;
  M5_AXIS_TDATA(23) <= \<const0>\;
  M5_AXIS_TDATA(22) <= \<const0>\;
  M5_AXIS_TDATA(21) <= \<const0>\;
  M5_AXIS_TDATA(20) <= \<const0>\;
  M5_AXIS_TDATA(19) <= \<const0>\;
  M5_AXIS_TDATA(18) <= \<const0>\;
  M5_AXIS_TDATA(17) <= \<const0>\;
  M5_AXIS_TDATA(16) <= \<const0>\;
  M5_AXIS_TDATA(15) <= \<const0>\;
  M5_AXIS_TDATA(14) <= \<const0>\;
  M5_AXIS_TDATA(13) <= \<const0>\;
  M5_AXIS_TDATA(12) <= \<const0>\;
  M5_AXIS_TDATA(11) <= \<const0>\;
  M5_AXIS_TDATA(10) <= \<const0>\;
  M5_AXIS_TDATA(9) <= \<const0>\;
  M5_AXIS_TDATA(8) <= \<const0>\;
  M5_AXIS_TDATA(7) <= \<const0>\;
  M5_AXIS_TDATA(6) <= \<const0>\;
  M5_AXIS_TDATA(5) <= \<const0>\;
  M5_AXIS_TDATA(4) <= \<const0>\;
  M5_AXIS_TDATA(3) <= \<const0>\;
  M5_AXIS_TDATA(2) <= \<const0>\;
  M5_AXIS_TDATA(1) <= \<const0>\;
  M5_AXIS_TDATA(0) <= \<const0>\;
  M5_AXIS_TLAST <= \<const0>\;
  M5_AXIS_TVALID <= \<const0>\;
  M6_AXIS_TDATA(31) <= \<const0>\;
  M6_AXIS_TDATA(30) <= \<const0>\;
  M6_AXIS_TDATA(29) <= \<const0>\;
  M6_AXIS_TDATA(28) <= \<const0>\;
  M6_AXIS_TDATA(27) <= \<const0>\;
  M6_AXIS_TDATA(26) <= \<const0>\;
  M6_AXIS_TDATA(25) <= \<const0>\;
  M6_AXIS_TDATA(24) <= \<const0>\;
  M6_AXIS_TDATA(23) <= \<const0>\;
  M6_AXIS_TDATA(22) <= \<const0>\;
  M6_AXIS_TDATA(21) <= \<const0>\;
  M6_AXIS_TDATA(20) <= \<const0>\;
  M6_AXIS_TDATA(19) <= \<const0>\;
  M6_AXIS_TDATA(18) <= \<const0>\;
  M6_AXIS_TDATA(17) <= \<const0>\;
  M6_AXIS_TDATA(16) <= \<const0>\;
  M6_AXIS_TDATA(15) <= \<const0>\;
  M6_AXIS_TDATA(14) <= \<const0>\;
  M6_AXIS_TDATA(13) <= \<const0>\;
  M6_AXIS_TDATA(12) <= \<const0>\;
  M6_AXIS_TDATA(11) <= \<const0>\;
  M6_AXIS_TDATA(10) <= \<const0>\;
  M6_AXIS_TDATA(9) <= \<const0>\;
  M6_AXIS_TDATA(8) <= \<const0>\;
  M6_AXIS_TDATA(7) <= \<const0>\;
  M6_AXIS_TDATA(6) <= \<const0>\;
  M6_AXIS_TDATA(5) <= \<const0>\;
  M6_AXIS_TDATA(4) <= \<const0>\;
  M6_AXIS_TDATA(3) <= \<const0>\;
  M6_AXIS_TDATA(2) <= \<const0>\;
  M6_AXIS_TDATA(1) <= \<const0>\;
  M6_AXIS_TDATA(0) <= \<const0>\;
  M6_AXIS_TLAST <= \<const0>\;
  M6_AXIS_TVALID <= \<const0>\;
  M7_AXIS_TDATA(31) <= \<const0>\;
  M7_AXIS_TDATA(30) <= \<const0>\;
  M7_AXIS_TDATA(29) <= \<const0>\;
  M7_AXIS_TDATA(28) <= \<const0>\;
  M7_AXIS_TDATA(27) <= \<const0>\;
  M7_AXIS_TDATA(26) <= \<const0>\;
  M7_AXIS_TDATA(25) <= \<const0>\;
  M7_AXIS_TDATA(24) <= \<const0>\;
  M7_AXIS_TDATA(23) <= \<const0>\;
  M7_AXIS_TDATA(22) <= \<const0>\;
  M7_AXIS_TDATA(21) <= \<const0>\;
  M7_AXIS_TDATA(20) <= \<const0>\;
  M7_AXIS_TDATA(19) <= \<const0>\;
  M7_AXIS_TDATA(18) <= \<const0>\;
  M7_AXIS_TDATA(17) <= \<const0>\;
  M7_AXIS_TDATA(16) <= \<const0>\;
  M7_AXIS_TDATA(15) <= \<const0>\;
  M7_AXIS_TDATA(14) <= \<const0>\;
  M7_AXIS_TDATA(13) <= \<const0>\;
  M7_AXIS_TDATA(12) <= \<const0>\;
  M7_AXIS_TDATA(11) <= \<const0>\;
  M7_AXIS_TDATA(10) <= \<const0>\;
  M7_AXIS_TDATA(9) <= \<const0>\;
  M7_AXIS_TDATA(8) <= \<const0>\;
  M7_AXIS_TDATA(7) <= \<const0>\;
  M7_AXIS_TDATA(6) <= \<const0>\;
  M7_AXIS_TDATA(5) <= \<const0>\;
  M7_AXIS_TDATA(4) <= \<const0>\;
  M7_AXIS_TDATA(3) <= \<const0>\;
  M7_AXIS_TDATA(2) <= \<const0>\;
  M7_AXIS_TDATA(1) <= \<const0>\;
  M7_AXIS_TDATA(0) <= \<const0>\;
  M7_AXIS_TLAST <= \<const0>\;
  M7_AXIS_TVALID <= \<const0>\;
  M8_AXIS_TDATA(31) <= \<const0>\;
  M8_AXIS_TDATA(30) <= \<const0>\;
  M8_AXIS_TDATA(29) <= \<const0>\;
  M8_AXIS_TDATA(28) <= \<const0>\;
  M8_AXIS_TDATA(27) <= \<const0>\;
  M8_AXIS_TDATA(26) <= \<const0>\;
  M8_AXIS_TDATA(25) <= \<const0>\;
  M8_AXIS_TDATA(24) <= \<const0>\;
  M8_AXIS_TDATA(23) <= \<const0>\;
  M8_AXIS_TDATA(22) <= \<const0>\;
  M8_AXIS_TDATA(21) <= \<const0>\;
  M8_AXIS_TDATA(20) <= \<const0>\;
  M8_AXIS_TDATA(19) <= \<const0>\;
  M8_AXIS_TDATA(18) <= \<const0>\;
  M8_AXIS_TDATA(17) <= \<const0>\;
  M8_AXIS_TDATA(16) <= \<const0>\;
  M8_AXIS_TDATA(15) <= \<const0>\;
  M8_AXIS_TDATA(14) <= \<const0>\;
  M8_AXIS_TDATA(13) <= \<const0>\;
  M8_AXIS_TDATA(12) <= \<const0>\;
  M8_AXIS_TDATA(11) <= \<const0>\;
  M8_AXIS_TDATA(10) <= \<const0>\;
  M8_AXIS_TDATA(9) <= \<const0>\;
  M8_AXIS_TDATA(8) <= \<const0>\;
  M8_AXIS_TDATA(7) <= \<const0>\;
  M8_AXIS_TDATA(6) <= \<const0>\;
  M8_AXIS_TDATA(5) <= \<const0>\;
  M8_AXIS_TDATA(4) <= \<const0>\;
  M8_AXIS_TDATA(3) <= \<const0>\;
  M8_AXIS_TDATA(2) <= \<const0>\;
  M8_AXIS_TDATA(1) <= \<const0>\;
  M8_AXIS_TDATA(0) <= \<const0>\;
  M8_AXIS_TLAST <= \<const0>\;
  M8_AXIS_TVALID <= \<const0>\;
  M9_AXIS_TDATA(31) <= \<const0>\;
  M9_AXIS_TDATA(30) <= \<const0>\;
  M9_AXIS_TDATA(29) <= \<const0>\;
  M9_AXIS_TDATA(28) <= \<const0>\;
  M9_AXIS_TDATA(27) <= \<const0>\;
  M9_AXIS_TDATA(26) <= \<const0>\;
  M9_AXIS_TDATA(25) <= \<const0>\;
  M9_AXIS_TDATA(24) <= \<const0>\;
  M9_AXIS_TDATA(23) <= \<const0>\;
  M9_AXIS_TDATA(22) <= \<const0>\;
  M9_AXIS_TDATA(21) <= \<const0>\;
  M9_AXIS_TDATA(20) <= \<const0>\;
  M9_AXIS_TDATA(19) <= \<const0>\;
  M9_AXIS_TDATA(18) <= \<const0>\;
  M9_AXIS_TDATA(17) <= \<const0>\;
  M9_AXIS_TDATA(16) <= \<const0>\;
  M9_AXIS_TDATA(15) <= \<const0>\;
  M9_AXIS_TDATA(14) <= \<const0>\;
  M9_AXIS_TDATA(13) <= \<const0>\;
  M9_AXIS_TDATA(12) <= \<const0>\;
  M9_AXIS_TDATA(11) <= \<const0>\;
  M9_AXIS_TDATA(10) <= \<const0>\;
  M9_AXIS_TDATA(9) <= \<const0>\;
  M9_AXIS_TDATA(8) <= \<const0>\;
  M9_AXIS_TDATA(7) <= \<const0>\;
  M9_AXIS_TDATA(6) <= \<const0>\;
  M9_AXIS_TDATA(5) <= \<const0>\;
  M9_AXIS_TDATA(4) <= \<const0>\;
  M9_AXIS_TDATA(3) <= \<const0>\;
  M9_AXIS_TDATA(2) <= \<const0>\;
  M9_AXIS_TDATA(1) <= \<const0>\;
  M9_AXIS_TDATA(0) <= \<const0>\;
  M9_AXIS_TLAST <= \<const0>\;
  M9_AXIS_TVALID <= \<const0>\;
  MB_Error <= \<const0>\;
  MB_Halted <= \^lockstep_master_out\(8);
  M_AXI_DC_ACREADY <= \<const0>\;
  M_AXI_DC_ARADDR(31) <= \<const0>\;
  M_AXI_DC_ARADDR(30) <= \<const0>\;
  M_AXI_DC_ARADDR(29) <= \<const0>\;
  M_AXI_DC_ARADDR(28) <= \<const0>\;
  M_AXI_DC_ARADDR(27) <= \<const0>\;
  M_AXI_DC_ARADDR(26) <= \<const0>\;
  M_AXI_DC_ARADDR(25) <= \<const0>\;
  M_AXI_DC_ARADDR(24) <= \<const0>\;
  M_AXI_DC_ARADDR(23) <= \<const0>\;
  M_AXI_DC_ARADDR(22) <= \<const0>\;
  M_AXI_DC_ARADDR(21) <= \<const0>\;
  M_AXI_DC_ARADDR(20) <= \<const0>\;
  M_AXI_DC_ARADDR(19) <= \<const0>\;
  M_AXI_DC_ARADDR(18) <= \<const0>\;
  M_AXI_DC_ARADDR(17) <= \<const0>\;
  M_AXI_DC_ARADDR(16) <= \<const0>\;
  M_AXI_DC_ARADDR(15) <= \<const0>\;
  M_AXI_DC_ARADDR(14) <= \<const0>\;
  M_AXI_DC_ARADDR(13) <= \<const0>\;
  M_AXI_DC_ARADDR(12) <= \<const0>\;
  M_AXI_DC_ARADDR(11) <= \<const0>\;
  M_AXI_DC_ARADDR(10) <= \<const0>\;
  M_AXI_DC_ARADDR(9) <= \<const0>\;
  M_AXI_DC_ARADDR(8) <= \<const0>\;
  M_AXI_DC_ARADDR(7) <= \<const0>\;
  M_AXI_DC_ARADDR(6) <= \<const0>\;
  M_AXI_DC_ARADDR(5) <= \<const0>\;
  M_AXI_DC_ARADDR(4) <= \<const0>\;
  M_AXI_DC_ARADDR(3) <= \<const0>\;
  M_AXI_DC_ARADDR(2) <= \<const0>\;
  M_AXI_DC_ARADDR(1) <= \<const0>\;
  M_AXI_DC_ARADDR(0) <= \<const0>\;
  M_AXI_DC_ARBAR(1) <= \<const0>\;
  M_AXI_DC_ARBAR(0) <= \<const0>\;
  M_AXI_DC_ARBURST(1) <= \<const0>\;
  M_AXI_DC_ARBURST(0) <= \<const0>\;
  M_AXI_DC_ARCACHE(3) <= \<const0>\;
  M_AXI_DC_ARCACHE(2) <= \<const0>\;
  M_AXI_DC_ARCACHE(1) <= \<const0>\;
  M_AXI_DC_ARCACHE(0) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_DC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_DC_ARID(0) <= \<const0>\;
  M_AXI_DC_ARLEN(7) <= \<const0>\;
  M_AXI_DC_ARLEN(6) <= \<const0>\;
  M_AXI_DC_ARLEN(5) <= \<const0>\;
  M_AXI_DC_ARLEN(4) <= \<const0>\;
  M_AXI_DC_ARLEN(3) <= \<const0>\;
  M_AXI_DC_ARLEN(2) <= \<const0>\;
  M_AXI_DC_ARLEN(1) <= \<const0>\;
  M_AXI_DC_ARLEN(0) <= \<const0>\;
  M_AXI_DC_ARLOCK <= \<const0>\;
  M_AXI_DC_ARPROT(2) <= \<const0>\;
  M_AXI_DC_ARPROT(1) <= \<const0>\;
  M_AXI_DC_ARPROT(0) <= \<const0>\;
  M_AXI_DC_ARQOS(3) <= \<const0>\;
  M_AXI_DC_ARQOS(2) <= \<const0>\;
  M_AXI_DC_ARQOS(1) <= \<const0>\;
  M_AXI_DC_ARQOS(0) <= \<const0>\;
  M_AXI_DC_ARSIZE(2) <= \<const0>\;
  M_AXI_DC_ARSIZE(1) <= \<const0>\;
  M_AXI_DC_ARSIZE(0) <= \<const0>\;
  M_AXI_DC_ARSNOOP(3) <= \<const0>\;
  M_AXI_DC_ARSNOOP(2) <= \<const0>\;
  M_AXI_DC_ARSNOOP(1) <= \<const0>\;
  M_AXI_DC_ARSNOOP(0) <= \<const0>\;
  M_AXI_DC_ARUSER(4) <= \<const0>\;
  M_AXI_DC_ARUSER(3) <= \<const0>\;
  M_AXI_DC_ARUSER(2) <= \<const0>\;
  M_AXI_DC_ARUSER(1) <= \<const0>\;
  M_AXI_DC_ARUSER(0) <= \<const0>\;
  M_AXI_DC_ARVALID <= \<const0>\;
  M_AXI_DC_AWADDR(31) <= \<const0>\;
  M_AXI_DC_AWADDR(30) <= \<const0>\;
  M_AXI_DC_AWADDR(29) <= \<const0>\;
  M_AXI_DC_AWADDR(28) <= \<const0>\;
  M_AXI_DC_AWADDR(27) <= \<const0>\;
  M_AXI_DC_AWADDR(26) <= \<const0>\;
  M_AXI_DC_AWADDR(25) <= \<const0>\;
  M_AXI_DC_AWADDR(24) <= \<const0>\;
  M_AXI_DC_AWADDR(23) <= \<const0>\;
  M_AXI_DC_AWADDR(22) <= \<const0>\;
  M_AXI_DC_AWADDR(21) <= \<const0>\;
  M_AXI_DC_AWADDR(20) <= \<const0>\;
  M_AXI_DC_AWADDR(19) <= \<const0>\;
  M_AXI_DC_AWADDR(18) <= \<const0>\;
  M_AXI_DC_AWADDR(17) <= \<const0>\;
  M_AXI_DC_AWADDR(16) <= \<const0>\;
  M_AXI_DC_AWADDR(15) <= \<const0>\;
  M_AXI_DC_AWADDR(14) <= \<const0>\;
  M_AXI_DC_AWADDR(13) <= \<const0>\;
  M_AXI_DC_AWADDR(12) <= \<const0>\;
  M_AXI_DC_AWADDR(11) <= \<const0>\;
  M_AXI_DC_AWADDR(10) <= \<const0>\;
  M_AXI_DC_AWADDR(9) <= \<const0>\;
  M_AXI_DC_AWADDR(8) <= \<const0>\;
  M_AXI_DC_AWADDR(7) <= \<const0>\;
  M_AXI_DC_AWADDR(6) <= \<const0>\;
  M_AXI_DC_AWADDR(5) <= \<const0>\;
  M_AXI_DC_AWADDR(4) <= \<const0>\;
  M_AXI_DC_AWADDR(3) <= \<const0>\;
  M_AXI_DC_AWADDR(2) <= \<const0>\;
  M_AXI_DC_AWADDR(1) <= \<const0>\;
  M_AXI_DC_AWADDR(0) <= \<const0>\;
  M_AXI_DC_AWBAR(1) <= \<const0>\;
  M_AXI_DC_AWBAR(0) <= \<const0>\;
  M_AXI_DC_AWBURST(1) <= \<const0>\;
  M_AXI_DC_AWBURST(0) <= \<const0>\;
  M_AXI_DC_AWCACHE(3) <= \<const0>\;
  M_AXI_DC_AWCACHE(2) <= \<const0>\;
  M_AXI_DC_AWCACHE(1) <= \<const0>\;
  M_AXI_DC_AWCACHE(0) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_DC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_DC_AWID(0) <= \<const0>\;
  M_AXI_DC_AWLEN(7) <= \<const0>\;
  M_AXI_DC_AWLEN(6) <= \<const0>\;
  M_AXI_DC_AWLEN(5) <= \<const0>\;
  M_AXI_DC_AWLEN(4) <= \<const0>\;
  M_AXI_DC_AWLEN(3) <= \<const0>\;
  M_AXI_DC_AWLEN(2) <= \<const0>\;
  M_AXI_DC_AWLEN(1) <= \<const0>\;
  M_AXI_DC_AWLEN(0) <= \<const0>\;
  M_AXI_DC_AWLOCK <= \<const0>\;
  M_AXI_DC_AWPROT(2) <= \<const0>\;
  M_AXI_DC_AWPROT(1) <= \<const0>\;
  M_AXI_DC_AWPROT(0) <= \<const0>\;
  M_AXI_DC_AWQOS(3) <= \<const0>\;
  M_AXI_DC_AWQOS(2) <= \<const0>\;
  M_AXI_DC_AWQOS(1) <= \<const0>\;
  M_AXI_DC_AWQOS(0) <= \<const0>\;
  M_AXI_DC_AWSIZE(2) <= \<const0>\;
  M_AXI_DC_AWSIZE(1) <= \<const0>\;
  M_AXI_DC_AWSIZE(0) <= \<const0>\;
  M_AXI_DC_AWSNOOP(2) <= \<const0>\;
  M_AXI_DC_AWSNOOP(1) <= \<const0>\;
  M_AXI_DC_AWSNOOP(0) <= \<const0>\;
  M_AXI_DC_AWUSER(4) <= \<const0>\;
  M_AXI_DC_AWUSER(3) <= \<const0>\;
  M_AXI_DC_AWUSER(2) <= \<const0>\;
  M_AXI_DC_AWUSER(1) <= \<const0>\;
  M_AXI_DC_AWUSER(0) <= \<const0>\;
  M_AXI_DC_AWVALID <= \<const0>\;
  M_AXI_DC_BREADY <= \<const0>\;
  M_AXI_DC_CDDATA(31) <= \<const0>\;
  M_AXI_DC_CDDATA(30) <= \<const0>\;
  M_AXI_DC_CDDATA(29) <= \<const0>\;
  M_AXI_DC_CDDATA(28) <= \<const0>\;
  M_AXI_DC_CDDATA(27) <= \<const0>\;
  M_AXI_DC_CDDATA(26) <= \<const0>\;
  M_AXI_DC_CDDATA(25) <= \<const0>\;
  M_AXI_DC_CDDATA(24) <= \<const0>\;
  M_AXI_DC_CDDATA(23) <= \<const0>\;
  M_AXI_DC_CDDATA(22) <= \<const0>\;
  M_AXI_DC_CDDATA(21) <= \<const0>\;
  M_AXI_DC_CDDATA(20) <= \<const0>\;
  M_AXI_DC_CDDATA(19) <= \<const0>\;
  M_AXI_DC_CDDATA(18) <= \<const0>\;
  M_AXI_DC_CDDATA(17) <= \<const0>\;
  M_AXI_DC_CDDATA(16) <= \<const0>\;
  M_AXI_DC_CDDATA(15) <= \<const0>\;
  M_AXI_DC_CDDATA(14) <= \<const0>\;
  M_AXI_DC_CDDATA(13) <= \<const0>\;
  M_AXI_DC_CDDATA(12) <= \<const0>\;
  M_AXI_DC_CDDATA(11) <= \<const0>\;
  M_AXI_DC_CDDATA(10) <= \<const0>\;
  M_AXI_DC_CDDATA(9) <= \<const0>\;
  M_AXI_DC_CDDATA(8) <= \<const0>\;
  M_AXI_DC_CDDATA(7) <= \<const0>\;
  M_AXI_DC_CDDATA(6) <= \<const0>\;
  M_AXI_DC_CDDATA(5) <= \<const0>\;
  M_AXI_DC_CDDATA(4) <= \<const0>\;
  M_AXI_DC_CDDATA(3) <= \<const0>\;
  M_AXI_DC_CDDATA(2) <= \<const0>\;
  M_AXI_DC_CDDATA(1) <= \<const0>\;
  M_AXI_DC_CDDATA(0) <= \<const0>\;
  M_AXI_DC_CDLAST <= \<const0>\;
  M_AXI_DC_CDVALID <= \<const0>\;
  M_AXI_DC_CRRESP(4) <= \<const0>\;
  M_AXI_DC_CRRESP(3) <= \<const0>\;
  M_AXI_DC_CRRESP(2) <= \<const0>\;
  M_AXI_DC_CRRESP(1) <= \<const0>\;
  M_AXI_DC_CRRESP(0) <= \<const0>\;
  M_AXI_DC_CRVALID <= \<const0>\;
  M_AXI_DC_RACK <= \<const0>\;
  M_AXI_DC_RREADY <= \<const0>\;
  M_AXI_DC_WACK <= \<const0>\;
  M_AXI_DC_WDATA(31) <= \<const0>\;
  M_AXI_DC_WDATA(30) <= \<const0>\;
  M_AXI_DC_WDATA(29) <= \<const0>\;
  M_AXI_DC_WDATA(28) <= \<const0>\;
  M_AXI_DC_WDATA(27) <= \<const0>\;
  M_AXI_DC_WDATA(26) <= \<const0>\;
  M_AXI_DC_WDATA(25) <= \<const0>\;
  M_AXI_DC_WDATA(24) <= \<const0>\;
  M_AXI_DC_WDATA(23) <= \<const0>\;
  M_AXI_DC_WDATA(22) <= \<const0>\;
  M_AXI_DC_WDATA(21) <= \<const0>\;
  M_AXI_DC_WDATA(20) <= \<const0>\;
  M_AXI_DC_WDATA(19) <= \<const0>\;
  M_AXI_DC_WDATA(18) <= \<const0>\;
  M_AXI_DC_WDATA(17) <= \<const0>\;
  M_AXI_DC_WDATA(16) <= \<const0>\;
  M_AXI_DC_WDATA(15) <= \<const0>\;
  M_AXI_DC_WDATA(14) <= \<const0>\;
  M_AXI_DC_WDATA(13) <= \<const0>\;
  M_AXI_DC_WDATA(12) <= \<const0>\;
  M_AXI_DC_WDATA(11) <= \<const0>\;
  M_AXI_DC_WDATA(10) <= \<const0>\;
  M_AXI_DC_WDATA(9) <= \<const0>\;
  M_AXI_DC_WDATA(8) <= \<const0>\;
  M_AXI_DC_WDATA(7) <= \<const0>\;
  M_AXI_DC_WDATA(6) <= \<const0>\;
  M_AXI_DC_WDATA(5) <= \<const0>\;
  M_AXI_DC_WDATA(4) <= \<const0>\;
  M_AXI_DC_WDATA(3) <= \<const0>\;
  M_AXI_DC_WDATA(2) <= \<const0>\;
  M_AXI_DC_WDATA(1) <= \<const0>\;
  M_AXI_DC_WDATA(0) <= \<const0>\;
  M_AXI_DC_WLAST <= \<const0>\;
  M_AXI_DC_WSTRB(3) <= \<const0>\;
  M_AXI_DC_WSTRB(2) <= \<const0>\;
  M_AXI_DC_WSTRB(1) <= \<const0>\;
  M_AXI_DC_WSTRB(0) <= \<const0>\;
  M_AXI_DC_WUSER(0) <= \<const0>\;
  M_AXI_DC_WVALID <= \<const0>\;
  M_AXI_DP_ARADDR(31 downto 0) <= \^m_axi_dp_araddr\(31 downto 0);
  M_AXI_DP_ARBURST(1) <= \<const0>\;
  M_AXI_DP_ARBURST(0) <= \<const1>\;
  M_AXI_DP_ARCACHE(3) <= \<const0>\;
  M_AXI_DP_ARCACHE(2) <= \<const0>\;
  M_AXI_DP_ARCACHE(1) <= \<const1>\;
  M_AXI_DP_ARCACHE(0) <= \<const1>\;
  M_AXI_DP_ARID(0) <= \<const0>\;
  M_AXI_DP_ARLEN(7) <= \<const0>\;
  M_AXI_DP_ARLEN(6) <= \<const0>\;
  M_AXI_DP_ARLEN(5) <= \<const0>\;
  M_AXI_DP_ARLEN(4) <= \<const0>\;
  M_AXI_DP_ARLEN(3) <= \<const0>\;
  M_AXI_DP_ARLEN(2) <= \<const0>\;
  M_AXI_DP_ARLEN(1) <= \<const0>\;
  M_AXI_DP_ARLEN(0) <= \<const0>\;
  M_AXI_DP_ARLOCK <= \<const0>\;
  M_AXI_DP_ARPROT(2) <= \<const0>\;
  M_AXI_DP_ARPROT(1) <= \<const0>\;
  M_AXI_DP_ARPROT(0) <= \<const0>\;
  M_AXI_DP_ARQOS(3) <= \<const1>\;
  M_AXI_DP_ARQOS(2) <= \<const0>\;
  M_AXI_DP_ARQOS(1) <= \<const0>\;
  M_AXI_DP_ARQOS(0) <= \<const0>\;
  M_AXI_DP_ARSIZE(2) <= \<const0>\;
  M_AXI_DP_ARSIZE(1) <= \<const1>\;
  M_AXI_DP_ARSIZE(0) <= \<const0>\;
  M_AXI_DP_ARVALID <= \^m_axi_dp_arvalid\;
  M_AXI_DP_AWADDR(31 downto 0) <= \^m_axi_dp_araddr\(31 downto 0);
  M_AXI_DP_AWBURST(1) <= \<const0>\;
  M_AXI_DP_AWBURST(0) <= \<const1>\;
  M_AXI_DP_AWCACHE(3) <= \<const0>\;
  M_AXI_DP_AWCACHE(2) <= \<const0>\;
  M_AXI_DP_AWCACHE(1) <= \<const1>\;
  M_AXI_DP_AWCACHE(0) <= \<const1>\;
  M_AXI_DP_AWID(0) <= \<const0>\;
  M_AXI_DP_AWLEN(7) <= \<const0>\;
  M_AXI_DP_AWLEN(6) <= \<const0>\;
  M_AXI_DP_AWLEN(5) <= \<const0>\;
  M_AXI_DP_AWLEN(4) <= \<const0>\;
  M_AXI_DP_AWLEN(3) <= \<const0>\;
  M_AXI_DP_AWLEN(2) <= \<const0>\;
  M_AXI_DP_AWLEN(1) <= \<const0>\;
  M_AXI_DP_AWLEN(0) <= \<const0>\;
  M_AXI_DP_AWLOCK <= \<const0>\;
  M_AXI_DP_AWPROT(2) <= \<const0>\;
  M_AXI_DP_AWPROT(1) <= \<const0>\;
  M_AXI_DP_AWPROT(0) <= \<const0>\;
  M_AXI_DP_AWQOS(3) <= \<const1>\;
  M_AXI_DP_AWQOS(2) <= \<const0>\;
  M_AXI_DP_AWQOS(1) <= \<const0>\;
  M_AXI_DP_AWQOS(0) <= \<const0>\;
  M_AXI_DP_AWSIZE(2) <= \<const0>\;
  M_AXI_DP_AWSIZE(1) <= \<const1>\;
  M_AXI_DP_AWSIZE(0) <= \<const0>\;
  M_AXI_DP_AWVALID <= \^m_axi_dp_awvalid\;
  M_AXI_DP_BREADY <= \<const1>\;
  M_AXI_DP_RREADY <= \<const1>\;
  M_AXI_DP_WDATA(31 downto 0) <= \^m_axi_dp_wdata\(31 downto 0);
  M_AXI_DP_WLAST <= \<const1>\;
  M_AXI_DP_WSTRB(3 downto 0) <= \^m_axi_dp_wstrb\(3 downto 0);
  M_AXI_DP_WVALID <= \^m_axi_dp_wvalid\;
  M_AXI_IC_ACREADY <= \<const0>\;
  M_AXI_IC_ARADDR(31) <= \<const0>\;
  M_AXI_IC_ARADDR(30) <= \<const0>\;
  M_AXI_IC_ARADDR(29) <= \<const0>\;
  M_AXI_IC_ARADDR(28) <= \<const0>\;
  M_AXI_IC_ARADDR(27) <= \<const0>\;
  M_AXI_IC_ARADDR(26) <= \<const0>\;
  M_AXI_IC_ARADDR(25) <= \<const0>\;
  M_AXI_IC_ARADDR(24) <= \<const0>\;
  M_AXI_IC_ARADDR(23) <= \<const0>\;
  M_AXI_IC_ARADDR(22) <= \<const0>\;
  M_AXI_IC_ARADDR(21) <= \<const0>\;
  M_AXI_IC_ARADDR(20) <= \<const0>\;
  M_AXI_IC_ARADDR(19) <= \<const0>\;
  M_AXI_IC_ARADDR(18) <= \<const0>\;
  M_AXI_IC_ARADDR(17) <= \<const0>\;
  M_AXI_IC_ARADDR(16) <= \<const0>\;
  M_AXI_IC_ARADDR(15) <= \<const0>\;
  M_AXI_IC_ARADDR(14) <= \<const0>\;
  M_AXI_IC_ARADDR(13) <= \<const0>\;
  M_AXI_IC_ARADDR(12) <= \<const0>\;
  M_AXI_IC_ARADDR(11) <= \<const0>\;
  M_AXI_IC_ARADDR(10) <= \<const0>\;
  M_AXI_IC_ARADDR(9) <= \<const0>\;
  M_AXI_IC_ARADDR(8) <= \<const0>\;
  M_AXI_IC_ARADDR(7) <= \<const0>\;
  M_AXI_IC_ARADDR(6) <= \<const0>\;
  M_AXI_IC_ARADDR(5) <= \<const0>\;
  M_AXI_IC_ARADDR(4) <= \<const0>\;
  M_AXI_IC_ARADDR(3) <= \<const0>\;
  M_AXI_IC_ARADDR(2) <= \<const0>\;
  M_AXI_IC_ARADDR(1) <= \<const0>\;
  M_AXI_IC_ARADDR(0) <= \<const0>\;
  M_AXI_IC_ARBAR(1) <= \<const0>\;
  M_AXI_IC_ARBAR(0) <= \<const0>\;
  M_AXI_IC_ARBURST(1) <= \<const0>\;
  M_AXI_IC_ARBURST(0) <= \<const0>\;
  M_AXI_IC_ARCACHE(3) <= \<const0>\;
  M_AXI_IC_ARCACHE(2) <= \<const0>\;
  M_AXI_IC_ARCACHE(1) <= \<const0>\;
  M_AXI_IC_ARCACHE(0) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(1) <= \<const0>\;
  M_AXI_IC_ARDOMAIN(0) <= \<const0>\;
  M_AXI_IC_ARID(0) <= \<const0>\;
  M_AXI_IC_ARLEN(7) <= \<const0>\;
  M_AXI_IC_ARLEN(6) <= \<const0>\;
  M_AXI_IC_ARLEN(5) <= \<const0>\;
  M_AXI_IC_ARLEN(4) <= \<const0>\;
  M_AXI_IC_ARLEN(3) <= \<const0>\;
  M_AXI_IC_ARLEN(2) <= \<const0>\;
  M_AXI_IC_ARLEN(1) <= \<const0>\;
  M_AXI_IC_ARLEN(0) <= \<const0>\;
  M_AXI_IC_ARLOCK <= \<const0>\;
  M_AXI_IC_ARPROT(2) <= \<const0>\;
  M_AXI_IC_ARPROT(1) <= \<const0>\;
  M_AXI_IC_ARPROT(0) <= \<const0>\;
  M_AXI_IC_ARQOS(3) <= \<const0>\;
  M_AXI_IC_ARQOS(2) <= \<const0>\;
  M_AXI_IC_ARQOS(1) <= \<const0>\;
  M_AXI_IC_ARQOS(0) <= \<const0>\;
  M_AXI_IC_ARSIZE(2) <= \<const0>\;
  M_AXI_IC_ARSIZE(1) <= \<const0>\;
  M_AXI_IC_ARSIZE(0) <= \<const0>\;
  M_AXI_IC_ARSNOOP(3) <= \<const0>\;
  M_AXI_IC_ARSNOOP(2) <= \<const0>\;
  M_AXI_IC_ARSNOOP(1) <= \<const0>\;
  M_AXI_IC_ARSNOOP(0) <= \<const0>\;
  M_AXI_IC_ARUSER(4) <= \<const0>\;
  M_AXI_IC_ARUSER(3) <= \<const0>\;
  M_AXI_IC_ARUSER(2) <= \<const0>\;
  M_AXI_IC_ARUSER(1) <= \<const0>\;
  M_AXI_IC_ARUSER(0) <= \<const0>\;
  M_AXI_IC_ARVALID <= \<const0>\;
  M_AXI_IC_AWADDR(31) <= \<const0>\;
  M_AXI_IC_AWADDR(30) <= \<const0>\;
  M_AXI_IC_AWADDR(29) <= \<const0>\;
  M_AXI_IC_AWADDR(28) <= \<const0>\;
  M_AXI_IC_AWADDR(27) <= \<const0>\;
  M_AXI_IC_AWADDR(26) <= \<const0>\;
  M_AXI_IC_AWADDR(25) <= \<const0>\;
  M_AXI_IC_AWADDR(24) <= \<const0>\;
  M_AXI_IC_AWADDR(23) <= \<const0>\;
  M_AXI_IC_AWADDR(22) <= \<const0>\;
  M_AXI_IC_AWADDR(21) <= \<const0>\;
  M_AXI_IC_AWADDR(20) <= \<const0>\;
  M_AXI_IC_AWADDR(19) <= \<const0>\;
  M_AXI_IC_AWADDR(18) <= \<const0>\;
  M_AXI_IC_AWADDR(17) <= \<const0>\;
  M_AXI_IC_AWADDR(16) <= \<const0>\;
  M_AXI_IC_AWADDR(15) <= \<const0>\;
  M_AXI_IC_AWADDR(14) <= \<const0>\;
  M_AXI_IC_AWADDR(13) <= \<const0>\;
  M_AXI_IC_AWADDR(12) <= \<const0>\;
  M_AXI_IC_AWADDR(11) <= \<const0>\;
  M_AXI_IC_AWADDR(10) <= \<const0>\;
  M_AXI_IC_AWADDR(9) <= \<const0>\;
  M_AXI_IC_AWADDR(8) <= \<const0>\;
  M_AXI_IC_AWADDR(7) <= \<const0>\;
  M_AXI_IC_AWADDR(6) <= \<const0>\;
  M_AXI_IC_AWADDR(5) <= \<const0>\;
  M_AXI_IC_AWADDR(4) <= \<const0>\;
  M_AXI_IC_AWADDR(3) <= \<const0>\;
  M_AXI_IC_AWADDR(2) <= \<const0>\;
  M_AXI_IC_AWADDR(1) <= \<const0>\;
  M_AXI_IC_AWADDR(0) <= \<const0>\;
  M_AXI_IC_AWBAR(1) <= \<const0>\;
  M_AXI_IC_AWBAR(0) <= \<const0>\;
  M_AXI_IC_AWBURST(1) <= \<const0>\;
  M_AXI_IC_AWBURST(0) <= \<const0>\;
  M_AXI_IC_AWCACHE(3) <= \<const0>\;
  M_AXI_IC_AWCACHE(2) <= \<const0>\;
  M_AXI_IC_AWCACHE(1) <= \<const0>\;
  M_AXI_IC_AWCACHE(0) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(1) <= \<const0>\;
  M_AXI_IC_AWDOMAIN(0) <= \<const0>\;
  M_AXI_IC_AWID(0) <= \<const0>\;
  M_AXI_IC_AWLEN(7) <= \<const0>\;
  M_AXI_IC_AWLEN(6) <= \<const0>\;
  M_AXI_IC_AWLEN(5) <= \<const0>\;
  M_AXI_IC_AWLEN(4) <= \<const0>\;
  M_AXI_IC_AWLEN(3) <= \<const0>\;
  M_AXI_IC_AWLEN(2) <= \<const0>\;
  M_AXI_IC_AWLEN(1) <= \<const0>\;
  M_AXI_IC_AWLEN(0) <= \<const0>\;
  M_AXI_IC_AWLOCK <= \<const0>\;
  M_AXI_IC_AWPROT(2) <= \<const0>\;
  M_AXI_IC_AWPROT(1) <= \<const0>\;
  M_AXI_IC_AWPROT(0) <= \<const0>\;
  M_AXI_IC_AWQOS(3) <= \<const0>\;
  M_AXI_IC_AWQOS(2) <= \<const0>\;
  M_AXI_IC_AWQOS(1) <= \<const0>\;
  M_AXI_IC_AWQOS(0) <= \<const0>\;
  M_AXI_IC_AWSIZE(2) <= \<const0>\;
  M_AXI_IC_AWSIZE(1) <= \<const0>\;
  M_AXI_IC_AWSIZE(0) <= \<const0>\;
  M_AXI_IC_AWSNOOP(2) <= \<const0>\;
  M_AXI_IC_AWSNOOP(1) <= \<const0>\;
  M_AXI_IC_AWSNOOP(0) <= \<const0>\;
  M_AXI_IC_AWUSER(4) <= \<const0>\;
  M_AXI_IC_AWUSER(3) <= \<const0>\;
  M_AXI_IC_AWUSER(2) <= \<const0>\;
  M_AXI_IC_AWUSER(1) <= \<const0>\;
  M_AXI_IC_AWUSER(0) <= \<const0>\;
  M_AXI_IC_AWVALID <= \<const0>\;
  M_AXI_IC_BREADY <= \<const0>\;
  M_AXI_IC_CDDATA(31) <= \<const0>\;
  M_AXI_IC_CDDATA(30) <= \<const0>\;
  M_AXI_IC_CDDATA(29) <= \<const0>\;
  M_AXI_IC_CDDATA(28) <= \<const0>\;
  M_AXI_IC_CDDATA(27) <= \<const0>\;
  M_AXI_IC_CDDATA(26) <= \<const0>\;
  M_AXI_IC_CDDATA(25) <= \<const0>\;
  M_AXI_IC_CDDATA(24) <= \<const0>\;
  M_AXI_IC_CDDATA(23) <= \<const0>\;
  M_AXI_IC_CDDATA(22) <= \<const0>\;
  M_AXI_IC_CDDATA(21) <= \<const0>\;
  M_AXI_IC_CDDATA(20) <= \<const0>\;
  M_AXI_IC_CDDATA(19) <= \<const0>\;
  M_AXI_IC_CDDATA(18) <= \<const0>\;
  M_AXI_IC_CDDATA(17) <= \<const0>\;
  M_AXI_IC_CDDATA(16) <= \<const0>\;
  M_AXI_IC_CDDATA(15) <= \<const0>\;
  M_AXI_IC_CDDATA(14) <= \<const0>\;
  M_AXI_IC_CDDATA(13) <= \<const0>\;
  M_AXI_IC_CDDATA(12) <= \<const0>\;
  M_AXI_IC_CDDATA(11) <= \<const0>\;
  M_AXI_IC_CDDATA(10) <= \<const0>\;
  M_AXI_IC_CDDATA(9) <= \<const0>\;
  M_AXI_IC_CDDATA(8) <= \<const0>\;
  M_AXI_IC_CDDATA(7) <= \<const0>\;
  M_AXI_IC_CDDATA(6) <= \<const0>\;
  M_AXI_IC_CDDATA(5) <= \<const0>\;
  M_AXI_IC_CDDATA(4) <= \<const0>\;
  M_AXI_IC_CDDATA(3) <= \<const0>\;
  M_AXI_IC_CDDATA(2) <= \<const0>\;
  M_AXI_IC_CDDATA(1) <= \<const0>\;
  M_AXI_IC_CDDATA(0) <= \<const0>\;
  M_AXI_IC_CDLAST <= \<const0>\;
  M_AXI_IC_CDVALID <= \<const0>\;
  M_AXI_IC_CRRESP(4) <= \<const0>\;
  M_AXI_IC_CRRESP(3) <= \<const0>\;
  M_AXI_IC_CRRESP(2) <= \<const0>\;
  M_AXI_IC_CRRESP(1) <= \<const0>\;
  M_AXI_IC_CRRESP(0) <= \<const0>\;
  M_AXI_IC_CRVALID <= \<const0>\;
  M_AXI_IC_RACK <= \<const0>\;
  M_AXI_IC_RREADY <= \<const0>\;
  M_AXI_IC_WACK <= \<const0>\;
  M_AXI_IC_WDATA(31) <= \<const0>\;
  M_AXI_IC_WDATA(30) <= \<const0>\;
  M_AXI_IC_WDATA(29) <= \<const0>\;
  M_AXI_IC_WDATA(28) <= \<const0>\;
  M_AXI_IC_WDATA(27) <= \<const0>\;
  M_AXI_IC_WDATA(26) <= \<const0>\;
  M_AXI_IC_WDATA(25) <= \<const0>\;
  M_AXI_IC_WDATA(24) <= \<const0>\;
  M_AXI_IC_WDATA(23) <= \<const0>\;
  M_AXI_IC_WDATA(22) <= \<const0>\;
  M_AXI_IC_WDATA(21) <= \<const0>\;
  M_AXI_IC_WDATA(20) <= \<const0>\;
  M_AXI_IC_WDATA(19) <= \<const0>\;
  M_AXI_IC_WDATA(18) <= \<const0>\;
  M_AXI_IC_WDATA(17) <= \<const0>\;
  M_AXI_IC_WDATA(16) <= \<const0>\;
  M_AXI_IC_WDATA(15) <= \<const0>\;
  M_AXI_IC_WDATA(14) <= \<const0>\;
  M_AXI_IC_WDATA(13) <= \<const0>\;
  M_AXI_IC_WDATA(12) <= \<const0>\;
  M_AXI_IC_WDATA(11) <= \<const0>\;
  M_AXI_IC_WDATA(10) <= \<const0>\;
  M_AXI_IC_WDATA(9) <= \<const0>\;
  M_AXI_IC_WDATA(8) <= \<const0>\;
  M_AXI_IC_WDATA(7) <= \<const0>\;
  M_AXI_IC_WDATA(6) <= \<const0>\;
  M_AXI_IC_WDATA(5) <= \<const0>\;
  M_AXI_IC_WDATA(4) <= \<const0>\;
  M_AXI_IC_WDATA(3) <= \<const0>\;
  M_AXI_IC_WDATA(2) <= \<const0>\;
  M_AXI_IC_WDATA(1) <= \<const0>\;
  M_AXI_IC_WDATA(0) <= \<const0>\;
  M_AXI_IC_WLAST <= \<const0>\;
  M_AXI_IC_WSTRB(3) <= \<const0>\;
  M_AXI_IC_WSTRB(2) <= \<const0>\;
  M_AXI_IC_WSTRB(1) <= \<const0>\;
  M_AXI_IC_WSTRB(0) <= \<const0>\;
  M_AXI_IC_WUSER(0) <= \<const0>\;
  M_AXI_IC_WVALID <= \<const0>\;
  M_AXI_IP_ARADDR(31) <= \<const0>\;
  M_AXI_IP_ARADDR(30) <= \<const0>\;
  M_AXI_IP_ARADDR(29) <= \<const0>\;
  M_AXI_IP_ARADDR(28) <= \<const0>\;
  M_AXI_IP_ARADDR(27) <= \<const0>\;
  M_AXI_IP_ARADDR(26) <= \<const0>\;
  M_AXI_IP_ARADDR(25) <= \<const0>\;
  M_AXI_IP_ARADDR(24) <= \<const0>\;
  M_AXI_IP_ARADDR(23) <= \<const0>\;
  M_AXI_IP_ARADDR(22) <= \<const0>\;
  M_AXI_IP_ARADDR(21) <= \<const0>\;
  M_AXI_IP_ARADDR(20) <= \<const0>\;
  M_AXI_IP_ARADDR(19) <= \<const0>\;
  M_AXI_IP_ARADDR(18) <= \<const0>\;
  M_AXI_IP_ARADDR(17) <= \<const0>\;
  M_AXI_IP_ARADDR(16) <= \<const0>\;
  M_AXI_IP_ARADDR(15) <= \<const0>\;
  M_AXI_IP_ARADDR(14) <= \<const0>\;
  M_AXI_IP_ARADDR(13) <= \<const0>\;
  M_AXI_IP_ARADDR(12) <= \<const0>\;
  M_AXI_IP_ARADDR(11) <= \<const0>\;
  M_AXI_IP_ARADDR(10) <= \<const0>\;
  M_AXI_IP_ARADDR(9) <= \<const0>\;
  M_AXI_IP_ARADDR(8) <= \<const0>\;
  M_AXI_IP_ARADDR(7) <= \<const0>\;
  M_AXI_IP_ARADDR(6) <= \<const0>\;
  M_AXI_IP_ARADDR(5) <= \<const0>\;
  M_AXI_IP_ARADDR(4) <= \<const0>\;
  M_AXI_IP_ARADDR(3) <= \<const0>\;
  M_AXI_IP_ARADDR(2) <= \<const0>\;
  M_AXI_IP_ARADDR(1) <= \<const0>\;
  M_AXI_IP_ARADDR(0) <= \<const0>\;
  M_AXI_IP_ARBURST(1) <= \<const0>\;
  M_AXI_IP_ARBURST(0) <= \<const0>\;
  M_AXI_IP_ARCACHE(3) <= \<const0>\;
  M_AXI_IP_ARCACHE(2) <= \<const0>\;
  M_AXI_IP_ARCACHE(1) <= \<const0>\;
  M_AXI_IP_ARCACHE(0) <= \<const0>\;
  M_AXI_IP_ARID(0) <= \<const0>\;
  M_AXI_IP_ARLEN(7) <= \<const0>\;
  M_AXI_IP_ARLEN(6) <= \<const0>\;
  M_AXI_IP_ARLEN(5) <= \<const0>\;
  M_AXI_IP_ARLEN(4) <= \<const0>\;
  M_AXI_IP_ARLEN(3) <= \<const0>\;
  M_AXI_IP_ARLEN(2) <= \<const0>\;
  M_AXI_IP_ARLEN(1) <= \<const0>\;
  M_AXI_IP_ARLEN(0) <= \<const0>\;
  M_AXI_IP_ARLOCK <= \<const0>\;
  M_AXI_IP_ARPROT(2) <= \<const0>\;
  M_AXI_IP_ARPROT(1) <= \<const0>\;
  M_AXI_IP_ARPROT(0) <= \<const0>\;
  M_AXI_IP_ARQOS(3) <= \<const0>\;
  M_AXI_IP_ARQOS(2) <= \<const0>\;
  M_AXI_IP_ARQOS(1) <= \<const0>\;
  M_AXI_IP_ARQOS(0) <= \<const0>\;
  M_AXI_IP_ARSIZE(2) <= \<const0>\;
  M_AXI_IP_ARSIZE(1) <= \<const0>\;
  M_AXI_IP_ARSIZE(0) <= \<const0>\;
  M_AXI_IP_ARVALID <= \<const0>\;
  M_AXI_IP_AWADDR(31) <= \<const0>\;
  M_AXI_IP_AWADDR(30) <= \<const0>\;
  M_AXI_IP_AWADDR(29) <= \<const0>\;
  M_AXI_IP_AWADDR(28) <= \<const0>\;
  M_AXI_IP_AWADDR(27) <= \<const0>\;
  M_AXI_IP_AWADDR(26) <= \<const0>\;
  M_AXI_IP_AWADDR(25) <= \<const0>\;
  M_AXI_IP_AWADDR(24) <= \<const0>\;
  M_AXI_IP_AWADDR(23) <= \<const0>\;
  M_AXI_IP_AWADDR(22) <= \<const0>\;
  M_AXI_IP_AWADDR(21) <= \<const0>\;
  M_AXI_IP_AWADDR(20) <= \<const0>\;
  M_AXI_IP_AWADDR(19) <= \<const0>\;
  M_AXI_IP_AWADDR(18) <= \<const0>\;
  M_AXI_IP_AWADDR(17) <= \<const0>\;
  M_AXI_IP_AWADDR(16) <= \<const0>\;
  M_AXI_IP_AWADDR(15) <= \<const0>\;
  M_AXI_IP_AWADDR(14) <= \<const0>\;
  M_AXI_IP_AWADDR(13) <= \<const0>\;
  M_AXI_IP_AWADDR(12) <= \<const0>\;
  M_AXI_IP_AWADDR(11) <= \<const0>\;
  M_AXI_IP_AWADDR(10) <= \<const0>\;
  M_AXI_IP_AWADDR(9) <= \<const0>\;
  M_AXI_IP_AWADDR(8) <= \<const0>\;
  M_AXI_IP_AWADDR(7) <= \<const0>\;
  M_AXI_IP_AWADDR(6) <= \<const0>\;
  M_AXI_IP_AWADDR(5) <= \<const0>\;
  M_AXI_IP_AWADDR(4) <= \<const0>\;
  M_AXI_IP_AWADDR(3) <= \<const0>\;
  M_AXI_IP_AWADDR(2) <= \<const0>\;
  M_AXI_IP_AWADDR(1) <= \<const0>\;
  M_AXI_IP_AWADDR(0) <= \<const0>\;
  M_AXI_IP_AWBURST(1) <= \<const0>\;
  M_AXI_IP_AWBURST(0) <= \<const0>\;
  M_AXI_IP_AWCACHE(3) <= \<const0>\;
  M_AXI_IP_AWCACHE(2) <= \<const0>\;
  M_AXI_IP_AWCACHE(1) <= \<const0>\;
  M_AXI_IP_AWCACHE(0) <= \<const0>\;
  M_AXI_IP_AWID(0) <= \<const0>\;
  M_AXI_IP_AWLEN(7) <= \<const0>\;
  M_AXI_IP_AWLEN(6) <= \<const0>\;
  M_AXI_IP_AWLEN(5) <= \<const0>\;
  M_AXI_IP_AWLEN(4) <= \<const0>\;
  M_AXI_IP_AWLEN(3) <= \<const0>\;
  M_AXI_IP_AWLEN(2) <= \<const0>\;
  M_AXI_IP_AWLEN(1) <= \<const0>\;
  M_AXI_IP_AWLEN(0) <= \<const0>\;
  M_AXI_IP_AWLOCK <= \<const0>\;
  M_AXI_IP_AWPROT(2) <= \<const0>\;
  M_AXI_IP_AWPROT(1) <= \<const0>\;
  M_AXI_IP_AWPROT(0) <= \<const0>\;
  M_AXI_IP_AWQOS(3) <= \<const0>\;
  M_AXI_IP_AWQOS(2) <= \<const0>\;
  M_AXI_IP_AWQOS(1) <= \<const0>\;
  M_AXI_IP_AWQOS(0) <= \<const0>\;
  M_AXI_IP_AWSIZE(2) <= \<const0>\;
  M_AXI_IP_AWSIZE(1) <= \<const0>\;
  M_AXI_IP_AWSIZE(0) <= \<const0>\;
  M_AXI_IP_AWVALID <= \<const0>\;
  M_AXI_IP_BREADY <= \<const0>\;
  M_AXI_IP_RREADY <= \<const0>\;
  M_AXI_IP_WDATA(31) <= \<const0>\;
  M_AXI_IP_WDATA(30) <= \<const0>\;
  M_AXI_IP_WDATA(29) <= \<const0>\;
  M_AXI_IP_WDATA(28) <= \<const0>\;
  M_AXI_IP_WDATA(27) <= \<const0>\;
  M_AXI_IP_WDATA(26) <= \<const0>\;
  M_AXI_IP_WDATA(25) <= \<const0>\;
  M_AXI_IP_WDATA(24) <= \<const0>\;
  M_AXI_IP_WDATA(23) <= \<const0>\;
  M_AXI_IP_WDATA(22) <= \<const0>\;
  M_AXI_IP_WDATA(21) <= \<const0>\;
  M_AXI_IP_WDATA(20) <= \<const0>\;
  M_AXI_IP_WDATA(19) <= \<const0>\;
  M_AXI_IP_WDATA(18) <= \<const0>\;
  M_AXI_IP_WDATA(17) <= \<const0>\;
  M_AXI_IP_WDATA(16) <= \<const0>\;
  M_AXI_IP_WDATA(15) <= \<const0>\;
  M_AXI_IP_WDATA(14) <= \<const0>\;
  M_AXI_IP_WDATA(13) <= \<const0>\;
  M_AXI_IP_WDATA(12) <= \<const0>\;
  M_AXI_IP_WDATA(11) <= \<const0>\;
  M_AXI_IP_WDATA(10) <= \<const0>\;
  M_AXI_IP_WDATA(9) <= \<const0>\;
  M_AXI_IP_WDATA(8) <= \<const0>\;
  M_AXI_IP_WDATA(7) <= \<const0>\;
  M_AXI_IP_WDATA(6) <= \<const0>\;
  M_AXI_IP_WDATA(5) <= \<const0>\;
  M_AXI_IP_WDATA(4) <= \<const0>\;
  M_AXI_IP_WDATA(3) <= \<const0>\;
  M_AXI_IP_WDATA(2) <= \<const0>\;
  M_AXI_IP_WDATA(1) <= \<const0>\;
  M_AXI_IP_WDATA(0) <= \<const0>\;
  M_AXI_IP_WLAST <= \<const0>\;
  M_AXI_IP_WSTRB(3) <= \<const0>\;
  M_AXI_IP_WSTRB(2) <= \<const0>\;
  M_AXI_IP_WSTRB(1) <= \<const0>\;
  M_AXI_IP_WSTRB(0) <= \<const0>\;
  M_AXI_IP_WVALID <= \<const0>\;
  Read_Strobe <= \^read_strobe\;
  S0_AXIS_TREADY <= \<const0>\;
  S10_AXIS_TREADY <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S1_AXIS_TREADY <= \<const0>\;
  S2_AXIS_TREADY <= \<const0>\;
  S3_AXIS_TREADY <= \<const0>\;
  S4_AXIS_TREADY <= \<const0>\;
  S5_AXIS_TREADY <= \<const0>\;
  S6_AXIS_TREADY <= \<const0>\;
  S7_AXIS_TREADY <= \<const0>\;
  S8_AXIS_TREADY <= \<const0>\;
  S9_AXIS_TREADY <= \<const0>\;
  Trace_DCache_Hit <= \<const0>\;
  Trace_DCache_Rdy <= \<const0>\;
  Trace_DCache_Read <= \<const0>\;
  Trace_DCache_Req <= \<const0>\;
  Trace_Data_Access <= \^trace_data_access\;
  Trace_Data_Address(0 to 31) <= \^trace_data_address\(0 to 31);
  Trace_Data_Byte_Enable(0 to 3) <= \^trace_data_byte_enable\(0 to 3);
  Trace_Data_Read <= \^trace_data_read\;
  Trace_Data_Write <= \^trace_data_write\;
  Trace_Data_Write_Value(0 to 31) <= \^trace_data_write_value\(0 to 31);
  Trace_Delay_Slot <= \^trace_delay_slot\;
  Trace_EX_PipeRun <= \^trace_ex_piperun\;
  Trace_Exception_Kind(0) <= \<const0>\;
  Trace_Exception_Kind(1) <= \^trace_exception_kind\(1);
  Trace_Exception_Kind(2) <= \<const0>\;
  Trace_Exception_Kind(3 to 4) <= \^trace_exception_kind\(3 to 4);
  Trace_Exception_Taken <= \^trace_exception_taken\;
  Trace_ICache_Hit <= \<const0>\;
  Trace_ICache_Rdy <= \<const0>\;
  Trace_ICache_Req <= \<const0>\;
  Trace_Instruction(0 to 31) <= \^trace_instruction\(0 to 31);
  Trace_Jump_Hit <= \<const0>\;
  Trace_Jump_Taken <= \^trace_jump_taken\;
  Trace_MB_Halted <= \^lockstep_master_out\(8);
  Trace_MEM_PipeRun <= \^trace_mem_piperun\;
  Trace_MSR_Reg(0) <= \<const0>\;
  Trace_MSR_Reg(1) <= \<const0>\;
  Trace_MSR_Reg(2) <= \<const0>\;
  Trace_MSR_Reg(3) <= \<const0>\;
  Trace_MSR_Reg(4) <= \<const0>\;
  Trace_MSR_Reg(5) <= \<const0>\;
  Trace_MSR_Reg(6) <= \<const0>\;
  Trace_MSR_Reg(7) <= \<const0>\;
  Trace_MSR_Reg(8) <= \<const0>\;
  Trace_MSR_Reg(9) <= \<const0>\;
  Trace_MSR_Reg(10) <= \<const0>\;
  Trace_MSR_Reg(11 to 13) <= \^trace_msr_reg\(11 to 13);
  Trace_MSR_Reg(14) <= \<const0>\;
  Trace_New_Reg_Value(0 to 31) <= \^trace_new_reg_value\(0 to 31);
  Trace_OF_PipeRun <= \^trace_of_piperun\;
  Trace_PC(0 to 31) <= \^trace_pc\(0 to 31);
  Trace_PID_Reg(0) <= \<const0>\;
  Trace_PID_Reg(1) <= \<const0>\;
  Trace_PID_Reg(2) <= \<const0>\;
  Trace_PID_Reg(3) <= \<const0>\;
  Trace_PID_Reg(4) <= \<const0>\;
  Trace_PID_Reg(5) <= \<const0>\;
  Trace_PID_Reg(6) <= \<const0>\;
  Trace_PID_Reg(7) <= \<const0>\;
  Trace_Reg_Addr(0 to 4) <= \^trace_reg_addr\(0 to 4);
  Trace_Reg_Write <= \^trace_reg_write\;
  Trace_Valid_Instr <= \^trace_valid_instr\;
  Write_Strobe <= \^write_strobe\;
Dbg_TDO_INST_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Dbg_Reg_En(1),
      I1 => Dbg_Reg_En(3),
      I2 => Dbg_Reg_En(4),
      I3 => Dbg_Reg_En(0),
      I4 => Dbg_Reg_En(2),
      I5 => Dbg_Reg_En(6),
      O => Dbg_TDO_INST_0_i_28_n_0
    );
Dbg_TDO_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => Dbg_Reg_En(2),
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_TDO_INST_0_i_40_n_0,
      I3 => Dbg_Reg_En(7),
      I4 => Dbg_Reg_En(0),
      I5 => Dbg_Reg_En(4),
      O => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Read_Reg_En\
    );
Dbg_TDO_INST_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => MicroBlaze_Core_I_n_417,
      I1 => Dbg_Reg_En(2),
      I2 => Dbg_Reg_En(5),
      O => Dbg_TDO_INST_0_i_32_n_0
    );
Dbg_TDO_INST_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => MicroBlaze_Core_I_n_416,
      I1 => Dbg_Reg_En(5),
      I2 => Dbg_Reg_En(2),
      O => Dbg_TDO_INST_0_i_34_n_0
    );
Dbg_TDO_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => MicroBlaze_Core_I_n_413,
      I1 => Dbg_Reg_En(7),
      I2 => Dbg_Reg_En(6),
      I3 => Dbg_Reg_En(5),
      I4 => Dbg_Reg_En(4),
      O => Dbg_TDO_INST_0_i_4_n_0
    );
Dbg_TDO_INST_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Dbg_Reg_En(3),
      I1 => Dbg_Reg_En(6),
      I2 => Dbg_Reg_En(1),
      O => Dbg_TDO_INST_0_i_40_n_0
    );
Dbg_TDO_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Dbg_Reg_En(5),
      I1 => Dbg_Reg_En(4),
      I2 => MicroBlaze_Core_I_n_413,
      I3 => Dbg_Reg_En(6),
      O => Dbg_TDO_INST_0_i_5_n_0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LOCKSTEP_Out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^lockstep_master_out\(8),
      Q => \^lockstep_out\(3228),
      R => Reset
    );
\LOCKSTEP_Out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(6),
      Q => \^lockstep_out\(10),
      R => Reset
    );
\LOCKSTEP_Out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(7),
      Q => \^lockstep_out\(11),
      R => Reset
    );
\LOCKSTEP_Out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(8),
      Q => \^lockstep_out\(12),
      R => Reset
    );
\LOCKSTEP_Out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(0),
      Q => \^lockstep_out\(132),
      R => Reset
    );
\LOCKSTEP_Out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(1),
      Q => \^lockstep_out\(133),
      R => Reset
    );
\LOCKSTEP_Out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(2),
      Q => \^lockstep_out\(134),
      R => Reset
    );
\LOCKSTEP_Out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(3),
      Q => \^lockstep_out\(135),
      R => Reset
    );
\LOCKSTEP_Out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(4),
      Q => \^lockstep_out\(136),
      R => Reset
    );
\LOCKSTEP_Out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(5),
      Q => \^lockstep_out\(137),
      R => Reset
    );
\LOCKSTEP_Out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(6),
      Q => \^lockstep_out\(138),
      R => Reset
    );
\LOCKSTEP_Out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(7),
      Q => \^lockstep_out\(139),
      R => Reset
    );
\LOCKSTEP_Out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(9),
      Q => \^lockstep_out\(13),
      R => Reset
    );
\LOCKSTEP_Out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(8),
      Q => \^lockstep_out\(140),
      R => Reset
    );
\LOCKSTEP_Out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(9),
      Q => \^lockstep_out\(141),
      R => Reset
    );
\LOCKSTEP_Out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(10),
      Q => \^lockstep_out\(142),
      R => Reset
    );
\LOCKSTEP_Out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(11),
      Q => \^lockstep_out\(143),
      R => Reset
    );
\LOCKSTEP_Out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(12),
      Q => \^lockstep_out\(144),
      R => Reset
    );
\LOCKSTEP_Out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(13),
      Q => \^lockstep_out\(145),
      R => Reset
    );
\LOCKSTEP_Out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(14),
      Q => \^lockstep_out\(146),
      R => Reset
    );
\LOCKSTEP_Out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(15),
      Q => \^lockstep_out\(147),
      R => Reset
    );
\LOCKSTEP_Out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(16),
      Q => \^lockstep_out\(148),
      R => Reset
    );
\LOCKSTEP_Out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(17),
      Q => \^lockstep_out\(149),
      R => Reset
    );
\LOCKSTEP_Out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(10),
      Q => \^lockstep_out\(14),
      R => Reset
    );
\LOCKSTEP_Out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(18),
      Q => \^lockstep_out\(150),
      R => Reset
    );
\LOCKSTEP_Out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(19),
      Q => \^lockstep_out\(151),
      R => Reset
    );
\LOCKSTEP_Out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(20),
      Q => \^lockstep_out\(152),
      R => Reset
    );
\LOCKSTEP_Out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(21),
      Q => \^lockstep_out\(153),
      R => Reset
    );
\LOCKSTEP_Out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(22),
      Q => \^lockstep_out\(154),
      R => Reset
    );
\LOCKSTEP_Out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(23),
      Q => \^lockstep_out\(155),
      R => Reset
    );
\LOCKSTEP_Out_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(24),
      Q => \^lockstep_out\(156),
      R => Reset
    );
\LOCKSTEP_Out_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(25),
      Q => \^lockstep_out\(157),
      R => Reset
    );
\LOCKSTEP_Out_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(26),
      Q => \^lockstep_out\(158),
      R => Reset
    );
\LOCKSTEP_Out_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(27),
      Q => \^lockstep_out\(159),
      R => Reset
    );
\LOCKSTEP_Out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(11),
      Q => \^lockstep_out\(15),
      R => Reset
    );
\LOCKSTEP_Out_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(28),
      Q => \^lockstep_out\(160),
      R => Reset
    );
\LOCKSTEP_Out_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(29),
      Q => \^lockstep_out\(161),
      R => Reset
    );
\LOCKSTEP_Out_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(30),
      Q => \^lockstep_out\(162),
      R => Reset
    );
\LOCKSTEP_Out_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_write\(31),
      Q => \^lockstep_out\(163),
      R => Reset
    );
\LOCKSTEP_Out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(12),
      Q => \^lockstep_out\(16),
      R => Reset
    );
\LOCKSTEP_Out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(13),
      Q => \^lockstep_out\(17),
      R => Reset
    );
\LOCKSTEP_Out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(14),
      Q => \^lockstep_out\(18),
      R => Reset
    );
\LOCKSTEP_Out_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^d_as\,
      Q => \^lockstep_out\(196),
      R => Reset
    );
\LOCKSTEP_Out_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^read_strobe\,
      Q => \^lockstep_out\(197),
      R => Reset
    );
\LOCKSTEP_Out_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^write_strobe\,
      Q => \^lockstep_out\(198),
      R => Reset
    );
\LOCKSTEP_Out_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(0),
      Q => \^lockstep_out\(199),
      R => Reset
    );
\LOCKSTEP_Out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(15),
      Q => \^lockstep_out\(19),
      R => Reset
    );
\LOCKSTEP_Out_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(1),
      Q => \^lockstep_out\(200),
      R => Reset
    );
\LOCKSTEP_Out_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(2),
      Q => \^lockstep_out\(201),
      R => Reset
    );
\LOCKSTEP_Out_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^byte_enable\(3),
      Q => \^lockstep_out\(202),
      R => Reset
    );
\LOCKSTEP_Out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(16),
      Q => \^lockstep_out\(20),
      R => Reset
    );
\LOCKSTEP_Out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(17),
      Q => \^lockstep_out\(21),
      R => Reset
    );
\LOCKSTEP_Out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(18),
      Q => \^lockstep_out\(22),
      R => Reset
    );
\LOCKSTEP_Out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(19),
      Q => \^lockstep_out\(23),
      R => Reset
    );
\LOCKSTEP_Out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(20),
      Q => \^lockstep_out\(24),
      R => Reset
    );
\LOCKSTEP_Out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(21),
      Q => \^lockstep_out\(25),
      R => Reset
    );
\LOCKSTEP_Out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(22),
      Q => \^lockstep_out\(26),
      R => Reset
    );
\LOCKSTEP_Out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(23),
      Q => \^lockstep_out\(27),
      R => Reset
    );
\LOCKSTEP_Out_reg[2881]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(0),
      Q => \^lockstep_out\(2881),
      R => Reset
    );
\LOCKSTEP_Out_reg[2882]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(1),
      Q => \^lockstep_out\(2882),
      R => Reset
    );
\LOCKSTEP_Out_reg[2883]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(2),
      Q => \^lockstep_out\(2883),
      R => Reset
    );
\LOCKSTEP_Out_reg[2884]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(3),
      Q => \^lockstep_out\(2884),
      R => Reset
    );
\LOCKSTEP_Out_reg[2885]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(4),
      Q => \^lockstep_out\(2885),
      R => Reset
    );
\LOCKSTEP_Out_reg[2886]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(5),
      Q => \^lockstep_out\(2886),
      R => Reset
    );
\LOCKSTEP_Out_reg[2887]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(6),
      Q => \^lockstep_out\(2887),
      R => Reset
    );
\LOCKSTEP_Out_reg[2888]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(7),
      Q => \^lockstep_out\(2888),
      R => Reset
    );
\LOCKSTEP_Out_reg[2889]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(8),
      Q => \^lockstep_out\(2889),
      R => Reset
    );
\LOCKSTEP_Out_reg[2890]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(9),
      Q => \^lockstep_out\(2890),
      R => Reset
    );
\LOCKSTEP_Out_reg[2891]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(10),
      Q => \^lockstep_out\(2891),
      R => Reset
    );
\LOCKSTEP_Out_reg[2892]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(11),
      Q => \^lockstep_out\(2892),
      R => Reset
    );
\LOCKSTEP_Out_reg[2893]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(12),
      Q => \^lockstep_out\(2893),
      R => Reset
    );
\LOCKSTEP_Out_reg[2894]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(13),
      Q => \^lockstep_out\(2894),
      R => Reset
    );
\LOCKSTEP_Out_reg[2895]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(14),
      Q => \^lockstep_out\(2895),
      R => Reset
    );
\LOCKSTEP_Out_reg[2896]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(15),
      Q => \^lockstep_out\(2896),
      R => Reset
    );
\LOCKSTEP_Out_reg[2897]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(16),
      Q => \^lockstep_out\(2897),
      R => Reset
    );
\LOCKSTEP_Out_reg[2898]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(17),
      Q => \^lockstep_out\(2898),
      R => Reset
    );
\LOCKSTEP_Out_reg[2899]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(18),
      Q => \^lockstep_out\(2899),
      R => Reset
    );
\LOCKSTEP_Out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(24),
      Q => \^lockstep_out\(28),
      R => Reset
    );
\LOCKSTEP_Out_reg[2900]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(19),
      Q => \^lockstep_out\(2900),
      R => Reset
    );
\LOCKSTEP_Out_reg[2901]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(20),
      Q => \^lockstep_out\(2901),
      R => Reset
    );
\LOCKSTEP_Out_reg[2902]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(21),
      Q => \^lockstep_out\(2902),
      R => Reset
    );
\LOCKSTEP_Out_reg[2903]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(22),
      Q => \^lockstep_out\(2903),
      R => Reset
    );
\LOCKSTEP_Out_reg[2904]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(23),
      Q => \^lockstep_out\(2904),
      R => Reset
    );
\LOCKSTEP_Out_reg[2905]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(24),
      Q => \^lockstep_out\(2905),
      R => Reset
    );
\LOCKSTEP_Out_reg[2906]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(25),
      Q => \^lockstep_out\(2906),
      R => Reset
    );
\LOCKSTEP_Out_reg[2907]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(26),
      Q => \^lockstep_out\(2907),
      R => Reset
    );
\LOCKSTEP_Out_reg[2908]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(27),
      Q => \^lockstep_out\(2908),
      R => Reset
    );
\LOCKSTEP_Out_reg[2909]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(28),
      Q => \^lockstep_out\(2909),
      R => Reset
    );
\LOCKSTEP_Out_reg[2910]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(29),
      Q => \^lockstep_out\(2910),
      R => Reset
    );
\LOCKSTEP_Out_reg[2911]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(30),
      Q => \^lockstep_out\(2911),
      R => Reset
    );
\LOCKSTEP_Out_reg[2912]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_instruction\(31),
      Q => \^lockstep_out\(2912),
      R => Reset
    );
\LOCKSTEP_Out_reg[2913]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_valid_instr\,
      Q => \^lockstep_out\(2913),
      R => Reset
    );
\LOCKSTEP_Out_reg[2914]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(0),
      Q => \^lockstep_out\(2914),
      R => Reset
    );
\LOCKSTEP_Out_reg[2915]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(1),
      Q => \^lockstep_out\(2915),
      R => Reset
    );
\LOCKSTEP_Out_reg[2916]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(2),
      Q => \^lockstep_out\(2916),
      R => Reset
    );
\LOCKSTEP_Out_reg[2917]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(3),
      Q => \^lockstep_out\(2917),
      R => Reset
    );
\LOCKSTEP_Out_reg[2918]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(4),
      Q => \^lockstep_out\(2918),
      R => Reset
    );
\LOCKSTEP_Out_reg[2919]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(5),
      Q => \^lockstep_out\(2919),
      R => Reset
    );
\LOCKSTEP_Out_reg[2920]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(6),
      Q => \^lockstep_out\(2920),
      R => Reset
    );
\LOCKSTEP_Out_reg[2921]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(7),
      Q => \^lockstep_out\(2921),
      R => Reset
    );
\LOCKSTEP_Out_reg[2922]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(8),
      Q => \^lockstep_out\(2922),
      R => Reset
    );
\LOCKSTEP_Out_reg[2923]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(9),
      Q => \^lockstep_out\(2923),
      R => Reset
    );
\LOCKSTEP_Out_reg[2924]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(10),
      Q => \^lockstep_out\(2924),
      R => Reset
    );
\LOCKSTEP_Out_reg[2925]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(11),
      Q => \^lockstep_out\(2925),
      R => Reset
    );
\LOCKSTEP_Out_reg[2926]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(12),
      Q => \^lockstep_out\(2926),
      R => Reset
    );
\LOCKSTEP_Out_reg[2927]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(13),
      Q => \^lockstep_out\(2927),
      R => Reset
    );
\LOCKSTEP_Out_reg[2928]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(14),
      Q => \^lockstep_out\(2928),
      R => Reset
    );
\LOCKSTEP_Out_reg[2929]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(15),
      Q => \^lockstep_out\(2929),
      R => Reset
    );
\LOCKSTEP_Out_reg[2930]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(16),
      Q => \^lockstep_out\(2930),
      R => Reset
    );
\LOCKSTEP_Out_reg[2931]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(17),
      Q => \^lockstep_out\(2931),
      R => Reset
    );
\LOCKSTEP_Out_reg[2932]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(18),
      Q => \^lockstep_out\(2932),
      R => Reset
    );
\LOCKSTEP_Out_reg[2933]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(19),
      Q => \^lockstep_out\(2933),
      R => Reset
    );
\LOCKSTEP_Out_reg[2934]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(20),
      Q => \^lockstep_out\(2934),
      R => Reset
    );
\LOCKSTEP_Out_reg[2935]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(21),
      Q => \^lockstep_out\(2935),
      R => Reset
    );
\LOCKSTEP_Out_reg[2936]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(22),
      Q => \^lockstep_out\(2936),
      R => Reset
    );
\LOCKSTEP_Out_reg[2937]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(23),
      Q => \^lockstep_out\(2937),
      R => Reset
    );
\LOCKSTEP_Out_reg[2938]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(24),
      Q => \^lockstep_out\(2938),
      R => Reset
    );
\LOCKSTEP_Out_reg[2939]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(25),
      Q => \^lockstep_out\(2939),
      R => Reset
    );
\LOCKSTEP_Out_reg[2940]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(26),
      Q => \^lockstep_out\(2940),
      R => Reset
    );
\LOCKSTEP_Out_reg[2941]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(27),
      Q => \^lockstep_out\(2941),
      R => Reset
    );
\LOCKSTEP_Out_reg[2942]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(28),
      Q => \^lockstep_out\(2942),
      R => Reset
    );
\LOCKSTEP_Out_reg[2943]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(29),
      Q => \^lockstep_out\(2943),
      R => Reset
    );
\LOCKSTEP_Out_reg[2944]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(30),
      Q => \^lockstep_out\(2944),
      R => Reset
    );
\LOCKSTEP_Out_reg[2945]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_pc\(31),
      Q => \^lockstep_out\(2945),
      R => Reset
    );
\LOCKSTEP_Out_reg[2978]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_write\,
      Q => \^lockstep_out\(2978),
      R => Reset
    );
\LOCKSTEP_Out_reg[2979]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(0),
      Q => \^lockstep_out\(2979),
      R => Reset
    );
\LOCKSTEP_Out_reg[2980]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(1),
      Q => \^lockstep_out\(2980),
      R => Reset
    );
\LOCKSTEP_Out_reg[2981]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(2),
      Q => \^lockstep_out\(2981),
      R => Reset
    );
\LOCKSTEP_Out_reg[2982]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(3),
      Q => \^lockstep_out\(2982),
      R => Reset
    );
\LOCKSTEP_Out_reg[2983]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_reg_addr\(4),
      Q => \^lockstep_out\(2983),
      R => Reset
    );
\LOCKSTEP_Out_reg[2995]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(11),
      Q => \^lockstep_out\(2995),
      R => Reset
    );
\LOCKSTEP_Out_reg[2996]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(12),
      Q => \^lockstep_out\(2996),
      R => Reset
    );
\LOCKSTEP_Out_reg[2997]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_msr_reg\(13),
      Q => \^lockstep_out\(2997),
      R => Reset
    );
\LOCKSTEP_Out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(25),
      Q => \^lockstep_out\(29),
      R => Reset
    );
\LOCKSTEP_Out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^ifetch\,
      Q => \^lockstep_out\(2),
      R => Reset
    );
\LOCKSTEP_Out_reg[3007]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(0),
      Q => \^lockstep_out\(3007),
      R => Reset
    );
\LOCKSTEP_Out_reg[3008]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(1),
      Q => \^lockstep_out\(3008),
      R => Reset
    );
\LOCKSTEP_Out_reg[3009]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(2),
      Q => \^lockstep_out\(3009),
      R => Reset
    );
\LOCKSTEP_Out_reg[3010]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(3),
      Q => \^lockstep_out\(3010),
      R => Reset
    );
\LOCKSTEP_Out_reg[3011]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(4),
      Q => \^lockstep_out\(3011),
      R => Reset
    );
\LOCKSTEP_Out_reg[3012]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(5),
      Q => \^lockstep_out\(3012),
      R => Reset
    );
\LOCKSTEP_Out_reg[3013]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(6),
      Q => \^lockstep_out\(3013),
      R => Reset
    );
\LOCKSTEP_Out_reg[3014]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(7),
      Q => \^lockstep_out\(3014),
      R => Reset
    );
\LOCKSTEP_Out_reg[3015]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(8),
      Q => \^lockstep_out\(3015),
      R => Reset
    );
\LOCKSTEP_Out_reg[3016]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(9),
      Q => \^lockstep_out\(3016),
      R => Reset
    );
\LOCKSTEP_Out_reg[3017]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(10),
      Q => \^lockstep_out\(3017),
      R => Reset
    );
\LOCKSTEP_Out_reg[3018]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(11),
      Q => \^lockstep_out\(3018),
      R => Reset
    );
\LOCKSTEP_Out_reg[3019]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(12),
      Q => \^lockstep_out\(3019),
      R => Reset
    );
\LOCKSTEP_Out_reg[3020]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(13),
      Q => \^lockstep_out\(3020),
      R => Reset
    );
\LOCKSTEP_Out_reg[3021]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(14),
      Q => \^lockstep_out\(3021),
      R => Reset
    );
\LOCKSTEP_Out_reg[3022]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(15),
      Q => \^lockstep_out\(3022),
      R => Reset
    );
\LOCKSTEP_Out_reg[3023]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(16),
      Q => \^lockstep_out\(3023),
      R => Reset
    );
\LOCKSTEP_Out_reg[3024]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(17),
      Q => \^lockstep_out\(3024),
      R => Reset
    );
\LOCKSTEP_Out_reg[3025]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(18),
      Q => \^lockstep_out\(3025),
      R => Reset
    );
\LOCKSTEP_Out_reg[3026]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(19),
      Q => \^lockstep_out\(3026),
      R => Reset
    );
\LOCKSTEP_Out_reg[3027]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(20),
      Q => \^lockstep_out\(3027),
      R => Reset
    );
\LOCKSTEP_Out_reg[3028]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(21),
      Q => \^lockstep_out\(3028),
      R => Reset
    );
\LOCKSTEP_Out_reg[3029]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(22),
      Q => \^lockstep_out\(3029),
      R => Reset
    );
\LOCKSTEP_Out_reg[3030]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(23),
      Q => \^lockstep_out\(3030),
      R => Reset
    );
\LOCKSTEP_Out_reg[3031]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(24),
      Q => \^lockstep_out\(3031),
      R => Reset
    );
\LOCKSTEP_Out_reg[3032]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(25),
      Q => \^lockstep_out\(3032),
      R => Reset
    );
\LOCKSTEP_Out_reg[3033]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(26),
      Q => \^lockstep_out\(3033),
      R => Reset
    );
\LOCKSTEP_Out_reg[3034]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(27),
      Q => \^lockstep_out\(3034),
      R => Reset
    );
\LOCKSTEP_Out_reg[3035]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(28),
      Q => \^lockstep_out\(3035),
      R => Reset
    );
\LOCKSTEP_Out_reg[3036]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(29),
      Q => \^lockstep_out\(3036),
      R => Reset
    );
\LOCKSTEP_Out_reg[3037]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(30),
      Q => \^lockstep_out\(3037),
      R => Reset
    );
\LOCKSTEP_Out_reg[3038]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_new_reg_value\(31),
      Q => \^lockstep_out\(3038),
      R => Reset
    );
\LOCKSTEP_Out_reg[3071]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_taken\,
      Q => \^lockstep_out\(3071),
      R => Reset
    );
\LOCKSTEP_Out_reg[3073]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(1),
      Q => \^lockstep_out\(3073),
      R => Reset
    );
\LOCKSTEP_Out_reg[3075]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(3),
      Q => \^lockstep_out\(3075),
      R => Reset
    );
\LOCKSTEP_Out_reg[3076]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_exception_kind\(4),
      Q => \^lockstep_out\(3076),
      R => Reset
    );
\LOCKSTEP_Out_reg[3077]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_jump_taken\,
      Q => \^lockstep_out\(3077),
      R => Reset
    );
\LOCKSTEP_Out_reg[3078]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_delay_slot\,
      Q => \^lockstep_out\(3078),
      R => Reset
    );
\LOCKSTEP_Out_reg[3079]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(0),
      Q => \^lockstep_out\(3079),
      R => Reset
    );
\LOCKSTEP_Out_reg[3080]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(1),
      Q => \^lockstep_out\(3080),
      R => Reset
    );
\LOCKSTEP_Out_reg[3081]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(2),
      Q => \^lockstep_out\(3081),
      R => Reset
    );
\LOCKSTEP_Out_reg[3082]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(3),
      Q => \^lockstep_out\(3082),
      R => Reset
    );
\LOCKSTEP_Out_reg[3083]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(4),
      Q => \^lockstep_out\(3083),
      R => Reset
    );
\LOCKSTEP_Out_reg[3084]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(5),
      Q => \^lockstep_out\(3084),
      R => Reset
    );
\LOCKSTEP_Out_reg[3085]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(6),
      Q => \^lockstep_out\(3085),
      R => Reset
    );
\LOCKSTEP_Out_reg[3086]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(7),
      Q => \^lockstep_out\(3086),
      R => Reset
    );
\LOCKSTEP_Out_reg[3087]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(8),
      Q => \^lockstep_out\(3087),
      R => Reset
    );
\LOCKSTEP_Out_reg[3088]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(9),
      Q => \^lockstep_out\(3088),
      R => Reset
    );
\LOCKSTEP_Out_reg[3089]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(10),
      Q => \^lockstep_out\(3089),
      R => Reset
    );
\LOCKSTEP_Out_reg[3090]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(11),
      Q => \^lockstep_out\(3090),
      R => Reset
    );
\LOCKSTEP_Out_reg[3091]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(12),
      Q => \^lockstep_out\(3091),
      R => Reset
    );
\LOCKSTEP_Out_reg[3092]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(13),
      Q => \^lockstep_out\(3092),
      R => Reset
    );
\LOCKSTEP_Out_reg[3093]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(14),
      Q => \^lockstep_out\(3093),
      R => Reset
    );
\LOCKSTEP_Out_reg[3094]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(15),
      Q => \^lockstep_out\(3094),
      R => Reset
    );
\LOCKSTEP_Out_reg[3095]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(16),
      Q => \^lockstep_out\(3095),
      R => Reset
    );
\LOCKSTEP_Out_reg[3096]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(17),
      Q => \^lockstep_out\(3096),
      R => Reset
    );
\LOCKSTEP_Out_reg[3097]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(18),
      Q => \^lockstep_out\(3097),
      R => Reset
    );
\LOCKSTEP_Out_reg[3098]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(19),
      Q => \^lockstep_out\(3098),
      R => Reset
    );
\LOCKSTEP_Out_reg[3099]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(20),
      Q => \^lockstep_out\(3099),
      R => Reset
    );
\LOCKSTEP_Out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(26),
      Q => \^lockstep_out\(30),
      R => Reset
    );
\LOCKSTEP_Out_reg[3100]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(21),
      Q => \^lockstep_out\(3100),
      R => Reset
    );
\LOCKSTEP_Out_reg[3101]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(22),
      Q => \^lockstep_out\(3101),
      R => Reset
    );
\LOCKSTEP_Out_reg[3102]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(23),
      Q => \^lockstep_out\(3102),
      R => Reset
    );
\LOCKSTEP_Out_reg[3103]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(24),
      Q => \^lockstep_out\(3103),
      R => Reset
    );
\LOCKSTEP_Out_reg[3104]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(25),
      Q => \^lockstep_out\(3104),
      R => Reset
    );
\LOCKSTEP_Out_reg[3105]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(26),
      Q => \^lockstep_out\(3105),
      R => Reset
    );
\LOCKSTEP_Out_reg[3106]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(27),
      Q => \^lockstep_out\(3106),
      R => Reset
    );
\LOCKSTEP_Out_reg[3107]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(28),
      Q => \^lockstep_out\(3107),
      R => Reset
    );
\LOCKSTEP_Out_reg[3108]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(29),
      Q => \^lockstep_out\(3108),
      R => Reset
    );
\LOCKSTEP_Out_reg[3109]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(30),
      Q => \^lockstep_out\(3109),
      R => Reset
    );
\LOCKSTEP_Out_reg[3110]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_address\(31),
      Q => \^lockstep_out\(3110),
      R => Reset
    );
\LOCKSTEP_Out_reg[3143]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(0),
      Q => \^lockstep_out\(3143),
      R => Reset
    );
\LOCKSTEP_Out_reg[3144]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(1),
      Q => \^lockstep_out\(3144),
      R => Reset
    );
\LOCKSTEP_Out_reg[3145]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(2),
      Q => \^lockstep_out\(3145),
      R => Reset
    );
\LOCKSTEP_Out_reg[3146]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(3),
      Q => \^lockstep_out\(3146),
      R => Reset
    );
\LOCKSTEP_Out_reg[3147]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(4),
      Q => \^lockstep_out\(3147),
      R => Reset
    );
\LOCKSTEP_Out_reg[3148]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(5),
      Q => \^lockstep_out\(3148),
      R => Reset
    );
\LOCKSTEP_Out_reg[3149]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(6),
      Q => \^lockstep_out\(3149),
      R => Reset
    );
\LOCKSTEP_Out_reg[3150]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(7),
      Q => \^lockstep_out\(3150),
      R => Reset
    );
\LOCKSTEP_Out_reg[3151]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(8),
      Q => \^lockstep_out\(3151),
      R => Reset
    );
\LOCKSTEP_Out_reg[3152]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(9),
      Q => \^lockstep_out\(3152),
      R => Reset
    );
\LOCKSTEP_Out_reg[3153]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(10),
      Q => \^lockstep_out\(3153),
      R => Reset
    );
\LOCKSTEP_Out_reg[3154]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(11),
      Q => \^lockstep_out\(3154),
      R => Reset
    );
\LOCKSTEP_Out_reg[3155]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(12),
      Q => \^lockstep_out\(3155),
      R => Reset
    );
\LOCKSTEP_Out_reg[3156]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(13),
      Q => \^lockstep_out\(3156),
      R => Reset
    );
\LOCKSTEP_Out_reg[3157]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(14),
      Q => \^lockstep_out\(3157),
      R => Reset
    );
\LOCKSTEP_Out_reg[3158]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(15),
      Q => \^lockstep_out\(3158),
      R => Reset
    );
\LOCKSTEP_Out_reg[3159]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(16),
      Q => \^lockstep_out\(3159),
      R => Reset
    );
\LOCKSTEP_Out_reg[3160]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(17),
      Q => \^lockstep_out\(3160),
      R => Reset
    );
\LOCKSTEP_Out_reg[3161]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(18),
      Q => \^lockstep_out\(3161),
      R => Reset
    );
\LOCKSTEP_Out_reg[3162]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(19),
      Q => \^lockstep_out\(3162),
      R => Reset
    );
\LOCKSTEP_Out_reg[3163]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(20),
      Q => \^lockstep_out\(3163),
      R => Reset
    );
\LOCKSTEP_Out_reg[3164]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(21),
      Q => \^lockstep_out\(3164),
      R => Reset
    );
\LOCKSTEP_Out_reg[3165]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(22),
      Q => \^lockstep_out\(3165),
      R => Reset
    );
\LOCKSTEP_Out_reg[3166]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(23),
      Q => \^lockstep_out\(3166),
      R => Reset
    );
\LOCKSTEP_Out_reg[3167]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(24),
      Q => \^lockstep_out\(3167),
      R => Reset
    );
\LOCKSTEP_Out_reg[3168]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(25),
      Q => \^lockstep_out\(3168),
      R => Reset
    );
\LOCKSTEP_Out_reg[3169]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(26),
      Q => \^lockstep_out\(3169),
      R => Reset
    );
\LOCKSTEP_Out_reg[3170]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(27),
      Q => \^lockstep_out\(3170),
      R => Reset
    );
\LOCKSTEP_Out_reg[3171]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(28),
      Q => \^lockstep_out\(3171),
      R => Reset
    );
\LOCKSTEP_Out_reg[3172]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(29),
      Q => \^lockstep_out\(3172),
      R => Reset
    );
\LOCKSTEP_Out_reg[3173]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(30),
      Q => \^lockstep_out\(3173),
      R => Reset
    );
\LOCKSTEP_Out_reg[3174]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write_value\(31),
      Q => \^lockstep_out\(3174),
      R => Reset
    );
\LOCKSTEP_Out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(27),
      Q => \^lockstep_out\(31),
      R => Reset
    );
\LOCKSTEP_Out_reg[3207]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(0),
      Q => \^lockstep_out\(3207),
      R => Reset
    );
\LOCKSTEP_Out_reg[3208]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(1),
      Q => \^lockstep_out\(3208),
      R => Reset
    );
\LOCKSTEP_Out_reg[3209]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(2),
      Q => \^lockstep_out\(3209),
      R => Reset
    );
\LOCKSTEP_Out_reg[3210]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_byte_enable\(3),
      Q => \^lockstep_out\(3210),
      R => Reset
    );
\LOCKSTEP_Out_reg[3215]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_access\,
      Q => \^lockstep_out\(3215),
      R => Reset
    );
\LOCKSTEP_Out_reg[3216]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_read\,
      Q => \^lockstep_out\(3216),
      R => Reset
    );
\LOCKSTEP_Out_reg[3217]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_data_write\,
      Q => \^lockstep_out\(3217),
      R => Reset
    );
\LOCKSTEP_Out_reg[3225]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_of_piperun\,
      Q => \^lockstep_out\(3225),
      R => Reset
    );
\LOCKSTEP_Out_reg[3226]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_ex_piperun\,
      Q => \^lockstep_out\(3226),
      R => Reset
    );
\LOCKSTEP_Out_reg[3227]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^trace_mem_piperun\,
      Q => \^lockstep_out\(3227),
      R => Reset
    );
\LOCKSTEP_Out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(28),
      Q => \^lockstep_out\(32),
      R => Reset
    );
\LOCKSTEP_Out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(29),
      Q => \^lockstep_out\(33),
      R => Reset
    );
\LOCKSTEP_Out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(30),
      Q => \^lockstep_out\(34),
      R => Reset
    );
\LOCKSTEP_Out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(31),
      Q => \^lockstep_out\(35),
      R => Reset
    );
\LOCKSTEP_Out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^i_as\,
      Q => \^lockstep_out\(3),
      R => Reset
    );
\LOCKSTEP_Out_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(31),
      Q => \^lockstep_out\(632),
      R => Reset
    );
\LOCKSTEP_Out_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(30),
      Q => \^lockstep_out\(633),
      R => Reset
    );
\LOCKSTEP_Out_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(29),
      Q => \^lockstep_out\(634),
      R => Reset
    );
\LOCKSTEP_Out_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(28),
      Q => \^lockstep_out\(635),
      R => Reset
    );
\LOCKSTEP_Out_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(27),
      Q => \^lockstep_out\(636),
      R => Reset
    );
\LOCKSTEP_Out_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(26),
      Q => \^lockstep_out\(637),
      R => Reset
    );
\LOCKSTEP_Out_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(25),
      Q => \^lockstep_out\(638),
      R => Reset
    );
\LOCKSTEP_Out_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(24),
      Q => \^lockstep_out\(639),
      R => Reset
    );
\LOCKSTEP_Out_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(23),
      Q => \^lockstep_out\(640),
      R => Reset
    );
\LOCKSTEP_Out_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(22),
      Q => \^lockstep_out\(641),
      R => Reset
    );
\LOCKSTEP_Out_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(21),
      Q => \^lockstep_out\(642),
      R => Reset
    );
\LOCKSTEP_Out_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(20),
      Q => \^lockstep_out\(643),
      R => Reset
    );
\LOCKSTEP_Out_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(19),
      Q => \^lockstep_out\(644),
      R => Reset
    );
\LOCKSTEP_Out_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(18),
      Q => \^lockstep_out\(645),
      R => Reset
    );
\LOCKSTEP_Out_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(17),
      Q => \^lockstep_out\(646),
      R => Reset
    );
\LOCKSTEP_Out_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(16),
      Q => \^lockstep_out\(647),
      R => Reset
    );
\LOCKSTEP_Out_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(15),
      Q => \^lockstep_out\(648),
      R => Reset
    );
\LOCKSTEP_Out_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(14),
      Q => \^lockstep_out\(649),
      R => Reset
    );
\LOCKSTEP_Out_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(13),
      Q => \^lockstep_out\(650),
      R => Reset
    );
\LOCKSTEP_Out_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(12),
      Q => \^lockstep_out\(651),
      R => Reset
    );
\LOCKSTEP_Out_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(11),
      Q => \^lockstep_out\(652),
      R => Reset
    );
\LOCKSTEP_Out_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(10),
      Q => \^lockstep_out\(653),
      R => Reset
    );
\LOCKSTEP_Out_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(9),
      Q => \^lockstep_out\(654),
      R => Reset
    );
\LOCKSTEP_Out_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(8),
      Q => \^lockstep_out\(655),
      R => Reset
    );
\LOCKSTEP_Out_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(7),
      Q => \^lockstep_out\(656),
      R => Reset
    );
\LOCKSTEP_Out_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(6),
      Q => \^lockstep_out\(657),
      R => Reset
    );
\LOCKSTEP_Out_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(5),
      Q => \^lockstep_out\(658),
      R => Reset
    );
\LOCKSTEP_Out_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(4),
      Q => \^lockstep_out\(659),
      R => Reset
    );
\LOCKSTEP_Out_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(3),
      Q => \^lockstep_out\(660),
      R => Reset
    );
\LOCKSTEP_Out_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(2),
      Q => \^lockstep_out\(661),
      R => Reset
    );
\LOCKSTEP_Out_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(1),
      Q => \^lockstep_out\(662),
      R => Reset
    );
\LOCKSTEP_Out_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_araddr\(0),
      Q => \^lockstep_out\(663),
      R => Reset
    );
\LOCKSTEP_Out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(0),
      Q => \^lockstep_out\(4),
      R => Reset
    );
\LOCKSTEP_Out_reg[539]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => '1',
      Q => \^lockstep_out\(542),
      R => Reset
    );
\LOCKSTEP_Out_reg[555]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_awvalid\,
      Q => \^lockstep_out\(555),
      R => Reset
    );
\LOCKSTEP_Out_reg[556]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(31),
      Q => \^lockstep_out\(556),
      R => Reset
    );
\LOCKSTEP_Out_reg[557]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(30),
      Q => \^lockstep_out\(557),
      R => Reset
    );
\LOCKSTEP_Out_reg[558]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(29),
      Q => \^lockstep_out\(558),
      R => Reset
    );
\LOCKSTEP_Out_reg[559]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(28),
      Q => \^lockstep_out\(559),
      R => Reset
    );
\LOCKSTEP_Out_reg[560]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(27),
      Q => \^lockstep_out\(560),
      R => Reset
    );
\LOCKSTEP_Out_reg[561]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(26),
      Q => \^lockstep_out\(561),
      R => Reset
    );
\LOCKSTEP_Out_reg[562]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(25),
      Q => \^lockstep_out\(562),
      R => Reset
    );
\LOCKSTEP_Out_reg[563]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(24),
      Q => \^lockstep_out\(563),
      R => Reset
    );
\LOCKSTEP_Out_reg[564]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(23),
      Q => \^lockstep_out\(564),
      R => Reset
    );
\LOCKSTEP_Out_reg[565]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(22),
      Q => \^lockstep_out\(565),
      R => Reset
    );
\LOCKSTEP_Out_reg[566]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(21),
      Q => \^lockstep_out\(566),
      R => Reset
    );
\LOCKSTEP_Out_reg[567]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(20),
      Q => \^lockstep_out\(567),
      R => Reset
    );
\LOCKSTEP_Out_reg[568]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(19),
      Q => \^lockstep_out\(568),
      R => Reset
    );
\LOCKSTEP_Out_reg[569]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(18),
      Q => \^lockstep_out\(569),
      R => Reset
    );
\LOCKSTEP_Out_reg[570]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(17),
      Q => \^lockstep_out\(570),
      R => Reset
    );
\LOCKSTEP_Out_reg[571]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(16),
      Q => \^lockstep_out\(571),
      R => Reset
    );
\LOCKSTEP_Out_reg[572]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(15),
      Q => \^lockstep_out\(572),
      R => Reset
    );
\LOCKSTEP_Out_reg[573]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(14),
      Q => \^lockstep_out\(573),
      R => Reset
    );
\LOCKSTEP_Out_reg[574]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(13),
      Q => \^lockstep_out\(574),
      R => Reset
    );
\LOCKSTEP_Out_reg[575]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(12),
      Q => \^lockstep_out\(575),
      R => Reset
    );
\LOCKSTEP_Out_reg[576]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(11),
      Q => \^lockstep_out\(576),
      R => Reset
    );
\LOCKSTEP_Out_reg[577]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(10),
      Q => \^lockstep_out\(577),
      R => Reset
    );
\LOCKSTEP_Out_reg[578]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(9),
      Q => \^lockstep_out\(578),
      R => Reset
    );
\LOCKSTEP_Out_reg[579]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(8),
      Q => \^lockstep_out\(579),
      R => Reset
    );
\LOCKSTEP_Out_reg[580]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(7),
      Q => \^lockstep_out\(580),
      R => Reset
    );
\LOCKSTEP_Out_reg[581]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(6),
      Q => \^lockstep_out\(581),
      R => Reset
    );
\LOCKSTEP_Out_reg[582]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(5),
      Q => \^lockstep_out\(582),
      R => Reset
    );
\LOCKSTEP_Out_reg[583]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(4),
      Q => \^lockstep_out\(583),
      R => Reset
    );
\LOCKSTEP_Out_reg[584]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(3),
      Q => \^lockstep_out\(584),
      R => Reset
    );
\LOCKSTEP_Out_reg[585]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(2),
      Q => \^lockstep_out\(585),
      R => Reset
    );
\LOCKSTEP_Out_reg[586]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(1),
      Q => \^lockstep_out\(586),
      R => Reset
    );
\LOCKSTEP_Out_reg[587]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wdata\(0),
      Q => \^lockstep_out\(587),
      R => Reset
    );
\LOCKSTEP_Out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(1),
      Q => \^lockstep_out\(5),
      R => Reset
    );
\LOCKSTEP_Out_reg[620]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(3),
      Q => \^lockstep_out\(620),
      R => Reset
    );
\LOCKSTEP_Out_reg[621]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(2),
      Q => \^lockstep_out\(621),
      R => Reset
    );
\LOCKSTEP_Out_reg[622]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(1),
      Q => \^lockstep_out\(622),
      R => Reset
    );
\LOCKSTEP_Out_reg[623]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wstrb\(0),
      Q => \^lockstep_out\(623),
      R => Reset
    );
\LOCKSTEP_Out_reg[629]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_wvalid\,
      Q => \^lockstep_out\(629),
      R => Reset
    );
\LOCKSTEP_Out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(0),
      Q => \^lockstep_out\(68),
      R => Reset
    );
\LOCKSTEP_Out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(1),
      Q => \^lockstep_out\(69),
      R => Reset
    );
\LOCKSTEP_Out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(2),
      Q => \^lockstep_out\(6),
      R => Reset
    );
\LOCKSTEP_Out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(2),
      Q => \^lockstep_out\(70),
      R => Reset
    );
\LOCKSTEP_Out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(3),
      Q => \^lockstep_out\(71),
      R => Reset
    );
\LOCKSTEP_Out_reg[721]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^m_axi_dp_arvalid\,
      Q => \^lockstep_out\(721),
      R => Reset
    );
\LOCKSTEP_Out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(4),
      Q => \^lockstep_out\(72),
      R => Reset
    );
\LOCKSTEP_Out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(5),
      Q => \^lockstep_out\(73),
      R => Reset
    );
\LOCKSTEP_Out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(6),
      Q => \^lockstep_out\(74),
      R => Reset
    );
\LOCKSTEP_Out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(7),
      Q => \^lockstep_out\(75),
      R => Reset
    );
\LOCKSTEP_Out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(8),
      Q => \^lockstep_out\(76),
      R => Reset
    );
\LOCKSTEP_Out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(9),
      Q => \^lockstep_out\(77),
      R => Reset
    );
\LOCKSTEP_Out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(10),
      Q => \^lockstep_out\(78),
      R => Reset
    );
\LOCKSTEP_Out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(11),
      Q => \^lockstep_out\(79),
      R => Reset
    );
\LOCKSTEP_Out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(3),
      Q => \^lockstep_out\(7),
      R => Reset
    );
\LOCKSTEP_Out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(12),
      Q => \^lockstep_out\(80),
      R => Reset
    );
\LOCKSTEP_Out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(13),
      Q => \^lockstep_out\(81),
      R => Reset
    );
\LOCKSTEP_Out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(14),
      Q => \^lockstep_out\(82),
      R => Reset
    );
\LOCKSTEP_Out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(15),
      Q => \^lockstep_out\(83),
      R => Reset
    );
\LOCKSTEP_Out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(16),
      Q => \^lockstep_out\(84),
      R => Reset
    );
\LOCKSTEP_Out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(17),
      Q => \^lockstep_out\(85),
      R => Reset
    );
\LOCKSTEP_Out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(18),
      Q => \^lockstep_out\(86),
      R => Reset
    );
\LOCKSTEP_Out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(19),
      Q => \^lockstep_out\(87),
      R => Reset
    );
\LOCKSTEP_Out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(20),
      Q => \^lockstep_out\(88),
      R => Reset
    );
\LOCKSTEP_Out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(21),
      Q => \^lockstep_out\(89),
      R => Reset
    );
\LOCKSTEP_Out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(4),
      Q => \^lockstep_out\(8),
      R => Reset
    );
\LOCKSTEP_Out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(22),
      Q => \^lockstep_out\(90),
      R => Reset
    );
\LOCKSTEP_Out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(23),
      Q => \^lockstep_out\(91),
      R => Reset
    );
\LOCKSTEP_Out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(24),
      Q => \^lockstep_out\(92),
      R => Reset
    );
\LOCKSTEP_Out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(25),
      Q => \^lockstep_out\(93),
      R => Reset
    );
\LOCKSTEP_Out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(26),
      Q => \^lockstep_out\(94),
      R => Reset
    );
\LOCKSTEP_Out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(27),
      Q => \^lockstep_out\(95),
      R => Reset
    );
\LOCKSTEP_Out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(28),
      Q => \^lockstep_out\(96),
      R => Reset
    );
\LOCKSTEP_Out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(29),
      Q => \^lockstep_out\(97),
      R => Reset
    );
\LOCKSTEP_Out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(30),
      Q => \^lockstep_out\(98),
      R => Reset
    );
\LOCKSTEP_Out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^data_addr\(31),
      Q => \^lockstep_out\(99),
      R => Reset
    );
\LOCKSTEP_Out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clk,
      CE => '1',
      D => \^instr_addr\(5),
      Q => \^lockstep_out\(9),
      R => Reset
    );
MicroBlaze_Core_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core
     port map (
      Clk => Clk,
      D(359) => \^lockstep_master_out\(8),
      D(358) => \^ifetch\,
      D(357) => \^i_as\,
      D(356) => \^instr_addr\(0),
      D(355) => \^instr_addr\(1),
      D(354) => \^instr_addr\(2),
      D(353) => \^instr_addr\(3),
      D(352) => \^instr_addr\(4),
      D(351) => \^instr_addr\(5),
      D(350) => \^instr_addr\(6),
      D(349) => \^instr_addr\(7),
      D(348) => \^instr_addr\(8),
      D(347) => \^instr_addr\(9),
      D(346) => \^instr_addr\(10),
      D(345) => \^instr_addr\(11),
      D(344) => \^instr_addr\(12),
      D(343) => \^instr_addr\(13),
      D(342) => \^instr_addr\(14),
      D(341) => \^instr_addr\(15),
      D(340) => \^instr_addr\(16),
      D(339) => \^instr_addr\(17),
      D(338) => \^instr_addr\(18),
      D(337) => \^instr_addr\(19),
      D(336) => \^instr_addr\(20),
      D(335) => \^instr_addr\(21),
      D(334) => \^instr_addr\(22),
      D(333) => \^instr_addr\(23),
      D(332) => \^instr_addr\(24),
      D(331) => \^instr_addr\(25),
      D(330) => \^instr_addr\(26),
      D(329) => \^instr_addr\(27),
      D(328) => \^instr_addr\(28),
      D(327) => \^instr_addr\(29),
      D(326) => \^instr_addr\(30),
      D(325) => \^instr_addr\(31),
      D(324) => \^data_addr\(0),
      D(323) => \^data_addr\(1),
      D(322) => \^data_addr\(2),
      D(321) => \^data_addr\(3),
      D(320) => \^data_addr\(4),
      D(319) => \^data_addr\(5),
      D(318) => \^data_addr\(6),
      D(317) => \^data_addr\(7),
      D(316) => \^data_addr\(8),
      D(315) => \^data_addr\(9),
      D(314) => \^data_addr\(10),
      D(313) => \^data_addr\(11),
      D(312) => \^data_addr\(12),
      D(311) => \^data_addr\(13),
      D(310) => \^data_addr\(14),
      D(309) => \^data_addr\(15),
      D(308) => \^data_addr\(16),
      D(307) => \^data_addr\(17),
      D(306) => \^data_addr\(18),
      D(305) => \^data_addr\(19),
      D(304) => \^data_addr\(20),
      D(303) => \^data_addr\(21),
      D(302) => \^data_addr\(22),
      D(301) => \^data_addr\(23),
      D(300) => \^data_addr\(24),
      D(299) => \^data_addr\(25),
      D(298) => \^data_addr\(26),
      D(297) => \^data_addr\(27),
      D(296) => \^data_addr\(28),
      D(295) => \^data_addr\(29),
      D(294) => \^data_addr\(30),
      D(293) => \^data_addr\(31),
      D(292) => \^data_write\(0),
      D(291) => \^data_write\(1),
      D(290) => \^data_write\(2),
      D(289) => \^data_write\(3),
      D(288) => \^data_write\(4),
      D(287) => \^data_write\(5),
      D(286) => \^data_write\(6),
      D(285) => \^data_write\(7),
      D(284) => \^data_write\(8),
      D(283) => \^data_write\(9),
      D(282) => \^data_write\(10),
      D(281) => \^data_write\(11),
      D(280) => \^data_write\(12),
      D(279) => \^data_write\(13),
      D(278) => \^data_write\(14),
      D(277) => \^data_write\(15),
      D(276) => \^data_write\(16),
      D(275) => \^data_write\(17),
      D(274) => \^data_write\(18),
      D(273) => \^data_write\(19),
      D(272) => \^data_write\(20),
      D(271) => \^data_write\(21),
      D(270) => \^data_write\(22),
      D(269) => \^data_write\(23),
      D(268) => \^data_write\(24),
      D(267) => \^data_write\(25),
      D(266) => \^data_write\(26),
      D(265) => \^data_write\(27),
      D(264) => \^data_write\(28),
      D(263) => \^data_write\(29),
      D(262) => \^data_write\(30),
      D(261) => \^data_write\(31),
      D(260) => \^d_as\,
      D(259) => \^read_strobe\,
      D(258) => \^write_strobe\,
      D(257) => \^byte_enable\(0),
      D(256) => \^byte_enable\(1),
      D(255) => \^byte_enable\(2),
      D(254) => \^byte_enable\(3),
      D(253 downto 222) => \^m_axi_dp_araddr\(31 downto 0),
      D(221) => \^m_axi_dp_awvalid\,
      D(220 downto 189) => \^m_axi_dp_wdata\(31 downto 0),
      D(188 downto 185) => \^m_axi_dp_wstrb\(3 downto 0),
      D(184) => \^m_axi_dp_wvalid\,
      D(183) => \^m_axi_dp_arvalid\,
      D(182) => \^trace_instruction\(0),
      D(181) => \^trace_instruction\(1),
      D(180) => \^trace_instruction\(2),
      D(179) => \^trace_instruction\(3),
      D(178) => \^trace_instruction\(4),
      D(177) => \^trace_instruction\(5),
      D(176) => \^trace_instruction\(6),
      D(175) => \^trace_instruction\(7),
      D(174) => \^trace_instruction\(8),
      D(173) => \^trace_instruction\(9),
      D(172) => \^trace_instruction\(10),
      D(171) => \^trace_instruction\(11),
      D(170) => \^trace_instruction\(12),
      D(169) => \^trace_instruction\(13),
      D(168) => \^trace_instruction\(14),
      D(167) => \^trace_instruction\(15),
      D(166) => \^trace_instruction\(16),
      D(165) => \^trace_instruction\(17),
      D(164) => \^trace_instruction\(18),
      D(163) => \^trace_instruction\(19),
      D(162) => \^trace_instruction\(20),
      D(161) => \^trace_instruction\(21),
      D(160) => \^trace_instruction\(22),
      D(159) => \^trace_instruction\(23),
      D(158) => \^trace_instruction\(24),
      D(157) => \^trace_instruction\(25),
      D(156) => \^trace_instruction\(26),
      D(155) => \^trace_instruction\(27),
      D(154) => \^trace_instruction\(28),
      D(153) => \^trace_instruction\(29),
      D(152) => \^trace_instruction\(30),
      D(151) => \^trace_instruction\(31),
      D(150) => \^trace_valid_instr\,
      D(149) => \^trace_pc\(0),
      D(148) => \^trace_pc\(1),
      D(147) => \^trace_pc\(2),
      D(146) => \^trace_pc\(3),
      D(145) => \^trace_pc\(4),
      D(144) => \^trace_pc\(5),
      D(143) => \^trace_pc\(6),
      D(142) => \^trace_pc\(7),
      D(141) => \^trace_pc\(8),
      D(140) => \^trace_pc\(9),
      D(139) => \^trace_pc\(10),
      D(138) => \^trace_pc\(11),
      D(137) => \^trace_pc\(12),
      D(136) => \^trace_pc\(13),
      D(135) => \^trace_pc\(14),
      D(134) => \^trace_pc\(15),
      D(133) => \^trace_pc\(16),
      D(132) => \^trace_pc\(17),
      D(131) => \^trace_pc\(18),
      D(130) => \^trace_pc\(19),
      D(129) => \^trace_pc\(20),
      D(128) => \^trace_pc\(21),
      D(127) => \^trace_pc\(22),
      D(126) => \^trace_pc\(23),
      D(125) => \^trace_pc\(24),
      D(124) => \^trace_pc\(25),
      D(123) => \^trace_pc\(26),
      D(122) => \^trace_pc\(27),
      D(121) => \^trace_pc\(28),
      D(120) => \^trace_pc\(29),
      D(119) => \^trace_pc\(30),
      D(118) => \^trace_pc\(31),
      D(117) => \^trace_reg_write\,
      D(116) => \^trace_reg_addr\(0),
      D(115) => \^trace_reg_addr\(1),
      D(114) => \^trace_reg_addr\(2),
      D(113) => \^trace_reg_addr\(3),
      D(112) => \^trace_reg_addr\(4),
      D(111) => \^trace_msr_reg\(11),
      D(110) => \^trace_msr_reg\(12),
      D(109) => \^trace_msr_reg\(13),
      D(108) => \^trace_new_reg_value\(0),
      D(107) => \^trace_new_reg_value\(1),
      D(106) => \^trace_new_reg_value\(2),
      D(105) => \^trace_new_reg_value\(3),
      D(104) => \^trace_new_reg_value\(4),
      D(103) => \^trace_new_reg_value\(5),
      D(102) => \^trace_new_reg_value\(6),
      D(101) => \^trace_new_reg_value\(7),
      D(100) => \^trace_new_reg_value\(8),
      D(99) => \^trace_new_reg_value\(9),
      D(98) => \^trace_new_reg_value\(10),
      D(97) => \^trace_new_reg_value\(11),
      D(96) => \^trace_new_reg_value\(12),
      D(95) => \^trace_new_reg_value\(13),
      D(94) => \^trace_new_reg_value\(14),
      D(93) => \^trace_new_reg_value\(15),
      D(92) => \^trace_new_reg_value\(16),
      D(91) => \^trace_new_reg_value\(17),
      D(90) => \^trace_new_reg_value\(18),
      D(89) => \^trace_new_reg_value\(19),
      D(88) => \^trace_new_reg_value\(20),
      D(87) => \^trace_new_reg_value\(21),
      D(86) => \^trace_new_reg_value\(22),
      D(85) => \^trace_new_reg_value\(23),
      D(84) => \^trace_new_reg_value\(24),
      D(83) => \^trace_new_reg_value\(25),
      D(82) => \^trace_new_reg_value\(26),
      D(81) => \^trace_new_reg_value\(27),
      D(80) => \^trace_new_reg_value\(28),
      D(79) => \^trace_new_reg_value\(29),
      D(78) => \^trace_new_reg_value\(30),
      D(77) => \^trace_new_reg_value\(31),
      D(76) => \^trace_exception_taken\,
      D(75) => \^trace_exception_kind\(1),
      D(74) => \^trace_exception_kind\(3),
      D(73) => \^trace_exception_kind\(4),
      D(72) => \^trace_jump_taken\,
      D(71) => \^trace_delay_slot\,
      D(70) => \^trace_data_address\(0),
      D(69) => \^trace_data_address\(1),
      D(68) => \^trace_data_address\(2),
      D(67) => \^trace_data_address\(3),
      D(66) => \^trace_data_address\(4),
      D(65) => \^trace_data_address\(5),
      D(64) => \^trace_data_address\(6),
      D(63) => \^trace_data_address\(7),
      D(62) => \^trace_data_address\(8),
      D(61) => \^trace_data_address\(9),
      D(60) => \^trace_data_address\(10),
      D(59) => \^trace_data_address\(11),
      D(58) => \^trace_data_address\(12),
      D(57) => \^trace_data_address\(13),
      D(56) => \^trace_data_address\(14),
      D(55) => \^trace_data_address\(15),
      D(54) => \^trace_data_address\(16),
      D(53) => \^trace_data_address\(17),
      D(52) => \^trace_data_address\(18),
      D(51) => \^trace_data_address\(19),
      D(50) => \^trace_data_address\(20),
      D(49) => \^trace_data_address\(21),
      D(48) => \^trace_data_address\(22),
      D(47) => \^trace_data_address\(23),
      D(46) => \^trace_data_address\(24),
      D(45) => \^trace_data_address\(25),
      D(44) => \^trace_data_address\(26),
      D(43) => \^trace_data_address\(27),
      D(42) => \^trace_data_address\(28),
      D(41) => \^trace_data_address\(29),
      D(40) => \^trace_data_address\(30),
      D(39) => \^trace_data_address\(31),
      D(38) => \^trace_data_write_value\(0),
      D(37) => \^trace_data_write_value\(1),
      D(36) => \^trace_data_write_value\(2),
      D(35) => \^trace_data_write_value\(3),
      D(34) => \^trace_data_write_value\(4),
      D(33) => \^trace_data_write_value\(5),
      D(32) => \^trace_data_write_value\(6),
      D(31) => \^trace_data_write_value\(7),
      D(30) => \^trace_data_write_value\(8),
      D(29) => \^trace_data_write_value\(9),
      D(28) => \^trace_data_write_value\(10),
      D(27) => \^trace_data_write_value\(11),
      D(26) => \^trace_data_write_value\(12),
      D(25) => \^trace_data_write_value\(13),
      D(24) => \^trace_data_write_value\(14),
      D(23) => \^trace_data_write_value\(15),
      D(22) => \^trace_data_write_value\(16),
      D(21) => \^trace_data_write_value\(17),
      D(20) => \^trace_data_write_value\(18),
      D(19) => \^trace_data_write_value\(19),
      D(18) => \^trace_data_write_value\(20),
      D(17) => \^trace_data_write_value\(21),
      D(16) => \^trace_data_write_value\(22),
      D(15) => \^trace_data_write_value\(23),
      D(14) => \^trace_data_write_value\(24),
      D(13) => \^trace_data_write_value\(25),
      D(12) => \^trace_data_write_value\(26),
      D(11) => \^trace_data_write_value\(27),
      D(10) => \^trace_data_write_value\(28),
      D(9) => \^trace_data_write_value\(29),
      D(8) => \^trace_data_write_value\(30),
      D(7) => \^trace_data_write_value\(31),
      D(6) => \^trace_data_byte_enable\(0),
      D(5) => \^trace_data_byte_enable\(1),
      D(4) => \^trace_data_byte_enable\(2),
      D(3) => \^trace_data_byte_enable\(3),
      D(2) => \^trace_data_access\,
      D(1) => \^trace_data_read\,
      D(0) => \^trace_data_write\,
      DReady => DReady,
      DWait => DWait,
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Intr => Dbg_Intr,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      \Dbg_Reg_En[1]_0\ => Dbg_TDO_INST_0_i_5_n_0,
      \Dbg_Reg_En_1__s_port_\ => Dbg_TDO_INST_0_i_4_n_0,
      \Dbg_Reg_En_4__s_port_\ => Dbg_TDO_INST_0_i_34_n_0,
      \Dbg_Reg_En_6__s_port_\ => Dbg_TDO_INST_0_i_28_n_0,
      \Dbg_Reg_En_7__s_port_\ => Dbg_TDO_INST_0_i_32_n_0,
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trig_Ack_In(5) => Dbg_Trig_Ack_In(0),
      Dbg_Trig_Ack_In(4) => Dbg_Trig_Ack_In(1),
      Dbg_Trig_Ack_In(3) => Dbg_Trig_Ack_In(2),
      Dbg_Trig_Ack_In(2) => Dbg_Trig_Ack_In(3),
      Dbg_Trig_Ack_In(1) => Dbg_Trig_Ack_In(4),
      Dbg_Trig_Ack_In(0) => Dbg_Trig_Ack_In(5),
      Dbg_Trig_Ack_Out(5) => \^dbg_trig_ack_out\(0),
      Dbg_Trig_Ack_Out(4) => \^dbg_trig_ack_out\(1),
      Dbg_Trig_Ack_Out(3) => \^dbg_trig_ack_out\(2),
      Dbg_Trig_Ack_Out(2) => \^dbg_trig_ack_out\(3),
      Dbg_Trig_Ack_Out(1) => \^dbg_trig_ack_out\(4),
      Dbg_Trig_Ack_Out(0) => \^dbg_trig_ack_out\(5),
      Dbg_Trig_In(5) => \^dbg_trig_in\(0),
      Dbg_Trig_In(4) => \^dbg_trig_in\(1),
      Dbg_Trig_In(3) => \^dbg_trig_in\(2),
      Dbg_Trig_In(2) => \^dbg_trig_in\(3),
      Dbg_Trig_In(1) => \^dbg_trig_in\(4),
      Dbg_Trig_In(0) => \^dbg_trig_in\(5),
      Dbg_Trig_Out(5) => Dbg_Trig_Out(0),
      Dbg_Trig_Out(4) => Dbg_Trig_Out(1),
      Dbg_Trig_Out(3) => Dbg_Trig_Out(2),
      Dbg_Trig_Out(2) => Dbg_Trig_Out(3),
      Dbg_Trig_Out(1) => Dbg_Trig_Out(4),
      Dbg_Trig_Out(0) => Dbg_Trig_Out(5),
      Dbg_Update => Dbg_Update,
      Debug_Rst => Debug_Rst,
      Hibernate => Hibernate,
      IReady => IReady,
      Instr(0 to 31) => Instr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(40) => \^lockstep_master_out\(1),
      LOCKSTEP_Master_Out(39) => \^lockstep_master_out\(3),
      LOCKSTEP_Master_Out(38) => \^lockstep_master_out\(4),
      LOCKSTEP_Master_Out(37) => \^lockstep_master_out\(5),
      LOCKSTEP_Master_Out(36) => \^lockstep_master_out\(6),
      LOCKSTEP_Master_Out(35) => \^lockstep_master_out\(7),
      LOCKSTEP_Master_Out(34) => \^dbg_wakeup\,
      LOCKSTEP_Master_Out(33) => \^dbg_continue\,
      LOCKSTEP_Master_Out(32) => \^lockstep_master_out\(13),
      LOCKSTEP_Master_Out(31) => \^lockstep_master_out\(14),
      LOCKSTEP_Master_Out(30) => \^lockstep_master_out\(15),
      LOCKSTEP_Master_Out(29) => \^lockstep_master_out\(16),
      LOCKSTEP_Master_Out(28) => \^lockstep_master_out\(17),
      LOCKSTEP_Master_Out(27) => \^lockstep_master_out\(18),
      LOCKSTEP_Master_Out(26) => \^lockstep_master_out\(19),
      LOCKSTEP_Master_Out(25) => \^lockstep_master_out\(20),
      LOCKSTEP_Master_Out(24) => \^lockstep_master_out\(21),
      LOCKSTEP_Master_Out(23) => \^lockstep_master_out\(22),
      LOCKSTEP_Master_Out(22) => \^lockstep_master_out\(23),
      LOCKSTEP_Master_Out(21) => \^lockstep_master_out\(24),
      LOCKSTEP_Master_Out(20) => \^lockstep_master_out\(25),
      LOCKSTEP_Master_Out(19) => \^lockstep_master_out\(26),
      LOCKSTEP_Master_Out(18) => \^lockstep_master_out\(27),
      LOCKSTEP_Master_Out(17) => \^lockstep_master_out\(28),
      LOCKSTEP_Master_Out(16) => \^lockstep_master_out\(29),
      LOCKSTEP_Master_Out(15) => \^lockstep_master_out\(30),
      LOCKSTEP_Master_Out(14) => \^lockstep_master_out\(31),
      LOCKSTEP_Master_Out(13) => \^lockstep_master_out\(32),
      LOCKSTEP_Master_Out(12) => \^lockstep_master_out\(33),
      LOCKSTEP_Master_Out(11) => \^lockstep_master_out\(34),
      LOCKSTEP_Master_Out(10) => \^lockstep_master_out\(35),
      LOCKSTEP_Master_Out(9) => \^lockstep_master_out\(36),
      LOCKSTEP_Master_Out(8) => \^lockstep_master_out\(37),
      LOCKSTEP_Master_Out(7) => \^lockstep_master_out\(38),
      LOCKSTEP_Master_Out(6) => \^lockstep_master_out\(39),
      LOCKSTEP_Master_Out(5) => \^lockstep_master_out\(40),
      LOCKSTEP_Master_Out(4) => \^lockstep_master_out\(41),
      LOCKSTEP_Master_Out(3) => \^lockstep_master_out\(42),
      LOCKSTEP_Master_Out(2) => \^lockstep_master_out\(43),
      LOCKSTEP_Master_Out(1) => \^lockstep_master_out\(44),
      LOCKSTEP_Master_Out(0) => \^lockstep_master_out\(45),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RVALID(1) => M_AXI_DP_RVALID,
      M_AXI_DP_RVALID(0) => M_AXI_DP_BVALID,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      Mb_Reset => Mb_Reset,
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      Read_Reg_En => \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Read_Reg_En\,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg\ => MicroBlaze_Core_I_n_413,
      \Serial_Dbg_Intf.command_reg_reg[4]\ => MicroBlaze_Core_I_n_417,
      \Serial_Dbg_Intf.status_reg_reg[1]\ => MicroBlaze_Core_I_n_416,
      Sleep => Sleep,
      Suspend => Suspend,
      Trace_WB_Jump_Taken_reg => \^trace_mem_piperun\,
      \Using_FPGA.Native\ => \^trace_ex_piperun\,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      use_Reg_Neg_S_reg => \^trace_of_piperun\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Ext_BRK : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Dbg_Stop : in STD_LOGIC;
    Dbg_Intr : out STD_LOGIC;
    MB_Halted : out STD_LOGIC;
    Wakeup : in STD_LOGIC_VECTOR ( 0 to 1 );
    Sleep : out STD_LOGIC;
    Hibernate : out STD_LOGIC;
    Suspend : out STD_LOGIC;
    Dbg_Wakeup : out STD_LOGIC;
    Dbg_Continue : out STD_LOGIC;
    Reset_Mode : in STD_LOGIC_VECTOR ( 0 to 1 );
    Pause : in STD_LOGIC;
    Pause_Ack : out STD_LOGIC;
    Non_Secure : in STD_LOGIC_VECTOR ( 0 to 3 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Dbg_Trig_In : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out : out STD_LOGIC_VECTOR ( 0 to 7 );
    Debug_Rst : in STD_LOGIC;
    Dbg_Disable : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BD_microblaze_3_0,MicroBlaze,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "MicroBlaze,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_Dbg_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Trace_Valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M4_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M5_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M6_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M7_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M8_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M9_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_MB_Error_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_DP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IC_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXI_IP_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_DCache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Access_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Read_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Data_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Delay_Slot_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_EX_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Exception_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_ICache_Req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Hit_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Jump_Taken_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MB_Halted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_MEM_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_OF_PipeRun_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Reg_Write_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trace_Valid_Instr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_Dbg_Trace_Data_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 35 );
  signal NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_LOCKSTEP_Out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4095 );
  signal NLW_U0_M0_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M4_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M5_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M6_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M7_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M8_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M9_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_DC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IC_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M_AXI_IC_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IC_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M_AXI_IP_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_Trace_Data_Address_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_Trace_Data_Write_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_Exception_Kind_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  signal NLW_U0_Trace_Instruction_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_MSR_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 14 );
  signal NLW_U0_Trace_New_Reg_Value_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PC_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_Trace_PID_Reg_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Trace_Reg_Addr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 4 );
  attribute C_ADDR_TAG_BITS : integer;
  attribute C_ADDR_TAG_BITS of U0 : label is 17;
  attribute C_ALLOW_DCACHE_WR : integer;
  attribute C_ALLOW_DCACHE_WR of U0 : label is 1;
  attribute C_ALLOW_ICACHE_WR : integer;
  attribute C_ALLOW_ICACHE_WR of U0 : label is 1;
  attribute C_AREA_OPTIMIZED : integer;
  attribute C_AREA_OPTIMIZED of U0 : label is 0;
  attribute C_ASYNC_INTERRUPT : integer;
  attribute C_ASYNC_INTERRUPT of U0 : label is 1;
  attribute C_ASYNC_WAKEUP : integer;
  attribute C_ASYNC_WAKEUP of U0 : label is 3;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BASE_VECTORS : string;
  attribute C_BASE_VECTORS of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_BRANCH_TARGET_CACHE_SIZE : integer;
  attribute C_BRANCH_TARGET_CACHE_SIZE of U0 : label is 0;
  attribute C_CACHE_BYTE_SIZE : integer;
  attribute C_CACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DADDR_SIZE : integer;
  attribute C_DADDR_SIZE of U0 : label is 32;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DCACHE_ADDR_TAG : integer;
  attribute C_DCACHE_ADDR_TAG of U0 : label is 17;
  attribute C_DCACHE_ALWAYS_USED : integer;
  attribute C_DCACHE_ALWAYS_USED of U0 : label is 0;
  attribute C_DCACHE_BASEADDR : string;
  attribute C_DCACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_DCACHE_BYTE_SIZE : integer;
  attribute C_DCACHE_BYTE_SIZE of U0 : label is 8192;
  attribute C_DCACHE_DATA_WIDTH : integer;
  attribute C_DCACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_DCACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_DCACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_DCACHE_HIGHADDR : string;
  attribute C_DCACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_DCACHE_LINE_LEN : integer;
  attribute C_DCACHE_LINE_LEN of U0 : label is 4;
  attribute C_DCACHE_USE_WRITEBACK : integer;
  attribute C_DCACHE_USE_WRITEBACK of U0 : label is 0;
  attribute C_DCACHE_VICTIMS : integer;
  attribute C_DCACHE_VICTIMS of U0 : label is 0;
  attribute C_DEBUG_COUNTER_WIDTH : integer;
  attribute C_DEBUG_COUNTER_WIDTH of U0 : label is 32;
  attribute C_DEBUG_ENABLED : integer;
  attribute C_DEBUG_ENABLED of U0 : label is 2;
  attribute C_DEBUG_EVENT_COUNTERS : integer;
  attribute C_DEBUG_EVENT_COUNTERS of U0 : label is 5;
  attribute C_DEBUG_EXTERNAL_TRACE : integer;
  attribute C_DEBUG_EXTERNAL_TRACE of U0 : label is 0;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_DEBUG_LATENCY_COUNTERS : integer;
  attribute C_DEBUG_LATENCY_COUNTERS of U0 : label is 1;
  attribute C_DEBUG_PROFILE_SIZE : integer;
  attribute C_DEBUG_PROFILE_SIZE of U0 : label is 0;
  attribute C_DEBUG_TRACE_SIZE : integer;
  attribute C_DEBUG_TRACE_SIZE of U0 : label is 8192;
  attribute C_DIV_ZERO_EXCEPTION : integer;
  attribute C_DIV_ZERO_EXCEPTION of U0 : label is 0;
  attribute C_DYNAMIC_BUS_SIZING : integer;
  attribute C_DYNAMIC_BUS_SIZING of U0 : label is 0;
  attribute C_D_AXI : integer;
  attribute C_D_AXI of U0 : label is 1;
  attribute C_D_LMB : integer;
  attribute C_D_LMB of U0 : label is 1;
  attribute C_ECC_USE_CE_EXCEPTION : integer;
  attribute C_ECC_USE_CE_EXCEPTION of U0 : label is 0;
  attribute C_EDGE_IS_POSITIVE : integer;
  attribute C_EDGE_IS_POSITIVE of U0 : label is 1;
  attribute C_ENDIANNESS : integer;
  attribute C_ENDIANNESS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FAULT_TOLERANT : integer;
  attribute C_FAULT_TOLERANT of U0 : label is 0;
  attribute C_FPU_EXCEPTION : integer;
  attribute C_FPU_EXCEPTION of U0 : label is 0;
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 50000000;
  attribute C_FSL_EXCEPTION : integer;
  attribute C_FSL_EXCEPTION of U0 : label is 0;
  attribute C_FSL_LINKS : integer;
  attribute C_FSL_LINKS of U0 : label is 0;
  attribute C_IADDR_SIZE : integer;
  attribute C_IADDR_SIZE of U0 : label is 32;
  attribute C_ICACHE_ALWAYS_USED : integer;
  attribute C_ICACHE_ALWAYS_USED of U0 : label is 0;
  attribute C_ICACHE_BASEADDR : string;
  attribute C_ICACHE_BASEADDR of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_ICACHE_DATA_WIDTH : integer;
  attribute C_ICACHE_DATA_WIDTH of U0 : label is 0;
  attribute C_ICACHE_FORCE_TAG_LUTRAM : integer;
  attribute C_ICACHE_FORCE_TAG_LUTRAM of U0 : label is 0;
  attribute C_ICACHE_HIGHADDR : string;
  attribute C_ICACHE_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000111111111111111111111111111111";
  attribute C_ICACHE_LINE_LEN : integer;
  attribute C_ICACHE_LINE_LEN of U0 : label is 4;
  attribute C_ICACHE_STREAMS : integer;
  attribute C_ICACHE_STREAMS of U0 : label is 0;
  attribute C_ICACHE_VICTIMS : integer;
  attribute C_ICACHE_VICTIMS of U0 : label is 0;
  attribute C_ILL_OPCODE_EXCEPTION : integer;
  attribute C_ILL_OPCODE_EXCEPTION of U0 : label is 0;
  attribute C_IMPRECISE_EXCEPTIONS : integer;
  attribute C_IMPRECISE_EXCEPTIONS of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "BD_microblaze_3_0";
  attribute C_INSTR_SIZE : integer;
  attribute C_INSTR_SIZE of U0 : label is 32;
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_INTERRUPT_IS_EDGE : integer;
  attribute C_INTERRUPT_IS_EDGE of U0 : label is 0;
  attribute C_I_AXI : integer;
  attribute C_I_AXI of U0 : label is 0;
  attribute C_I_LMB : integer;
  attribute C_I_LMB of U0 : label is 1;
  attribute C_LOCKSTEP_MASTER : integer;
  attribute C_LOCKSTEP_MASTER of U0 : label is 0;
  attribute C_LOCKSTEP_SLAVE : integer;
  attribute C_LOCKSTEP_SLAVE of U0 : label is 0;
  attribute C_M0_AXIS_DATA_WIDTH : integer;
  attribute C_M0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M10_AXIS_DATA_WIDTH : integer;
  attribute C_M10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M11_AXIS_DATA_WIDTH : integer;
  attribute C_M11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M12_AXIS_DATA_WIDTH : integer;
  attribute C_M12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M13_AXIS_DATA_WIDTH : integer;
  attribute C_M13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M14_AXIS_DATA_WIDTH : integer;
  attribute C_M14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M15_AXIS_DATA_WIDTH : integer;
  attribute C_M15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXIS_DATA_WIDTH : integer;
  attribute C_M1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXIS_DATA_WIDTH : integer;
  attribute C_M2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXIS_DATA_WIDTH : integer;
  attribute C_M3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M4_AXIS_DATA_WIDTH : integer;
  attribute C_M4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M5_AXIS_DATA_WIDTH : integer;
  attribute C_M5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M6_AXIS_DATA_WIDTH : integer;
  attribute C_M6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M7_AXIS_DATA_WIDTH : integer;
  attribute C_M7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M8_AXIS_DATA_WIDTH : integer;
  attribute C_M8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M9_AXIS_DATA_WIDTH : integer;
  attribute C_M9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_MMU_DTLB_SIZE : integer;
  attribute C_MMU_DTLB_SIZE of U0 : label is 4;
  attribute C_MMU_ITLB_SIZE : integer;
  attribute C_MMU_ITLB_SIZE of U0 : label is 2;
  attribute C_MMU_PRIVILEGED_INSTR : integer;
  attribute C_MMU_PRIVILEGED_INSTR of U0 : label is 0;
  attribute C_MMU_TLB_ACCESS : integer;
  attribute C_MMU_TLB_ACCESS of U0 : label is 3;
  attribute C_MMU_ZONES : integer;
  attribute C_MMU_ZONES of U0 : label is 16;
  attribute C_M_AXI_DC_ADDR_WIDTH : integer;
  attribute C_M_AXI_DC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_DC_BUSER_WIDTH : integer;
  attribute C_M_AXI_DC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_DATA_WIDTH : integer;
  attribute C_M_AXI_DC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DC_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DC_RUSER_WIDTH : integer;
  attribute C_M_AXI_DC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DC_USER_VALUE : integer;
  attribute C_M_AXI_DC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_DC_WUSER_WIDTH : integer;
  attribute C_M_AXI_DC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_DP_ADDR_WIDTH : integer;
  attribute C_M_AXI_DP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_DATA_WIDTH : integer;
  attribute C_M_AXI_DP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS : integer;
  attribute C_M_AXI_DP_EXCLUSIVE_ACCESS of U0 : label is 0;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_DP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_D_BUS_EXCEPTION : integer;
  attribute C_M_AXI_D_BUS_EXCEPTION of U0 : label is 0;
  attribute C_M_AXI_IC_ADDR_WIDTH : integer;
  attribute C_M_AXI_IC_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IC_ARUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IC_AWUSER_WIDTH of U0 : label is 5;
  attribute C_M_AXI_IC_BUSER_WIDTH : integer;
  attribute C_M_AXI_IC_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_DATA_WIDTH : integer;
  attribute C_M_AXI_IC_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IC_RUSER_WIDTH : integer;
  attribute C_M_AXI_IC_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IC_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IC_USER_VALUE : integer;
  attribute C_M_AXI_IC_USER_VALUE of U0 : label is 31;
  attribute C_M_AXI_IC_WUSER_WIDTH : integer;
  attribute C_M_AXI_IC_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_IP_ADDR_WIDTH : integer;
  attribute C_M_AXI_IP_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_DATA_WIDTH : integer;
  attribute C_M_AXI_IP_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_IP_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_I_BUS_EXCEPTION : integer;
  attribute C_M_AXI_I_BUS_EXCEPTION of U0 : label is 0;
  attribute C_NUMBER_OF_PC_BRK : integer;
  attribute C_NUMBER_OF_PC_BRK of U0 : label is 1;
  attribute C_NUMBER_OF_RD_ADDR_BRK : integer;
  attribute C_NUMBER_OF_RD_ADDR_BRK of U0 : label is 0;
  attribute C_NUMBER_OF_WR_ADDR_BRK : integer;
  attribute C_NUMBER_OF_WR_ADDR_BRK of U0 : label is 0;
  attribute C_NUM_SYNC_FF_CLK : integer;
  attribute C_NUM_SYNC_FF_CLK of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_DEBUG : integer;
  attribute C_NUM_SYNC_FF_CLK_DEBUG of U0 : label is 2;
  attribute C_NUM_SYNC_FF_CLK_IRQ : integer;
  attribute C_NUM_SYNC_FF_CLK_IRQ of U0 : label is 1;
  attribute C_NUM_SYNC_FF_DBG_CLK : integer;
  attribute C_NUM_SYNC_FF_DBG_CLK of U0 : label is 1;
  attribute C_OPCODE_0x0_ILLEGAL : integer;
  attribute C_OPCODE_0x0_ILLEGAL of U0 : label is 0;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 0;
  attribute C_PC_WIDTH : integer;
  attribute C_PC_WIDTH of U0 : label is 32;
  attribute C_PVR : integer;
  attribute C_PVR of U0 : label is 0;
  attribute C_PVR_USER1 : string;
  attribute C_PVR_USER1 of U0 : label is "8'b00000000";
  attribute C_PVR_USER2 : integer;
  attribute C_PVR_USER2 of U0 : label is 0;
  attribute C_RESET_MSR : integer;
  attribute C_RESET_MSR of U0 : label is 0;
  attribute C_S0_AXIS_DATA_WIDTH : integer;
  attribute C_S0_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXIS_DATA_WIDTH : integer;
  attribute C_S10_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXIS_DATA_WIDTH : integer;
  attribute C_S11_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXIS_DATA_WIDTH : integer;
  attribute C_S12_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXIS_DATA_WIDTH : integer;
  attribute C_S13_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXIS_DATA_WIDTH : integer;
  attribute C_S14_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXIS_DATA_WIDTH : integer;
  attribute C_S15_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXIS_DATA_WIDTH : integer;
  attribute C_S1_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXIS_DATA_WIDTH : integer;
  attribute C_S2_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXIS_DATA_WIDTH : integer;
  attribute C_S3_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXIS_DATA_WIDTH : integer;
  attribute C_S4_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXIS_DATA_WIDTH : integer;
  attribute C_S5_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXIS_DATA_WIDTH : integer;
  attribute C_S6_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXIS_DATA_WIDTH : integer;
  attribute C_S7_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXIS_DATA_WIDTH : integer;
  attribute C_S8_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXIS_DATA_WIDTH : integer;
  attribute C_S9_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_SCO : integer;
  attribute C_SCO of U0 : label is 0;
  attribute C_UNALIGNED_EXCEPTIONS : integer;
  attribute C_UNALIGNED_EXCEPTIONS of U0 : label is 0;
  attribute C_USE_BARREL : integer;
  attribute C_USE_BARREL of U0 : label is 0;
  attribute C_USE_BRANCH_TARGET_CACHE : integer;
  attribute C_USE_BRANCH_TARGET_CACHE of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_DCACHE : integer;
  attribute C_USE_DCACHE of U0 : label is 0;
  attribute C_USE_DIV : integer;
  attribute C_USE_DIV of U0 : label is 0;
  attribute C_USE_EXTENDED_FSL_INSTR : integer;
  attribute C_USE_EXTENDED_FSL_INSTR of U0 : label is 0;
  attribute C_USE_EXT_BRK : integer;
  attribute C_USE_EXT_BRK of U0 : label is 0;
  attribute C_USE_EXT_NM_BRK : integer;
  attribute C_USE_EXT_NM_BRK of U0 : label is 0;
  attribute C_USE_FPU : integer;
  attribute C_USE_FPU of U0 : label is 0;
  attribute C_USE_HW_MUL : integer;
  attribute C_USE_HW_MUL of U0 : label is 0;
  attribute C_USE_ICACHE : integer;
  attribute C_USE_ICACHE of U0 : label is 0;
  attribute C_USE_INTERRUPT : integer;
  attribute C_USE_INTERRUPT of U0 : label is 2;
  attribute C_USE_MMU : integer;
  attribute C_USE_MMU of U0 : label is 0;
  attribute C_USE_MSR_INSTR : integer;
  attribute C_USE_MSR_INSTR of U0 : label is 0;
  attribute C_USE_NON_SECURE : integer;
  attribute C_USE_NON_SECURE of U0 : label is 0;
  attribute C_USE_PCMP_INSTR : integer;
  attribute C_USE_PCMP_INSTR of U0 : label is 0;
  attribute C_USE_REORDER_INSTR : integer;
  attribute C_USE_REORDER_INSTR of U0 : label is 1;
  attribute C_USE_STACK_PROTECTION : integer;
  attribute C_USE_STACK_PROTECTION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze
     port map (
      Byte_Enable(0 to 3) => Byte_Enable(0 to 3),
      Clk => Clk,
      Config_Reset => '0',
      DCE => DCE,
      DEBUG_ACLK => '0',
      DEBUG_ARESETN => '0',
      DReady => DReady,
      DUE => DUE,
      DWait => DWait,
      D_AS => D_AS,
      Data_Addr(0 to 31) => Data_Addr(0 to 31),
      Data_Read(0 to 31) => Data_Read(0 to 31),
      Data_Write(0 to 31) => Data_Write(0 to 31),
      Dbg_ARADDR(14 downto 2) => B"0000000000000",
      Dbg_ARREADY => NLW_U0_Dbg_ARREADY_UNCONNECTED,
      Dbg_ARVALID => '0',
      Dbg_AWADDR(14 downto 2) => B"0000000000000",
      Dbg_AWREADY => NLW_U0_Dbg_AWREADY_UNCONNECTED,
      Dbg_AWVALID => '0',
      Dbg_BREADY => '0',
      Dbg_BRESP(1 downto 0) => NLW_U0_Dbg_BRESP_UNCONNECTED(1 downto 0),
      Dbg_BVALID => NLW_U0_Dbg_BVALID_UNCONNECTED,
      Dbg_Capture => Dbg_Capture,
      Dbg_Clk => Dbg_Clk,
      Dbg_Continue => Dbg_Continue,
      Dbg_Disable => Dbg_Disable,
      Dbg_Intr => Dbg_Intr,
      Dbg_RDATA(31 downto 0) => NLW_U0_Dbg_RDATA_UNCONNECTED(31 downto 0),
      Dbg_RREADY => '0',
      Dbg_RRESP(1 downto 0) => NLW_U0_Dbg_RRESP_UNCONNECTED(1 downto 0),
      Dbg_RVALID => NLW_U0_Dbg_RVALID_UNCONNECTED,
      Dbg_Reg_En(0 to 7) => Dbg_Reg_En(0 to 7),
      Dbg_Shift => Dbg_Shift,
      Dbg_Stop => Dbg_Stop,
      Dbg_TDI => Dbg_TDI,
      Dbg_TDO => Dbg_TDO,
      Dbg_Trace_Clk => '0',
      Dbg_Trace_Data(0 to 35) => NLW_U0_Dbg_Trace_Data_UNCONNECTED(0 to 35),
      Dbg_Trace_Ready => '0',
      Dbg_Trace_Valid => NLW_U0_Dbg_Trace_Valid_UNCONNECTED,
      Dbg_Trig_Ack_In(0 to 7) => Dbg_Trig_Ack_In(0 to 7),
      Dbg_Trig_Ack_Out(0 to 7) => Dbg_Trig_Ack_Out(0 to 7),
      Dbg_Trig_In(0 to 7) => Dbg_Trig_In(0 to 7),
      Dbg_Trig_Out(0 to 7) => Dbg_Trig_Out(0 to 7),
      Dbg_Update => Dbg_Update,
      Dbg_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_WREADY => NLW_U0_Dbg_WREADY_UNCONNECTED,
      Dbg_WVALID => '0',
      Dbg_Wakeup => Dbg_Wakeup,
      Debug_Rst => Debug_Rst,
      Ext_BRK => Ext_BRK,
      Ext_NM_BRK => Ext_NM_BRK,
      Hibernate => Hibernate,
      ICE => ICE,
      IFetch => IFetch,
      IReady => IReady,
      IUE => IUE,
      IWAIT => IWAIT,
      I_AS => I_AS,
      Instr(0 to 31) => Instr(0 to 31),
      Instr_Addr(0 to 31) => Instr_Addr(0 to 31),
      Interrupt => Interrupt,
      Interrupt_Ack(0 to 1) => Interrupt_Ack(0 to 1),
      Interrupt_Address(0 to 31) => Interrupt_Address(0 to 31),
      LOCKSTEP_Master_Out(0 to 4095) => NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Out(0 to 4095) => NLW_U0_LOCKSTEP_Out_UNCONNECTED(0 to 4095),
      LOCKSTEP_Slave_In(0 to 4095) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      M0_AXIS_TDATA(31 downto 0) => NLW_U0_M0_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M0_AXIS_TLAST => NLW_U0_M0_AXIS_TLAST_UNCONNECTED,
      M0_AXIS_TREADY => '0',
      M0_AXIS_TVALID => NLW_U0_M0_AXIS_TVALID_UNCONNECTED,
      M10_AXIS_TDATA(31 downto 0) => NLW_U0_M10_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M10_AXIS_TLAST => NLW_U0_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => '0',
      M10_AXIS_TVALID => NLW_U0_M10_AXIS_TVALID_UNCONNECTED,
      M11_AXIS_TDATA(31 downto 0) => NLW_U0_M11_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M11_AXIS_TLAST => NLW_U0_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => '0',
      M11_AXIS_TVALID => NLW_U0_M11_AXIS_TVALID_UNCONNECTED,
      M12_AXIS_TDATA(31 downto 0) => NLW_U0_M12_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M12_AXIS_TLAST => NLW_U0_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => '0',
      M12_AXIS_TVALID => NLW_U0_M12_AXIS_TVALID_UNCONNECTED,
      M13_AXIS_TDATA(31 downto 0) => NLW_U0_M13_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M13_AXIS_TLAST => NLW_U0_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => '0',
      M13_AXIS_TVALID => NLW_U0_M13_AXIS_TVALID_UNCONNECTED,
      M14_AXIS_TDATA(31 downto 0) => NLW_U0_M14_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M14_AXIS_TLAST => NLW_U0_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => '0',
      M14_AXIS_TVALID => NLW_U0_M14_AXIS_TVALID_UNCONNECTED,
      M15_AXIS_TDATA(31 downto 0) => NLW_U0_M15_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M15_AXIS_TLAST => NLW_U0_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => '0',
      M15_AXIS_TVALID => NLW_U0_M15_AXIS_TVALID_UNCONNECTED,
      M1_AXIS_TDATA(31 downto 0) => NLW_U0_M1_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M1_AXIS_TLAST => NLW_U0_M1_AXIS_TLAST_UNCONNECTED,
      M1_AXIS_TREADY => '0',
      M1_AXIS_TVALID => NLW_U0_M1_AXIS_TVALID_UNCONNECTED,
      M2_AXIS_TDATA(31 downto 0) => NLW_U0_M2_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M2_AXIS_TLAST => NLW_U0_M2_AXIS_TLAST_UNCONNECTED,
      M2_AXIS_TREADY => '0',
      M2_AXIS_TVALID => NLW_U0_M2_AXIS_TVALID_UNCONNECTED,
      M3_AXIS_TDATA(31 downto 0) => NLW_U0_M3_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M3_AXIS_TLAST => NLW_U0_M3_AXIS_TLAST_UNCONNECTED,
      M3_AXIS_TREADY => '0',
      M3_AXIS_TVALID => NLW_U0_M3_AXIS_TVALID_UNCONNECTED,
      M4_AXIS_TDATA(31 downto 0) => NLW_U0_M4_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M4_AXIS_TLAST => NLW_U0_M4_AXIS_TLAST_UNCONNECTED,
      M4_AXIS_TREADY => '0',
      M4_AXIS_TVALID => NLW_U0_M4_AXIS_TVALID_UNCONNECTED,
      M5_AXIS_TDATA(31 downto 0) => NLW_U0_M5_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M5_AXIS_TLAST => NLW_U0_M5_AXIS_TLAST_UNCONNECTED,
      M5_AXIS_TREADY => '0',
      M5_AXIS_TVALID => NLW_U0_M5_AXIS_TVALID_UNCONNECTED,
      M6_AXIS_TDATA(31 downto 0) => NLW_U0_M6_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M6_AXIS_TLAST => NLW_U0_M6_AXIS_TLAST_UNCONNECTED,
      M6_AXIS_TREADY => '0',
      M6_AXIS_TVALID => NLW_U0_M6_AXIS_TVALID_UNCONNECTED,
      M7_AXIS_TDATA(31 downto 0) => NLW_U0_M7_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M7_AXIS_TLAST => NLW_U0_M7_AXIS_TLAST_UNCONNECTED,
      M7_AXIS_TREADY => '0',
      M7_AXIS_TVALID => NLW_U0_M7_AXIS_TVALID_UNCONNECTED,
      M8_AXIS_TDATA(31 downto 0) => NLW_U0_M8_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M8_AXIS_TLAST => NLW_U0_M8_AXIS_TLAST_UNCONNECTED,
      M8_AXIS_TREADY => '0',
      M8_AXIS_TVALID => NLW_U0_M8_AXIS_TVALID_UNCONNECTED,
      M9_AXIS_TDATA(31 downto 0) => NLW_U0_M9_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M9_AXIS_TLAST => NLW_U0_M9_AXIS_TLAST_UNCONNECTED,
      M9_AXIS_TREADY => '0',
      M9_AXIS_TVALID => NLW_U0_M9_AXIS_TVALID_UNCONNECTED,
      MB_Error => NLW_U0_MB_Error_UNCONNECTED,
      MB_Halted => MB_Halted,
      M_AXI_DC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_ACPROT(2 downto 0) => B"000",
      M_AXI_DC_ACREADY => NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED,
      M_AXI_DC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_DC_ACVALID => '0',
      M_AXI_DC_ARADDR(31 downto 0) => NLW_U0_M_AXI_DC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_ARBAR(1 downto 0) => NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARBURST(1 downto 0) => NLW_U0_M_AXI_DC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_ARID(0) => NLW_U0_M_AXI_DC_ARID_UNCONNECTED(0),
      M_AXI_DC_ARLEN(7 downto 0) => NLW_U0_M_AXI_DC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_ARLOCK => NLW_U0_M_AXI_DC_ARLOCK_UNCONNECTED,
      M_AXI_DC_ARPROT(2 downto 0) => NLW_U0_M_AXI_DC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARQOS(3 downto 0) => NLW_U0_M_AXI_DC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARREADY => '0',
      M_AXI_DC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_DC_ARUSER(4 downto 0) => NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_ARVALID => NLW_U0_M_AXI_DC_ARVALID_UNCONNECTED,
      M_AXI_DC_AWADDR(31 downto 0) => NLW_U0_M_AXI_DC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_DC_AWBAR(1 downto 0) => NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWBURST(1 downto 0) => NLW_U0_M_AXI_DC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_DC_AWID(0) => NLW_U0_M_AXI_DC_AWID_UNCONNECTED(0),
      M_AXI_DC_AWLEN(7 downto 0) => NLW_U0_M_AXI_DC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DC_AWLOCK => NLW_U0_M_AXI_DC_AWLOCK_UNCONNECTED,
      M_AXI_DC_AWPROT(2 downto 0) => NLW_U0_M_AXI_DC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWQOS(3 downto 0) => NLW_U0_M_AXI_DC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DC_AWREADY => '0',
      M_AXI_DC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_DC_AWUSER(4 downto 0) => NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_DC_AWVALID => NLW_U0_M_AXI_DC_AWVALID_UNCONNECTED,
      M_AXI_DC_BID(0) => '0',
      M_AXI_DC_BREADY => NLW_U0_M_AXI_DC_BREADY_UNCONNECTED,
      M_AXI_DC_BRESP(1 downto 0) => B"00",
      M_AXI_DC_BUSER(0) => '0',
      M_AXI_DC_BVALID => '0',
      M_AXI_DC_CDDATA(31 downto 0) => NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_CDLAST => NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED,
      M_AXI_DC_CDREADY => '0',
      M_AXI_DC_CDVALID => NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED,
      M_AXI_DC_CRREADY => '0',
      M_AXI_DC_CRRESP(4 downto 0) => NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_DC_CRVALID => NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED,
      M_AXI_DC_RACK => NLW_U0_M_AXI_DC_RACK_UNCONNECTED,
      M_AXI_DC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_DC_RID(0) => '0',
      M_AXI_DC_RLAST => '0',
      M_AXI_DC_RREADY => NLW_U0_M_AXI_DC_RREADY_UNCONNECTED,
      M_AXI_DC_RRESP(1 downto 0) => B"00",
      M_AXI_DC_RUSER(0) => '0',
      M_AXI_DC_RVALID => '0',
      M_AXI_DC_WACK => NLW_U0_M_AXI_DC_WACK_UNCONNECTED,
      M_AXI_DC_WDATA(31 downto 0) => NLW_U0_M_AXI_DC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_DC_WLAST => NLW_U0_M_AXI_DC_WLAST_UNCONNECTED,
      M_AXI_DC_WREADY => '0',
      M_AXI_DC_WSTRB(3 downto 0) => NLW_U0_M_AXI_DC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_DC_WUSER(0) => NLW_U0_M_AXI_DC_WUSER_UNCONNECTED(0),
      M_AXI_DC_WVALID => NLW_U0_M_AXI_DC_WVALID_UNCONNECTED,
      M_AXI_DP_ARADDR(31 downto 0) => M_AXI_DP_ARADDR(31 downto 0),
      M_AXI_DP_ARBURST(1 downto 0) => NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARID(0) => NLW_U0_M_AXI_DP_ARID_UNCONNECTED(0),
      M_AXI_DP_ARLEN(7 downto 0) => NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_ARLOCK => NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED,
      M_AXI_DP_ARPROT(2 downto 0) => M_AXI_DP_ARPROT(2 downto 0),
      M_AXI_DP_ARQOS(3 downto 0) => NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_ARREADY => M_AXI_DP_ARREADY,
      M_AXI_DP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_ARVALID => M_AXI_DP_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => M_AXI_DP_AWADDR(31 downto 0),
      M_AXI_DP_AWBURST(1 downto 0) => NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_DP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWID(0) => NLW_U0_M_AXI_DP_AWID_UNCONNECTED(0),
      M_AXI_DP_AWLEN(7 downto 0) => NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_DP_AWLOCK => NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED,
      M_AXI_DP_AWPROT(2 downto 0) => M_AXI_DP_AWPROT(2 downto 0),
      M_AXI_DP_AWQOS(3 downto 0) => NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_DP_AWREADY => M_AXI_DP_AWREADY,
      M_AXI_DP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_DP_AWVALID => M_AXI_DP_AWVALID,
      M_AXI_DP_BID(0) => '0',
      M_AXI_DP_BREADY => M_AXI_DP_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => M_AXI_DP_BRESP(1 downto 0),
      M_AXI_DP_BVALID => M_AXI_DP_BVALID,
      M_AXI_DP_RDATA(31 downto 0) => M_AXI_DP_RDATA(31 downto 0),
      M_AXI_DP_RID(0) => '0',
      M_AXI_DP_RLAST => '0',
      M_AXI_DP_RREADY => M_AXI_DP_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => M_AXI_DP_RRESP(1 downto 0),
      M_AXI_DP_RVALID => M_AXI_DP_RVALID,
      M_AXI_DP_WDATA(31 downto 0) => M_AXI_DP_WDATA(31 downto 0),
      M_AXI_DP_WLAST => NLW_U0_M_AXI_DP_WLAST_UNCONNECTED,
      M_AXI_DP_WREADY => M_AXI_DP_WREADY,
      M_AXI_DP_WSTRB(3 downto 0) => M_AXI_DP_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => M_AXI_DP_WVALID,
      M_AXI_IC_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_ACPROT(2 downto 0) => B"000",
      M_AXI_IC_ACREADY => NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED,
      M_AXI_IC_ACSNOOP(3 downto 0) => B"0000",
      M_AXI_IC_ACVALID => '0',
      M_AXI_IC_ARADDR(31 downto 0) => NLW_U0_M_AXI_IC_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_ARBAR(1 downto 0) => NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARBURST(1 downto 0) => NLW_U0_M_AXI_IC_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IC_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_ARID(0) => NLW_U0_M_AXI_IC_ARID_UNCONNECTED(0),
      M_AXI_IC_ARLEN(7 downto 0) => NLW_U0_M_AXI_IC_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_ARLOCK => NLW_U0_M_AXI_IC_ARLOCK_UNCONNECTED,
      M_AXI_IC_ARPROT(2 downto 0) => NLW_U0_M_AXI_IC_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARQOS(3 downto 0) => NLW_U0_M_AXI_IC_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARREADY => '0',
      M_AXI_IC_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IC_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_ARSNOOP(3 downto 0) => NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED(3 downto 0),
      M_AXI_IC_ARUSER(4 downto 0) => NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_ARVALID => NLW_U0_M_AXI_IC_ARVALID_UNCONNECTED,
      M_AXI_IC_AWADDR(31 downto 0) => NLW_U0_M_AXI_IC_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IC_AWBAR(1 downto 0) => NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWBURST(1 downto 0) => NLW_U0_M_AXI_IC_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IC_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWDOMAIN(1 downto 0) => NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED(1 downto 0),
      M_AXI_IC_AWID(0) => NLW_U0_M_AXI_IC_AWID_UNCONNECTED(0),
      M_AXI_IC_AWLEN(7 downto 0) => NLW_U0_M_AXI_IC_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IC_AWLOCK => NLW_U0_M_AXI_IC_AWLOCK_UNCONNECTED,
      M_AXI_IC_AWPROT(2 downto 0) => NLW_U0_M_AXI_IC_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWQOS(3 downto 0) => NLW_U0_M_AXI_IC_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IC_AWREADY => '0',
      M_AXI_IC_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IC_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWSNOOP(2 downto 0) => NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED(2 downto 0),
      M_AXI_IC_AWUSER(4 downto 0) => NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED(4 downto 0),
      M_AXI_IC_AWVALID => NLW_U0_M_AXI_IC_AWVALID_UNCONNECTED,
      M_AXI_IC_BID(0) => '0',
      M_AXI_IC_BREADY => NLW_U0_M_AXI_IC_BREADY_UNCONNECTED,
      M_AXI_IC_BRESP(1 downto 0) => B"00",
      M_AXI_IC_BUSER(0) => '0',
      M_AXI_IC_BVALID => '0',
      M_AXI_IC_CDDATA(31 downto 0) => NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_CDLAST => NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED,
      M_AXI_IC_CDREADY => '0',
      M_AXI_IC_CDVALID => NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED,
      M_AXI_IC_CRREADY => '0',
      M_AXI_IC_CRRESP(4 downto 0) => NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED(4 downto 0),
      M_AXI_IC_CRVALID => NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED,
      M_AXI_IC_RACK => NLW_U0_M_AXI_IC_RACK_UNCONNECTED,
      M_AXI_IC_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IC_RID(0) => '0',
      M_AXI_IC_RLAST => '0',
      M_AXI_IC_RREADY => NLW_U0_M_AXI_IC_RREADY_UNCONNECTED,
      M_AXI_IC_RRESP(1 downto 0) => B"00",
      M_AXI_IC_RUSER(0) => '0',
      M_AXI_IC_RVALID => '0',
      M_AXI_IC_WACK => NLW_U0_M_AXI_IC_WACK_UNCONNECTED,
      M_AXI_IC_WDATA(31 downto 0) => NLW_U0_M_AXI_IC_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IC_WLAST => NLW_U0_M_AXI_IC_WLAST_UNCONNECTED,
      M_AXI_IC_WREADY => '0',
      M_AXI_IC_WSTRB(3 downto 0) => NLW_U0_M_AXI_IC_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IC_WUSER(0) => NLW_U0_M_AXI_IC_WUSER_UNCONNECTED(0),
      M_AXI_IC_WVALID => NLW_U0_M_AXI_IC_WVALID_UNCONNECTED,
      M_AXI_IP_ARADDR(31 downto 0) => NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_ARBURST(1 downto 0) => NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_ARCACHE(3 downto 0) => NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARID(0) => NLW_U0_M_AXI_IP_ARID_UNCONNECTED(0),
      M_AXI_IP_ARLEN(7 downto 0) => NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_ARLOCK => NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED,
      M_AXI_IP_ARPROT(2 downto 0) => NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARQOS(3 downto 0) => NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_ARREADY => '0',
      M_AXI_IP_ARSIZE(2 downto 0) => NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_ARVALID => NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED,
      M_AXI_IP_AWADDR(31 downto 0) => NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED(31 downto 0),
      M_AXI_IP_AWBURST(1 downto 0) => NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED(1 downto 0),
      M_AXI_IP_AWCACHE(3 downto 0) => NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWID(0) => NLW_U0_M_AXI_IP_AWID_UNCONNECTED(0),
      M_AXI_IP_AWLEN(7 downto 0) => NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED(7 downto 0),
      M_AXI_IP_AWLOCK => NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED,
      M_AXI_IP_AWPROT(2 downto 0) => NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWQOS(3 downto 0) => NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED(3 downto 0),
      M_AXI_IP_AWREADY => '0',
      M_AXI_IP_AWSIZE(2 downto 0) => NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED(2 downto 0),
      M_AXI_IP_AWVALID => NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED,
      M_AXI_IP_BID(0) => '0',
      M_AXI_IP_BREADY => NLW_U0_M_AXI_IP_BREADY_UNCONNECTED,
      M_AXI_IP_BRESP(1 downto 0) => B"00",
      M_AXI_IP_BVALID => '0',
      M_AXI_IP_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M_AXI_IP_RID(0) => '0',
      M_AXI_IP_RLAST => '0',
      M_AXI_IP_RREADY => NLW_U0_M_AXI_IP_RREADY_UNCONNECTED,
      M_AXI_IP_RRESP(1 downto 0) => B"00",
      M_AXI_IP_RVALID => '0',
      M_AXI_IP_WDATA(31 downto 0) => NLW_U0_M_AXI_IP_WDATA_UNCONNECTED(31 downto 0),
      M_AXI_IP_WLAST => NLW_U0_M_AXI_IP_WLAST_UNCONNECTED,
      M_AXI_IP_WREADY => '0',
      M_AXI_IP_WSTRB(3 downto 0) => NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED(3 downto 0),
      M_AXI_IP_WVALID => NLW_U0_M_AXI_IP_WVALID_UNCONNECTED,
      Mb_Reset => '0',
      Non_Secure(0 to 3) => Non_Secure(0 to 3),
      Pause => Pause,
      Pause_Ack => Pause_Ack,
      RAM_Static(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      Read_Strobe => Read_Strobe,
      Reset => Reset,
      Reset_Mode(0 to 1) => Reset_Mode(0 to 1),
      S0_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXIS_TLAST => '0',
      S0_AXIS_TREADY => NLW_U0_S0_AXIS_TREADY_UNCONNECTED,
      S0_AXIS_TVALID => '0',
      S10_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXIS_TLAST => '0',
      S10_AXIS_TREADY => NLW_U0_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TVALID => '0',
      S11_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXIS_TLAST => '0',
      S11_AXIS_TREADY => NLW_U0_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TVALID => '0',
      S12_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXIS_TLAST => '0',
      S12_AXIS_TREADY => NLW_U0_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TVALID => '0',
      S13_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXIS_TLAST => '0',
      S13_AXIS_TREADY => NLW_U0_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TVALID => '0',
      S14_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXIS_TLAST => '0',
      S14_AXIS_TREADY => NLW_U0_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TVALID => '0',
      S15_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXIS_TLAST => '0',
      S15_AXIS_TREADY => NLW_U0_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TVALID => '0',
      S1_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXIS_TLAST => '0',
      S1_AXIS_TREADY => NLW_U0_S1_AXIS_TREADY_UNCONNECTED,
      S1_AXIS_TVALID => '0',
      S2_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXIS_TLAST => '0',
      S2_AXIS_TREADY => NLW_U0_S2_AXIS_TREADY_UNCONNECTED,
      S2_AXIS_TVALID => '0',
      S3_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXIS_TLAST => '0',
      S3_AXIS_TREADY => NLW_U0_S3_AXIS_TREADY_UNCONNECTED,
      S3_AXIS_TVALID => '0',
      S4_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXIS_TLAST => '0',
      S4_AXIS_TREADY => NLW_U0_S4_AXIS_TREADY_UNCONNECTED,
      S4_AXIS_TVALID => '0',
      S5_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXIS_TLAST => '0',
      S5_AXIS_TREADY => NLW_U0_S5_AXIS_TREADY_UNCONNECTED,
      S5_AXIS_TVALID => '0',
      S6_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXIS_TLAST => '0',
      S6_AXIS_TREADY => NLW_U0_S6_AXIS_TREADY_UNCONNECTED,
      S6_AXIS_TVALID => '0',
      S7_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXIS_TLAST => '0',
      S7_AXIS_TREADY => NLW_U0_S7_AXIS_TREADY_UNCONNECTED,
      S7_AXIS_TVALID => '0',
      S8_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXIS_TLAST => '0',
      S8_AXIS_TREADY => NLW_U0_S8_AXIS_TREADY_UNCONNECTED,
      S8_AXIS_TVALID => '0',
      S9_AXIS_TDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXIS_TLAST => '0',
      S9_AXIS_TREADY => NLW_U0_S9_AXIS_TREADY_UNCONNECTED,
      S9_AXIS_TVALID => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      Sleep => Sleep,
      Suspend => Suspend,
      Trace_DCache_Hit => NLW_U0_Trace_DCache_Hit_UNCONNECTED,
      Trace_DCache_Rdy => NLW_U0_Trace_DCache_Rdy_UNCONNECTED,
      Trace_DCache_Read => NLW_U0_Trace_DCache_Read_UNCONNECTED,
      Trace_DCache_Req => NLW_U0_Trace_DCache_Req_UNCONNECTED,
      Trace_Data_Access => NLW_U0_Trace_Data_Access_UNCONNECTED,
      Trace_Data_Address(0 to 31) => NLW_U0_Trace_Data_Address_UNCONNECTED(0 to 31),
      Trace_Data_Byte_Enable(0 to 3) => NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED(0 to 3),
      Trace_Data_Read => NLW_U0_Trace_Data_Read_UNCONNECTED,
      Trace_Data_Write => NLW_U0_Trace_Data_Write_UNCONNECTED,
      Trace_Data_Write_Value(0 to 31) => NLW_U0_Trace_Data_Write_Value_UNCONNECTED(0 to 31),
      Trace_Delay_Slot => NLW_U0_Trace_Delay_Slot_UNCONNECTED,
      Trace_EX_PipeRun => NLW_U0_Trace_EX_PipeRun_UNCONNECTED,
      Trace_Exception_Kind(0 to 4) => NLW_U0_Trace_Exception_Kind_UNCONNECTED(0 to 4),
      Trace_Exception_Taken => NLW_U0_Trace_Exception_Taken_UNCONNECTED,
      Trace_ICache_Hit => NLW_U0_Trace_ICache_Hit_UNCONNECTED,
      Trace_ICache_Rdy => NLW_U0_Trace_ICache_Rdy_UNCONNECTED,
      Trace_ICache_Req => NLW_U0_Trace_ICache_Req_UNCONNECTED,
      Trace_Instruction(0 to 31) => NLW_U0_Trace_Instruction_UNCONNECTED(0 to 31),
      Trace_Jump_Hit => NLW_U0_Trace_Jump_Hit_UNCONNECTED,
      Trace_Jump_Taken => NLW_U0_Trace_Jump_Taken_UNCONNECTED,
      Trace_MB_Halted => NLW_U0_Trace_MB_Halted_UNCONNECTED,
      Trace_MEM_PipeRun => NLW_U0_Trace_MEM_PipeRun_UNCONNECTED,
      Trace_MSR_Reg(0 to 14) => NLW_U0_Trace_MSR_Reg_UNCONNECTED(0 to 14),
      Trace_New_Reg_Value(0 to 31) => NLW_U0_Trace_New_Reg_Value_UNCONNECTED(0 to 31),
      Trace_OF_PipeRun => NLW_U0_Trace_OF_PipeRun_UNCONNECTED,
      Trace_PC(0 to 31) => NLW_U0_Trace_PC_UNCONNECTED(0 to 31),
      Trace_PID_Reg(0 to 7) => NLW_U0_Trace_PID_Reg_UNCONNECTED(0 to 7),
      Trace_Reg_Addr(0 to 4) => NLW_U0_Trace_Reg_Addr_UNCONNECTED(0 to 4),
      Trace_Reg_Write => NLW_U0_Trace_Reg_Write_UNCONNECTED,
      Trace_Valid_Instr => NLW_U0_Trace_Valid_Instr_UNCONNECTED,
      Wakeup(0 to 1) => Wakeup(0 to 1),
      Write_Strobe => Write_Strobe
    );
end STRUCTURE;
