<stg><name>decision_function.42</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:1 %p_read66 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read66"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:2 %p_read55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read55"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:3 %p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read44"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:4 %p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:5 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:6 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:7 %comparison = icmp_slt  i32 %p_read44, i32 4294873071

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:8 %comparison_67 = icmp_slt  i32 %p_read55, i32 4294949361

]]></Node>
<StgValue><ssdm name="comparison_67"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:9 %comparison_68 = icmp_slt  i32 %p_read44, i32 59027

]]></Node>
<StgValue><ssdm name="comparison_68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_85" val="1"/>
<literal name="or_ln208" val="1"/>
<literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:10 %comparison_69 = icmp_slt  i32 %p_read33, i32 44432

]]></Node>
<StgValue><ssdm name="comparison_69"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:11 %comparison_70 = icmp_slt  i32 %p_read11, i32 4294950198

]]></Node>
<StgValue><ssdm name="comparison_70"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:12 %comparison_71 = icmp_slt  i32 %p_read66, i32 4294863767

]]></Node>
<StgValue><ssdm name="comparison_71"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:13 %comparison_72 = icmp_slt  i32 %p_read22, i32 49155

]]></Node>
<StgValue><ssdm name="comparison_72"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:14 %activation_84 = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation_84"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:15 %activation_85 = and i1 %comparison_67, i1 %comparison

]]></Node>
<StgValue><ssdm name="activation_85"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:16 %xor_ln195 = xor i1 %comparison_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:17 %activation_86 = and i1 %comparison_68, i1 %activation_84

]]></Node>
<StgValue><ssdm name="activation_86"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:18 %xor_ln195_25 = xor i1 %comparison_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln195_25"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_85" val="1"/>
<literal name="or_ln208" val="1"/>
<literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:19 %activation = and i1 %comparison_69, i1 %activation_85

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:20 %and_ln193 = and i1 %comparison_70, i1 %xor_ln195

]]></Node>
<StgValue><ssdm name="and_ln193"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:21 %activation_87 = and i1 %and_ln193, i1 %comparison

]]></Node>
<StgValue><ssdm name="activation_87"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:22 %activation_88 = and i1 %comparison_71, i1 %activation_86

]]></Node>
<StgValue><ssdm name="activation_88"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:23 %and_ln193_66 = and i1 %comparison_72, i1 %activation_84

]]></Node>
<StgValue><ssdm name="and_ln193_66"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:24 %activation_89 = and i1 %and_ln193_66, i1 %xor_ln195_25

]]></Node>
<StgValue><ssdm name="activation_89"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_85" val="1"/>
<literal name="or_ln208" val="1"/>
<literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:25 %xor_ln208 = xor i1 %activation, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln208"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_85" val="1"/>
<literal name="or_ln208" val="1"/>
<literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop:26 %zext_ln208 = zext i1 %xor_ln208

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:27 %or_ln208 = or i1 %activation_85, i1 %activation_87

]]></Node>
<StgValue><ssdm name="or_ln208"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208" val="1"/>
<literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:28 %select_ln208 = select i1 %activation_85, i2 %zext_ln208, i2 2

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:29 %select_ln208_55 = select i1 %or_ln208, i2 %select_ln208, i2 3

]]></Node>
<StgValue><ssdm name="select_ln208_55"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="comparison" val="1"/>
<literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop:30 %zext_ln208_13 = zext i2 %select_ln208_55

]]></Node>
<StgValue><ssdm name="zext_ln208_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:31 %or_ln208_45 = or i1 %comparison, i1 %activation_88

]]></Node>
<StgValue><ssdm name="or_ln208_45"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_45" val="1"/>
<literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:32 %select_ln208_56 = select i1 %comparison, i3 %zext_ln208_13, i3 4

]]></Node>
<StgValue><ssdm name="select_ln208_56"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:33 %or_ln208_46 = or i1 %comparison, i1 %activation_86

]]></Node>
<StgValue><ssdm name="or_ln208_46"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_46" val="1"/>
<literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:34 %select_ln208_57 = select i1 %or_ln208_45, i3 %select_ln208_56, i3 5

]]></Node>
<StgValue><ssdm name="select_ln208_57"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:35 %or_ln208_47 = or i1 %or_ln208_46, i1 %activation_89

]]></Node>
<StgValue><ssdm name="or_ln208_47"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln208_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:36 %select_ln208_58 = select i1 %or_ln208_46, i3 %select_ln208_57, i3 6

]]></Node>
<StgValue><ssdm name="select_ln208_58"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:37 %select_ln208_59 = select i1 %or_ln208_47, i3 %select_ln208_58, i3 7

]]></Node>
<StgValue><ssdm name="select_ln208_59"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayctor.loop:38 %agg_result = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 91763, i32 23253, i32 4294964740, i32 41709, i32 63039, i32 4294953210, i32 13597, i32 84540, i3 %select_ln208_59

]]></Node>
<StgValue><ssdm name="agg_result"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop:39 %ret_ln213 = ret i32 %agg_result

]]></Node>
<StgValue><ssdm name="ret_ln213"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
