# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Processor_Logic_Design.srcs/sources_1/new/ALU.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Accumulator.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Comb_Circuit.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/D_FF.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Decoder.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/FA.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/MDR.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/MUX.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/One_Stage.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Processor_Logic.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Reg_File.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Shifter.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Stat_Reg.v" \
"../../../../Processor_Logic_Design.srcs/sources_1/new/Temp_Reg.v" \
"../../../../Processor_Logic_Design.srcs/sim_1/new/Processor_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
