Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Fri Nov 13 11:54:27 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.074        0.000                      0                17620        0.014        0.000                      0                17600        1.833        0.000                       0                  7054  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         
clk_pl_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.074        0.000                      0                16596        0.016        0.000                      0                16596        1.833        0.000                       0                  6617  
clk_pl_1           16.916        0.000                      0                  706        0.014        0.000                      0                  706        9.427        0.000                       0                   437  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           19.381        0.000                      0                   10                                                                        
clk_pl_0      clk_pl_1            6.251        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.970        0.000                      0                  121        0.333        0.000                      0                  121  
**async_default**  clk_pl_1           clk_pl_1                18.407        0.000                      0                  177        0.158        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.124ns (3.832%)  route 3.112ns (96.168%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 8.390 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.576ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.527     5.212    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     8.390    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]/C
                         clock pessimism              0.107     8.497    
                         clock uncertainty           -0.139     8.358    
    SLICE_X5Y51          FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     8.286    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.124ns (3.832%)  route 3.112ns (96.168%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 8.390 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.576ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.527     5.212    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     8.390    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10]/C
                         clock pessimism              0.107     8.497    
                         clock uncertainty           -0.139     8.358    
    SLICE_X5Y51          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.286    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.124ns (3.832%)  route 3.112ns (96.168%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 8.390 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.576ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.527     5.212    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     8.390    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]/C
                         clock pessimism              0.107     8.497    
                         clock uncertainty           -0.139     8.358    
    SLICE_X5Y51          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.286    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.124ns (3.831%)  route 3.113ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.391 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.528     5.213    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/sinit
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.558     8.391    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]/C
                         clock pessimism              0.107     8.498    
                         clock uncertainty           -0.139     8.359    
    SLICE_X5Y53          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.287    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.124ns (3.831%)  route 3.113ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.391 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.528     5.213    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/sinit
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[41]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.558     8.391    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[41]/C
                         clock pessimism              0.107     8.498    
                         clock uncertainty           -0.139     8.359    
    SLICE_X5Y53          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.287    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[41]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.124ns (3.831%)  route 3.113ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.391 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.528     5.213    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/sinit
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[47]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.558     8.391    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[47]/C
                         clock pessimism              0.107     8.498    
                         clock uncertainty           -0.139     8.359    
    SLICE_X5Y53          FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     8.287    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[47]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.124ns (3.831%)  route 3.113ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.391 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.528     5.213    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/sinit
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.558     8.391    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]/C
                         clock pessimism              0.107     8.498    
                         clock uncertainty           -0.139     8.359    
    SLICE_X5Y53          FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     8.287    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.124ns (3.830%)  route 3.114ns (96.170%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 8.392 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.576ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.529     5.214    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y57          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.559     8.392    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y57          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20]/C
                         clock pessimism              0.107     8.499    
                         clock uncertainty           -0.139     8.360    
    SLICE_X5Y57          FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     8.288    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.124ns (3.830%)  route 3.114ns (96.170%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 8.392 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.576ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.529     5.214    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y57          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.559     8.392    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y57          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]/C
                         clock pessimism              0.107     8.499    
                         clock uncertainty           -0.139     8.360    
    SLICE_X5Y57          FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072     8.288    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]
  -------------------------------------------------------------------
                         required time                          8.288    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.124ns (3.831%)  route 3.113ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 8.391 - 6.666 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.769ns (routing 0.638ns, distribution 1.131ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.769     1.976    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X6Y64          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.072 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=1, routed)           1.585     3.657    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.685 f  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_bufg_place/O
                         net (fo=1032, routed)        1.528     5.213    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sinit
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.558     8.391    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0]/C
                         clock pessimism              0.107     8.498    
                         clock uncertainty           -0.139     8.359    
    SLICE_X5Y53          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     8.287    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  3.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.073ns (39.674%)  route 0.111ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.571ns (routing 0.576ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.638ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.571     1.738    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y130         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.811 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.111     1.922    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[25]
    SLICE_X2Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.806     2.013    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.160     1.853    
    SLICE_X2Y129         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.906    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.069ns (35.567%)  route 0.125ns (64.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.533ns (routing 0.576ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.638ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     1.700    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X14Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.769 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_dre2ibtt_eop_reg_reg/Q
                         net (fo=1, routed)           0.125     1.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/DIG0
    SLICE_X14Y26         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.810     2.017    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X14Y26         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMG/CLK
                         clock pessimism             -0.221     1.796    
    SLICE_X14Y26         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.878    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAMG
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.553ns (routing 0.576ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.638ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.553     1.720    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y9          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.790 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=2, routed)           0.114     1.904    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[28]
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.786     1.993    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism             -0.161     1.832    
    SLICE_X8Y10          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.887    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.638ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     1.724    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.794 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[52]/Q
                         net (fo=2, routed)           0.110     1.904    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[52]
    SLICE_X8Y12          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.785     1.992    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y12          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[52]/C
                         clock pessimism             -0.161     1.831    
    SLICE_X8Y12          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.886    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.326%)  route 0.108ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.545ns (routing 0.576ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.638ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.545     1.712    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.782 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[40]/Q
                         net (fo=1, routed)           0.108     1.890    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[8]
    SLICE_X10Y37         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.771     1.978    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X10Y37         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/C
                         clock pessimism             -0.161     1.817    
    SLICE_X10Y37         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.872    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.874ns (routing 0.324ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.365ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.874     0.985    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.024 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[9]/Q
                         net (fo=1, routed)           0.033     1.057    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0[9]
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.991     1.129    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[9]/C
                         clock pessimism             -0.138     0.991    
    SLICE_X7Y107         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.038    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.365ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.898     1.009    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X6Y19          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.048 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[25]/Q
                         net (fo=1, routed)           0.033     1.081    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_dout[25]
    SLICE_X6Y19          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.025     1.163    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X6Y19          FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]/C
                         clock pessimism             -0.148     1.015    
    SLICE_X6Y19          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.062    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.638ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     1.724    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y9          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.794 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[17]/Q
                         net (fo=2, routed)           0.118     1.912    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[17]
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.791     1.998    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[17]/C
                         clock pessimism             -0.161     1.837    
    SLICE_X8Y10          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.638ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.557     1.724    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y9          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.794 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.113     1.907    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[1]
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.786     1.993    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[1]/C
                         clock pessimism             -0.161     1.832    
    SLICE_X8Y10          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.887    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.553ns (routing 0.576ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.638ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.553     1.720    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y8           FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.790 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[12]/Q
                         net (fo=2, routed)           0.117     1.907    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[12]
    SLICE_X7Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.786     1.993    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X7Y10          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[12]/C
                         clock pessimism             -0.161     1.832    
    SLICE_X7Y10          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.887    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.666       5.116      RAMB36_X1Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y131  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y42   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y42   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y42   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y41   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       16.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.916ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.295ns (46.085%)  route 1.515ns (53.915%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.988 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.031     5.019    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_9
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                 16.916    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.294ns (46.066%)  route 1.515ns (53.934%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.987 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.031     5.018    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_11
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 1.278ns (45.741%)  route 1.516ns (54.259%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.971 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.032     5.003    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_10
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.954ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 1.258ns (45.382%)  route 1.514ns (54.618%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.951 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.981    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_12
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                 16.954    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.253ns (45.251%)  route 1.516ns (54.749%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.946 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.978    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_13
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.961ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.272ns (46.104%)  route 1.487ns (53.896%))
  Logic Levels:           9  (CARRY8=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 21.932 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.918ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.937 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.968    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_9
    SLICE_X9Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.765    21.932    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]/C
                         clock pessimism              0.176    22.108    
                         clock uncertainty           -0.206    21.902    
    SLICE_X9Y109         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    21.929    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         21.929    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 16.961    

Slack (MET) :             16.962ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.271ns (46.084%)  route 1.487ns (53.916%))
  Logic Levels:           9  (CARRY8=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 21.932 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.918ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.936 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.967    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_11
    SLICE_X9Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.765    21.932    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y109         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]/C
                         clock pessimism              0.176    22.108    
                         clock uncertainty           -0.206    21.902    
    SLICE_X9Y109         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027    21.929    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         21.929    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                 16.962    

Slack (MET) :             16.963ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.744ns (27.709%)  route 1.941ns (72.291%))
  Logic Levels:           7  (CARRY8=5 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 21.929 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.918ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.741     4.678    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/CO[0]
    SLICE_X8Y76          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     4.716 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state[1]_i_1/O
                         net (fo=2, routed)           0.178     4.894    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_8
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.762    21.929    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/C
                         clock pessimism              0.176    22.105    
                         clock uncertainty           -0.206    21.899    
    SLICE_X8Y76          FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    21.857    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 16.963    

Slack (MET) :             16.964ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.744ns (27.720%)  route 1.940ns (72.280%))
  Logic Levels:           7  (CARRY8=5 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 21.929 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.918ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.741     4.678    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/CO[0]
    SLICE_X8Y76          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     4.716 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/state[1]_i_1/O
                         net (fo=2, routed)           0.177     4.893    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_8
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.762    21.929    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/C
                         clock pessimism              0.176    22.105    
                         clock uncertainty           -0.206    21.899    
    SLICE_X8Y76          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    21.857    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 16.964    

Slack (MET) :             16.965ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.246ns (45.129%)  route 1.515ns (54.871%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 21.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.011ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.918ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.002     2.209    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.305 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[4]/Q
                         net (fo=2, routed)           0.519     2.824    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[4]
    SLICE_X7Y108         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     2.955 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry/CO[7]
                         net (fo=1, routed)           0.028     2.983    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry_n_1
    SLICE_X7Y109         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.006 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.034    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__0_n_1
    SLICE_X7Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.106 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1_carry__1/O[0]
                         net (fo=1, routed)           0.407     3.513    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state1[17]
    SLICE_X8Y109         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.627 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3/O
                         net (fo=1, routed)           0.012     3.639    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_3_n_1
    SLICE_X8Y109         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.836 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.864    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_1
    SLICE_X8Y110         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.937 f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=34, routed)          0.392     4.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X9Y108         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     4.508 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9/O
                         net (fo=1, routed)           0.014     4.522    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[8]_i_9_n_1
    SLICE_X9Y108         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.763 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.791    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_1
    SLICE_X9Y109         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.814 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.842    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_1
    SLICE_X9Y110         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.939 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.970    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_15
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.771    21.938    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X9Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism              0.176    22.114    
                         clock uncertainty           -0.206    21.908    
    SLICE_X9Y110         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    21.935    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 16.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.072ns (42.604%)  route 0.097ns (57.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.764ns (routing 0.918ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.011ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.764     1.931    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     2.003 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.097     2.100    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[9]
    SLICE_X14Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.957     2.164    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]/C
                         clock pessimism             -0.133     2.031    
    SLICE_X14Y57         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.086    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.021ns (routing 0.517ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.580ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.021     1.132    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.171 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[17]/Q
                         net (fo=1, routed)           0.042     1.213    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[17]
    SLICE_X10Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.157     1.295    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]/C
                         clock pessimism             -0.157     1.138    
    SLICE_X10Y110        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.184    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.014ns (routing 0.517ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.014     1.125    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.164 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[27]/Q
                         net (fo=1, routed)           0.042     1.206    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[27]
    SLICE_X7Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X7Y112         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]/C
                         clock pessimism             -0.157     1.131    
    SLICE_X7Y112         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.177    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.054ns (40.601%)  route 0.079ns (59.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.988ns (routing 0.517ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.580ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         0.988     1.099    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.139 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=2, routed)           0.053     1.192    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X14Y58         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.206 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=1, routed)           0.026     1.232    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[5]
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.128     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/C
                         clock pessimism             -0.113     1.153    
    SLICE_X14Y58         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.199    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.097ns (43.111%)  route 0.128ns (56.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.754ns (routing 0.918ns, distribution 0.836ns)
  Clock Net Delay (Destination): 2.023ns (routing 1.011ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.754     1.921    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X13Y69         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.991 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/write_cnt_reg[2]/Q
                         net (fo=19, routed)          0.103     2.094    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/Q[2]
    SLICE_X12Y69         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.027     2.121 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_buf_data[2]_i_1/O
                         net (fo=1, routed)           0.025     2.146    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_22
    SLICE_X12Y69         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.023     2.230    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y69         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                         clock pessimism             -0.175     2.055    
    SLICE_X12Y69         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.053     2.108    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.021ns (routing 0.517ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.580ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.021     1.132    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y107         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.171 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[7]/Q
                         net (fo=1, routed)           0.057     1.228    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[7]
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.150     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[7]/C
                         clock pessimism             -0.146     1.142    
    SLICE_X6Y108         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.189    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.991ns (routing 0.517ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.580ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         0.991     1.102    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.141 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=9, routed)           0.027     1.168    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/Q[1]
    SLICE_X12Y57         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.188 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[2]_i_1__1/O
                         net (fo=1, routed)           0.006     1.194    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[2]_i_1__1_n_1
    SLICE_X12Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.125     1.263    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X12Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.155     1.108    
    SLICE_X12Y57         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.155    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.054ns (40.298%)  route 0.080ns (59.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.016ns (routing 0.517ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.580ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.016     1.127    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.167 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.062     1.229    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X14Y58         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     1.243 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[8]_INST_0/O
                         net (fo=1, routed)           0.018     1.261    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[8]
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.128     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/C
                         clock pessimism             -0.090     1.176    
    SLICE_X14Y58         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.222    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.013ns (routing 0.517ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.580ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.013     1.124    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.163 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/Q
                         net (fo=1, routed)           0.054     1.217    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[24]
    SLICE_X12Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.149     1.287    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
                         clock pessimism             -0.157     1.130    
    SLICE_X12Y110        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.177    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.054ns (40.000%)  route 0.081ns (60.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.016ns (routing 0.517ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.580ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.016     1.127    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.167 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=6, routed)           0.060     1.227    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X14Y58         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.241 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.021     1.262    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[7]
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.128     1.266    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.090     1.176    
    SLICE_X14Y58         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.222    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         20.000      18.450     RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         20.000      18.854     SLICE_X1Y74   design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y107  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X9Y109  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y74   design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y74   design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y107  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y108  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y74   design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X1Y74   design_1_i/dac_50M_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB18_X1Y22  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y109  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y109  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y109  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y109  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y110  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X9Y110  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       19.381ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.646ns  (logic 0.096ns (14.861%)  route 0.550ns (85.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.550     0.646    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y60         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.538ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.489ns  (logic 0.097ns (19.836%)  route 0.392ns (80.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y57         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.392     0.489    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y62         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y62         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 19.538    

Slack (MET) :             19.630ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.397ns  (logic 0.093ns (23.426%)  route 0.304ns (76.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.304     0.397    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y60         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                 19.630    

Slack (MET) :             19.637ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.390ns  (logic 0.098ns (25.128%)  route 0.292ns (74.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.390    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y58         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 19.637    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.343ns  (logic 0.096ns (27.988%)  route 0.247ns (72.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.247     0.343    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y62         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y62         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.694ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.333ns  (logic 0.096ns (28.829%)  route 0.237ns (71.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.237     0.333    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y61         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y61         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                 19.694    

Slack (MET) :             19.702ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.325ns  (logic 0.098ns (30.154%)  route 0.227ns (69.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y61         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.227     0.325    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y61         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y61         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 19.702    

Slack (MET) :             19.737ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.290ns  (logic 0.094ns (32.414%)  route 0.196ns (67.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y61         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.196     0.290    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y62         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y62         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                 19.737    

Slack (MET) :             19.747ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.280ns  (logic 0.095ns (33.929%)  route 0.185ns (66.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y61         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.185     0.280    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y62         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y62         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 19.747    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.267ns  (logic 0.097ns (36.330%)  route 0.170ns (63.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.170     0.267    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y57         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y57         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    20.027    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.027    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                 19.760    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.251ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.442ns  (logic 0.096ns (21.719%)  route 0.346ns (78.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.346     0.442    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y55         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y55         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.416ns  (logic 0.098ns (23.558%)  route 0.318ns (76.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y58         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     0.416    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y55         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y55         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.391ns  (logic 0.098ns (25.064%)  route 0.293ns (74.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.391    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y54         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y54         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.385ns  (logic 0.096ns (24.935%)  route 0.289ns (75.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.289     0.385    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y54         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y54         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.380ns  (logic 0.098ns (25.789%)  route 0.282ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.282     0.380    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y59         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y59         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.335ns  (logic 0.095ns (28.358%)  route 0.240ns (71.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X14Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.240     0.335    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y60         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.329ns  (logic 0.096ns (29.179%)  route 0.233ns (70.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.233     0.329    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y59         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y59         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.321ns  (logic 0.097ns (30.218%)  route 0.224ns (69.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.224     0.321    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y58         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.321ns  (logic 0.097ns (30.218%)  route 0.224ns (69.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.224     0.321    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y58         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X13Y58         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.320ns  (logic 0.098ns (30.625%)  route 0.222ns (69.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60                                      0.000     0.000 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y60         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.222     0.320    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X14Y60         FDRE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X14Y60         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.693    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  6.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.093ns (6.715%)  route 1.292ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.292     3.341    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.093ns (6.715%)  route 1.292ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.292     3.341    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[8]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[8]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[1]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[2]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.093ns (6.725%)  route 1.290ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.366 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.576ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.290     3.339    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X9Y106         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.533     8.366    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X9Y106         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[8]/C
                         clock pessimism              0.156     8.522    
                         clock uncertainty           -0.139     8.383    
    SLICE_X9Y106         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072     8.311    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.093ns (6.798%)  route 1.275ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 8.361 - 6.666 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.268ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.576ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.749     1.956    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.049 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         1.275     3.324    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X10Y106        FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.528     8.361    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X10Y106        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[2]/C
                         clock pessimism              0.156     8.517    
                         clock uncertainty           -0.139     8.378    
    SLICE_X10Y106        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     8.306    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  4.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.038ns (10.556%)  route 0.322ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.322     1.351    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y61         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.999     1.137    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y61         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/C
                         clock pessimism             -0.099     1.038    
    SLICE_X12Y61         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.038ns (10.556%)  route 0.322ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.322     1.351    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X12Y61         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.999     1.137    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X12Y61         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/C
                         clock pessimism             -0.099     1.038    
    SLICE_X12Y61         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.018    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.038ns (5.873%)  route 0.609ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.609     1.638    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y108         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]/C
                         clock pessimism             -0.099     1.031    
    SLICE_X6Y108         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.011    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.038ns (5.873%)  route 0.609ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.609     1.638    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y108         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]/C
                         clock pessimism             -0.099     1.031    
    SLICE_X6Y108         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.011    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.038ns (5.873%)  route 0.609ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.609     1.638    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y108         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]/C
                         clock pessimism             -0.099     1.031    
    SLICE_X6Y108         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.011    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.038ns (5.873%)  route 0.609ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.609     1.638    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y108         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y108         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]/C
                         clock pessimism             -0.099     1.031    
    SLICE_X6Y108         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.011    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.038ns (5.749%)  route 0.623ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.365ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.623     1.652    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X10Y106        FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.004     1.142    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X10Y106        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/C
                         clock pessimism             -0.099     1.043    
    SLICE_X10Y106        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.023    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.038ns (5.749%)  route 0.623ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.365ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.623     1.652    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X10Y106        FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        1.004     1.142    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X10Y106        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/C
                         clock pessimism             -0.099     1.043    
    SLICE_X10Y106        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.023    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.038ns (5.855%)  route 0.611ns (94.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.611     1.640    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X8Y110         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.992     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X8Y110         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]/C
                         clock pessimism             -0.099     1.031    
    SLICE_X8Y110         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.011    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.038ns (5.802%)  route 0.617ns (94.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.880ns (routing 0.324ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.880     0.991    design_1_i/rst_ps8_0_149M/U0/slowest_sync_clk
    SLICE_X4Y68          FDRE                                         r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.029 r  design_1_i/rst_ps8_0_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=702, routed)         0.617     1.646    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X6Y111         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6617, routed)        0.997     1.135    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X6Y111         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X6Y111         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.016    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       18.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.407ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.093ns (7.731%)  route 1.110ns (92.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 21.922 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.918ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.110     3.413    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X12Y110        FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.755    21.922    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/C
                         clock pessimism              0.176    22.098    
                         clock uncertainty           -0.206    21.892    
    SLICE_X12Y110        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    21.820    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 18.407    

Slack (MET) :             18.407ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.093ns (7.731%)  route 1.110ns (92.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 21.922 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.918ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.110     3.413    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X12Y110        FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.755    21.922    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y110        FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]/C
                         clock pessimism              0.176    22.098    
                         clock uncertainty           -0.206    21.892    
    SLICE_X12Y110        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    21.820    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 18.407    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.093ns (7.841%)  route 1.093ns (92.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 21.919 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.918ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.093     3.396    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y79         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.752    21.919    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]/C
                         clock pessimism              0.176    22.095    
                         clock uncertainty           -0.206    21.889    
    SLICE_X13Y79         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    21.817    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 18.421    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.093ns (7.841%)  route 1.093ns (92.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 21.919 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.918ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.093     3.396    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y79         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.752    21.919    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]/C
                         clock pessimism              0.176    22.095    
                         clock uncertainty           -0.206    21.889    
    SLICE_X13Y79         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    21.817    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 18.421    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.093ns (7.841%)  route 1.093ns (92.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 21.919 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.918ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.093     3.396    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y79         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.752    21.919    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]/C
                         clock pessimism              0.176    22.095    
                         clock uncertainty           -0.206    21.889    
    SLICE_X13Y79         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    21.817    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 18.421    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.093ns (7.841%)  route 1.093ns (92.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 21.919 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.918ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.093     3.396    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y79         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.752    21.919    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]/C
                         clock pessimism              0.176    22.095    
                         clock uncertainty           -0.206    21.889    
    SLICE_X13Y79         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    21.817    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 18.421    

Slack (MET) :             18.422ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.093ns (7.855%)  route 1.091ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 21.918 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.918ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.091     3.394    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y80         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.751    21.918    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y80         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]/C
                         clock pessimism              0.176    22.094    
                         clock uncertainty           -0.206    21.888    
    SLICE_X13Y80         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    21.816    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 18.422    

Slack (MET) :             18.422ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.093ns (7.855%)  route 1.091ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 21.918 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.918ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.091     3.394    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y80         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.751    21.918    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y80         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]/C
                         clock pessimism              0.176    22.094    
                         clock uncertainty           -0.206    21.888    
    SLICE_X13Y80         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    21.816    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 18.422    

Slack (MET) :             18.422ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.093ns (7.855%)  route 1.091ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 21.918 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.918ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.091     3.394    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y80         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.751    21.918    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y80         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]/C
                         clock pessimism              0.176    22.094    
                         clock uncertainty           -0.206    21.888    
    SLICE_X13Y80         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    21.816    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 18.422    

Slack (MET) :             18.422ns  (required time - arrival time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.093ns (7.855%)  route 1.091ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 21.918 - 20.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 1.011ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.918ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         2.003     2.210    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.303 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         1.091     3.394    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_rst_n
    SLICE_X13Y80         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    20.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.751    21.918    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/adc_clk
    SLICE_X13Y80         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]/C
                         clock pessimism              0.176    22.094    
                         clock uncertainty           -0.206    21.888    
    SLICE_X13Y80         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    21.816    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0/rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                 18.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.038ns (24.204%)  route 0.119ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.119     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X5Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg/C
                         clock pessimism             -0.146     1.150    
    SLICE_X5Y76          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.038ns (24.204%)  route 0.119ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.119     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X5Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg/C
                         clock pessimism             -0.146     1.150    
    SLICE_X5Y76          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d2_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.038ns (24.204%)  route 0.119ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.580ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.119     1.288    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X5Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.158     1.296    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d2_reg/C
                         clock pessimism             -0.146     1.150    
    SLICE_X5Y76          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.130    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_ack_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.095%)  route 0.161ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.580ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.161     1.330    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.157     1.295    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg/C
                         clock pessimism             -0.116     1.179    
    SLICE_X8Y76          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.159    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/start_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.095%)  route 0.161ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.580ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.161     1.330    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.153     1.291    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]/C
                         clock pessimism             -0.116     1.175    
    SLICE_X8Y76          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.155    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.095%)  route 0.161ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.580ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.161     1.330    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y76          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.153     1.291    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]/C
                         clock pessimism             -0.116     1.175    
    SLICE_X8Y76          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.155    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.038ns (12.258%)  route 0.272ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.580ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.272     1.441    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y83          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.149     1.287    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y83          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/C
                         clock pessimism             -0.116     1.171    
    SLICE_X8Y83          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.151    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.038ns (12.258%)  route 0.272ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.580ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.272     1.441    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X8Y83          FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.149     1.287    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X8Y83          FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/C
                         clock pessimism             -0.116     1.171    
    SLICE_X8Y83          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.151    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.038ns (11.176%)  route 0.302ns (88.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.580ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.302     1.471    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X14Y64         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.159     1.297    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y64         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
                         clock pessimism             -0.116     1.181    
    SLICE_X14Y64         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.161    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.038ns (11.079%)  route 0.305ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.020ns (routing 0.517ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.580ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.020     1.131    design_1_i/dac_50M_reset/U0/slowest_sync_clk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.169 r  design_1_i/dac_50M_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=186, routed)         0.305     1.474    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/ad7606_if_m0_n_2
    SLICE_X12Y65         FDCE                                         f  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=437, routed)         1.159     1.297    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X12Y65         FDCE                                         r  design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[14]/C
                         clock pessimism             -0.116     1.181    
    SLICE_X12Y65         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.161    design_1_i/ad7606_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.313    





