#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 16:12:19 2024
# Process ID: 1744
# Current directory: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7688 D:\Desktop\Project\ZYNQ_Highlevel_Synthesis\ov5640_rgb2gray\ov5640_rgb2gray_ip_test\ov5640_rgb2gray_ip_test.xpr
# Log file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/vivado.log
# Journal file: D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test'
INFO: [Project 1-313] Project file moved from 'D:/Desktop/Project/ZYNQ_ESYS/ov5640_rgb2gray_ip_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/APP/VIVADO/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 840.117 ; gain = 122.418
update_compile_order -fileset sources_1
open_bd_design {D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- www.alientek.com:user:rgb2lcd:1.0 - rgb2lcd_0
Adding cell -- xilinx.com:hls:ov5640_rgb2gray:1.0 - ov5640_rgb2gray_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/cmos_frame_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.srcs/sources_1/bd/design_1/design_1.bd>
file copy -force D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.runs/impl_1/design_1_wrapper.sysdef D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk
file copy -force D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.runs/impl_1/design_1_wrapper.sysdef D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk -hwspec D:/Desktop/Project/ZYNQ_Highlevel_Synthesis/ov5640_rgb2gray/ov5640_rgb2gray_ip_test/ov5640_rgb2gray_ip_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_bd_design [get_bd_designs design_1]
