
---------- Begin Simulation Statistics ----------
simSeconds                                   0.284791                       # Number of seconds simulated (Second)
simTicks                                 284790629000                       # Number of ticks simulated (Tick)
finalTick                                284790629000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8597.68                       # Real time elapsed on the host (Second)
hostTickRate                                 33124110                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8811632                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000001                       # Number of instructions simulated (Count)
simOps                                     1555203329                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   116310                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     180886                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        569581259                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1676550852                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3145                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1635538171                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 369066                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            121350642                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         234014267                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1438                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           569311795                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.872834                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.005885                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  57786457     10.15%     10.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 106846792     18.77%     28.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 111183079     19.53%     48.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 108732081     19.10%     67.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  61158054     10.74%     78.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  43469856      7.64%     85.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  54614660      9.59%     95.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  13707006      2.41%     97.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  11813810      2.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             569311795                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                14005307     71.56%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     2      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     23      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      6      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   791      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     71.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                4236221     21.64%     93.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1247454      6.37%     99.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             78781      0.40%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             3495      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1424533      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1121704883     68.58%     68.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       387410      0.02%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        500706      0.03%     68.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     16822817      1.03%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         3185      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        27154      0.00%     69.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       124653      0.01%     69.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15334      0.00%     69.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     16837460      1.03%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        38339      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        19619      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        77108      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          264      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        18457      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    306914534     18.77%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    144487160      8.83%     98.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     17080735      1.04%     99.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      9053820      0.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1635538171                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.871475                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            19572080                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011967                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3731546371                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1733043229                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1561241839                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 128782912                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 64893851                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         64292578                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1589253455                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     64432263                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1628690530                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     322310383                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6847641                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          475545334                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      112337769                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    153234951                       # Number of stores executed (Count)
system.cpu.numRate                           2.859452                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2872                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          269464                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1555203329                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.569581                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.569581                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.755676                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.755676                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2551902541                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1223761444                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    51878831                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   55229913                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   830201234                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  843288445                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 687445694                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1287                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      332651481                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     154939615                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     27572858                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     15235942                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               131084870                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          80796557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           2743790                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             68187965                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                68065452                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998203                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                23488062                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                112                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           53417                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              31679                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            21738                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1778                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       121341644                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1707                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           2699747                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    552827830                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.813178                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.555904                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        66111761     11.96%     11.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       154653151     27.97%     39.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       133172080     24.09%     64.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        46657257      8.44%     72.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        20949820      3.79%     76.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        35349701      6.39%     82.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        13652735      2.47%     85.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6480548      1.17%     86.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        75800777     13.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    552827830                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1555203329                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   462705188                       # Number of memory references committed (Count)
system.cpu.commit.loads                     312413587                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         280                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  106502583                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   64140441                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1515481568                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls              20404085                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1120925      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1056638471     67.94%     68.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       384749      0.02%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       484625      0.03%     68.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     16793181      1.08%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2288      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        27028      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        77922      0.01%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14746      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     16826364      1.08%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        37950      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        18118      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        60098      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv          258      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        11418      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    295397179     18.99%     89.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    141265070      9.08%     98.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     17016408      1.09%     99.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      9026531      0.58%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1555203329                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      75800777                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      329941003                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         329941003                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     329941003                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        329941003                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       411763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          411763                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       411763                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         411763                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  25192624955                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  25192624955                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  25192624955                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  25192624955                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    330352766                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     330352766                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    330352766                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    330352766                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001246                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001246                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001246                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001246                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61182.342646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61182.342646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61182.342646                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61182.342646                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       178222                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2080                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         3835                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           14                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.472490                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   148.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       145349                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            145349                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       155747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        155747                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       155747                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       155747                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       256016                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       256016                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       256016                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       256016                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  16299694455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  16299694455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  16299694455                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  16299694455                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000775                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000775                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000775                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000775                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63666.702296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63666.702296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63666.702296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63666.702296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 255501                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          139                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          139                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        82500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        82500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          140                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          140                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.007143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.007143                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        82500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        82500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       584000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       584000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.007143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.007143                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       584000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       584000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          140                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          140                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          140                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          140                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    179786988                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       179786988                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       271862                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        271862                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  16410687500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  16410687500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    180058850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    180058850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60364.035798                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60364.035798                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       155729                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       155729                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       116133                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       116133                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7658409500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7658409500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000645                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000645                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 65945.162013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 65945.162013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    150154015                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      150154015                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       139901                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       139901                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   8781937455                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8781937455                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    150293916                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    150293916                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000931                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000931                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62772.513813                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62772.513813                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           18                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           18                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       139883                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       139883                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8641284955                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8641284955                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000931                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000931                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61775.090290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61775.090290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.950934                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            330197299                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             256013                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1289.767703                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.950934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          301                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2643080381                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2643080381                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 93951413                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             230871319                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 183170733                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              58593918                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                2724412                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             66770353                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 47061                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1708084140                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                153326                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          112387660                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1094629456                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   131084870                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           91585193                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     454138419                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 5540490                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1859                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         13570                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 111048644                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1340045                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          569311795                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.040260                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.482703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                279405189     49.08%     49.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 17086246      3.00%     52.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 36086968      6.34%     58.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 10896723      1.91%     60.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 16589335      2.91%     63.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 34172639      6.00%     69.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  8608562      1.51%     70.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 11695475      2.05%     72.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                154770658     27.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            569311795                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.230143                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.921814                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      111042830                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         111042830                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     111042830                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        111042830                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5814                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5814                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5814                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5814                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    372453999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    372453999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    372453999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    372453999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    111048644                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     111048644                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    111048644                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    111048644                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000052                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64061.575335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64061.575335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64061.575335                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64061.575335                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          296                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4092                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4092                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1204                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1204                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1204                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1204                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4610                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4610                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4610                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4610                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    305827500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    305827500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    305827500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    305827500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000042                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000042                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66340.021692                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66340.021692                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66340.021692                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66340.021692                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   4092                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    111042830                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       111042830                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    372453999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    372453999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    111048644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    111048644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64061.575335                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64061.575335                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1204                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1204                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4610                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4610                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    305827500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    305827500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66340.021692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66340.021692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.934118                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            111047440                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4610                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           24088.381779                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.934118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          445                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          888393762                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         888393762                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   2724412                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   15742202                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2659674                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1676553997                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                45739                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                332651481                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               154939615                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1926                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     21949                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2623657                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          36696                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1772156                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1154370                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2926526                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1627011558                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1625534417                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1184727978                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2173113852                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.853911                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.545175                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                   141967252                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                20237890                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                52726                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               36696                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4648014                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1271                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3309                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          312413586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.814243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.925519                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              312165009     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9729      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1674      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1471      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3929      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4933      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2334      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2563      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 4027      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                15287      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              86719      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              18339      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3943      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              36610      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4765      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              14386      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              24326      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2770      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                662      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                418      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                387      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                524      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                519      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                460      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                497      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                573      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                458      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                567      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                587      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                472      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4648      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            312413586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               322299761                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               153237418                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    288227                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     42880                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               111050874                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2603                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                2724412                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                123769183                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                23784432                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          21511                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 211657169                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             207355088                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1699086176                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                292585                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               27588816                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              126721528                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               51889831                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             304                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          3602154126                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6652350356                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2665954358                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  52315566                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            3370134182                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                232019885                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1332                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1318                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 377818645                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2153548171                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3369635743                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1555203329                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    73                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    148883.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      4463.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    246679.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002945826500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9027                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9027                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              712564                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             140017                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      260614                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     149440                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    260614                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   149440                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9472                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   557                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                260614                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               149440                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  223212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   21559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    5283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1023                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   8975                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9065                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9032                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9027                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      27.817215                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     21.297519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     34.839355                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           7563     83.78%     83.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           543      6.02%     89.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95           560      6.20%     96.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127          204      2.26%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           85      0.94%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           27      0.30%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            9      0.10%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            4      0.04%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            7      0.08%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            5      0.06%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            6      0.07%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            4      0.04%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            2      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9027                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9027                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.489975                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.468218                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.864895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6800     75.33%     75.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               80      0.89%     76.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2101     23.27%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               43      0.48%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9027                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  606208                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                16679296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9564160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              58566870.89237054                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              33583127.48415609                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  284790469000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     694519.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       285632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     15787456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9526720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1002954.349316037260                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 55435307.177891723812                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 33451662.484301753342                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         4601                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       256013                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       149440                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    156679750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   8242717000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 6705097110000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34053.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32196.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  44868155.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       294464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     16384832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       16679296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       294464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       294464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9302336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9302336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         4601                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       256013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          260614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       145349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         145349                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1033967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       57532904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          58566871                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1033967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1033967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     32663771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         32663771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     32663771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1033967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      57532904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         91230642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               251142                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              148855                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        11237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        11216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        12040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        11798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        35532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        16941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        22409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        22119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        21446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        13642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        11794                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        13810                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        11406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        11785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         7874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         8020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        10103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         8112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3690484250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1255710000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         8399396750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14694.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33444.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              147097                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             133008                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       119890                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   213.526399                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   113.369279                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   309.847227                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        79897     66.64%     66.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17340     14.46%     81.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3595      3.00%     84.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1792      1.49%     85.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1429      1.19%     86.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1183      0.99%     87.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1024      0.85%     88.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1128      0.94%     89.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12502     10.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       119890                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              16073088                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9526720                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               56.438262                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               33.451662                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       375713940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       199696695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      852723060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     407165220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 22481072640.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  34477617930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  80325818400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  139119807885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   488.498545                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 208378635750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9509760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66902233250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       480314940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       255285855                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      940430820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     369857880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 22481072640.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  37897595700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  77445837120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  139870394955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   491.134120                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 200878432750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9509760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74402436250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              120743                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        145349                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          4092                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            110152                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             139880                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            139880                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            4610                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         116133                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port        13303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total        13303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       767531                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       767531                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  780834                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       556352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       556352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     25687168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     25687168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 26243520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                9                       # Total snoops (Count)
system.membus.snoopTraffic                        576                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             260627                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000130                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.011421                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   260593     99.99%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       34      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               260627                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 284790629000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1157261500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           24647250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1373270750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         520220                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       259593                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
