-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    kernel_data_V_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_16 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_17 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_18 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_19 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_20 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_21 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_22 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_23 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_24 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_25 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_26 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_27 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_28 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_29 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_30 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_31 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_32 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_33 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_34 : IN STD_LOGIC_VECTOR (15 downto 0);
    kernel_data_V_3_35 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_A3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010100011";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_FF50 : STD_LOGIC_VECTOR (15 downto 0) := "1111111101010000";
    constant ap_const_lv16_67 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100111";
    constant ap_const_lv16_9C : STD_LOGIC_VECTOR (15 downto 0) := "0000000010011100";
    constant ap_const_lv16_87 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000111";
    constant ap_const_lv16_FF49 : STD_LOGIC_VECTOR (15 downto 0) := "1111111101001001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv9_11F : STD_LOGIC_VECTOR (8 downto 0) := "100011111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln135_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal outidx6_ce0 : STD_LOGIC;
    signal outidx6_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal w5_V_ce0 : STD_LOGIC;
    signal w5_V_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_index_0_i42_reg_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_index41_reg_269 : STD_LOGIC_VECTOR (8 downto 0);
    signal res_0_V_write_assign40_reg_376 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign38_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign36_reg_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign34_reg_421 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_V_write_assign32_reg_436 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_5_V_write_assign30_reg_451 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_6_V_write_assign28_reg_466 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_7_V_write_assign26_reg_481 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_024_reg_496 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_023_reg_511 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_022_reg_526 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_021_reg_541 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_4_V_020_reg_556 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_V_019_reg_571 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_6_V_018_reg_586 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_7_V_017_reg_601 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_index_fu_1102_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_index_reg_1386 : STD_LOGIC_VECTOR (8 downto 0);
    signal in_index_fu_1108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_index_reg_1396 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln154_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1406_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_1410 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_index_reg_1410_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal out_index_reg_1410_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal out_index_reg_1410_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal out_index_reg_1410_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln145_fu_1126_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal w5_V_load_reg_1599 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln154_fu_1274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_1375_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_reg_1619 : STD_LOGIC_VECTOR (25 downto 0);
    signal acc_0_V_fu_1317_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_reg_1624 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_phi_mux_in_index_0_i42_phi_fu_258_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index41_phi_fu_273_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_01_i_phi_fu_1070_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_13_i_phi_fu_1040_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_25_i_phi_fu_1010_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_37_i_phi_fu_980_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_49_i_phi_fu_950_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_511_i_phi_fu_920_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_613_i_phi_fu_890_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0_715_i_phi_fu_860_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_0_V_024_phi_fu_500_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_0_V_1_phi_fu_830_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_1_V_023_phi_fu_515_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_1_V_1_phi_fu_800_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_2_V_022_phi_fu_530_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_2_V_1_phi_fu_770_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_3_V_021_phi_fu_545_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_3_V_1_phi_fu_740_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_4_V_020_phi_fu_560_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_4_V_1_phi_fu_710_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_5_V_019_phi_fu_575_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_5_V_1_phi_fu_680_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_6_V_018_phi_fu_590_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_6_V_1_phi_fu_650_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_7_V_017_phi_fu_605_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_7_V_1_phi_fu_620_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln139_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln5_fu_1287_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1296_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1375_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_505 : BOOLEAN;
    signal ap_condition_470 : BOOLEAN;
    signal ap_condition_478 : BOOLEAN;

    component myproject_axi_mux_83_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_axi_mul_mul_16s_11s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    outidx6_U : component dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6
    generic map (
        DataWidth => 3,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx6_address0,
        ce0 => outidx6_ce0,
        q0 => outidx6_q0);

    w5_V_U : component dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V
    generic map (
        DataWidth => 11,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w5_V_address0,
        ce0 => w5_V_ce0,
        q0 => w5_V_q0);

    myproject_axi_mux_83_16_1_1_U157 : component myproject_axi_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_acc_0_V_024_phi_fu_500_p6,
        din1 => ap_phi_mux_acc_1_V_023_phi_fu_515_p6,
        din2 => ap_phi_mux_acc_2_V_022_phi_fu_530_p6,
        din3 => ap_phi_mux_acc_3_V_021_phi_fu_545_p6,
        din4 => ap_phi_mux_acc_4_V_020_phi_fu_560_p6,
        din5 => ap_phi_mux_acc_5_V_019_phi_fu_575_p6,
        din6 => ap_phi_mux_acc_6_V_018_phi_fu_590_p6,
        din7 => ap_phi_mux_acc_7_V_017_phi_fu_605_p6,
        din8 => out_index_reg_1410_pp0_iter4_reg,
        dout => tmp_fu_1296_p10);

    myproject_axi_mul_mul_16s_11s_26_3_1_U158 : component myproject_axi_mul_mul_16s_11s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283,
        din1 => w5_V_load_reg_1599,
        ce => grp_fu_1375_ce,
        dout => grp_fu_1375_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_0_preg <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_1_preg <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_2_preg <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_3_preg <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_4_preg <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_5_preg <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_6_preg <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    ap_return_7_preg <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
                end if; 
            end if;
        end if;
    end process;


    acc_0_V_024_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_0_V_024_reg_496 <= ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_0_V_024_reg_496 <= ap_const_lv16_A3;
            end if; 
        end if;
    end process;

    acc_1_V_023_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_1_V_023_reg_511 <= ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1_V_023_reg_511 <= ap_const_lv16_5;
            end if; 
        end if;
    end process;

    acc_2_V_022_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_2_V_022_reg_526 <= ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2_V_022_reg_526 <= ap_const_lv16_FF50;
            end if; 
        end if;
    end process;

    acc_3_V_021_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_3_V_021_reg_541 <= ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_3_V_021_reg_541 <= ap_const_lv16_67;
            end if; 
        end if;
    end process;

    acc_4_V_020_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_4_V_020_reg_556 <= ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_4_V_020_reg_556 <= ap_const_lv16_9C;
            end if; 
        end if;
    end process;

    acc_5_V_019_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_5_V_019_reg_571 <= ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_5_V_019_reg_571 <= ap_const_lv16_87;
            end if; 
        end if;
    end process;

    acc_6_V_018_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_6_V_018_reg_586 <= ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_6_V_018_reg_586 <= ap_const_lv16_FF49;
            end if; 
        end if;
    end process;

    acc_7_V_017_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                acc_7_V_017_reg_601 <= ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_7_V_017_reg_601 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_478)) then
                if ((ap_const_boolean_1 = ap_condition_470)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_35;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_22)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_34;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_21)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_33;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_20)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_32;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1F)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_31;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1E)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_30;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1D)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_29;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1C)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_28;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1B)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_27;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1A)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_26;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_19)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_25;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_18)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_24;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_17)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_23;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_16)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_22;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_15)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_21;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_14)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_20;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_13)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_19;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_12)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_18;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_11)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_17;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_10)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_16;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_F)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_15;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_E)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_14;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_D)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_13;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_C)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_12;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_B)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_11;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_A)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_10;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_9)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_9;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_8)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_8;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_7)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_7;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_6)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_6;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_5)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_5;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_4)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_4;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_3;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_2;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_1)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_1;
                elsif ((trunc_ln145_fu_1126_p1 = ap_const_lv6_0)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826 <= ap_phi_mux_acc_0_V_024_phi_fu_500_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1))) then 
                ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= ap_phi_mux_acc_1_V_023_phi_fu_515_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2))) then 
                ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= ap_phi_mux_acc_2_V_022_phi_fu_530_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3))) then 
                ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= ap_phi_mux_acc_3_V_021_phi_fu_545_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4))) then 
                ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= ap_phi_mux_acc_4_V_020_phi_fu_560_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5))) then 
                ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= ap_phi_mux_acc_5_V_019_phi_fu_575_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6))) then 
                ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= ap_phi_mux_acc_6_V_018_phi_fu_590_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)))) then 
                ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= ap_phi_mux_acc_7_V_017_phi_fu_605_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7))) then 
                ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= acc_0_V_fu_1317_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066 <= ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1))) then 
                ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2))) then 
                ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_37_i_reg_976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3))) then 
                ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter5_p_0_37_i_reg_976;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_49_i_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4))) then 
                ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter5_p_0_49_i_reg_946;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_511_i_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5))) then 
                ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter5_p_0_511_i_reg_916;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_613_i_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6))) then 
                ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= acc_0_V_fu_1317_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7)))) then 
                ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter5_p_0_613_i_reg_886;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_p_0_715_i_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_6)))) then 
                ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (out_index_reg_1410_pp0_iter4_reg = ap_const_lv3_7))) then 
                ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= acc_0_V_fu_1317_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter5_p_0_715_i_reg_856;
            end if; 
        end if;
    end process;

    in_index_0_i42_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln135_reg_1406 = ap_const_lv1_0))) then 
                in_index_0_i42_reg_254 <= select_ln154_fu_1274_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index_0_i42_reg_254 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    res_0_V_write_assign40_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_0_V_write_assign40_reg_376 <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_0_V_write_assign40_reg_376 <= ap_const_lv16_A3;
            end if; 
        end if;
    end process;

    res_1_V_write_assign38_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_1_V_write_assign38_reg_391 <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_1_V_write_assign38_reg_391 <= ap_const_lv16_5;
            end if; 
        end if;
    end process;

    res_2_V_write_assign36_reg_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_2_V_write_assign36_reg_406 <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_2_V_write_assign36_reg_406 <= ap_const_lv16_FF50;
            end if; 
        end if;
    end process;

    res_3_V_write_assign34_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_3_V_write_assign34_reg_421 <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_3_V_write_assign34_reg_421 <= ap_const_lv16_67;
            end if; 
        end if;
    end process;

    res_4_V_write_assign32_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_4_V_write_assign32_reg_436 <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_4_V_write_assign32_reg_436 <= ap_const_lv16_9C;
            end if; 
        end if;
    end process;

    res_5_V_write_assign30_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_5_V_write_assign30_reg_451 <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_5_V_write_assign30_reg_451 <= ap_const_lv16_87;
            end if; 
        end if;
    end process;

    res_6_V_write_assign28_reg_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_6_V_write_assign28_reg_466 <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_6_V_write_assign28_reg_466 <= ap_const_lv16_FF49;
            end if; 
        end if;
    end process;

    res_7_V_write_assign26_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0))) then 
                res_7_V_write_assign26_reg_481 <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_7_V_write_assign26_reg_481 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    w_index41_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln135_reg_1406 = ap_const_lv1_0))) then 
                w_index41_reg_269 <= w_index_reg_1386;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index41_reg_269 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                acc_0_V_reg_1624 <= acc_0_V_fu_1317_p2;
                icmp_ln135_reg_1406_pp0_iter2_reg <= icmp_ln135_reg_1406_pp0_iter1_reg;
                icmp_ln135_reg_1406_pp0_iter3_reg <= icmp_ln135_reg_1406_pp0_iter2_reg;
                icmp_ln135_reg_1406_pp0_iter4_reg <= icmp_ln135_reg_1406_pp0_iter3_reg;
                icmp_ln135_reg_1406_pp0_iter5_reg <= icmp_ln135_reg_1406_pp0_iter4_reg;
                out_index_reg_1410_pp0_iter2_reg <= out_index_reg_1410;
                out_index_reg_1410_pp0_iter3_reg <= out_index_reg_1410_pp0_iter2_reg;
                out_index_reg_1410_pp0_iter4_reg <= out_index_reg_1410_pp0_iter3_reg;
                out_index_reg_1410_pp0_iter5_reg <= out_index_reg_1410_pp0_iter4_reg;
                r_V_reg_1619 <= grp_fu_1375_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283;
                ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826;
                ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796;
                ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766;
                ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736;
                ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706;
                ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676;
                ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646;
                ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616;
                ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066;
                ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036;
                ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006;
                ap_phi_reg_pp0_iter1_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter0_p_0_37_i_reg_976;
                ap_phi_reg_pp0_iter1_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter0_p_0_49_i_reg_946;
                ap_phi_reg_pp0_iter1_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter0_p_0_511_i_reg_916;
                ap_phi_reg_pp0_iter1_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter0_p_0_613_i_reg_886;
                ap_phi_reg_pp0_iter1_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter0_p_0_715_i_reg_856;
                w_index_reg_1386 <= w_index_fu_1102_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826;
                ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796;
                ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766;
                ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736;
                ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706;
                ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676;
                ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646;
                ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616;
                ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066;
                ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036;
                ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006;
                ap_phi_reg_pp0_iter2_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter1_p_0_37_i_reg_976;
                ap_phi_reg_pp0_iter2_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter1_p_0_49_i_reg_946;
                ap_phi_reg_pp0_iter2_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter1_p_0_511_i_reg_916;
                ap_phi_reg_pp0_iter2_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter1_p_0_613_i_reg_886;
                ap_phi_reg_pp0_iter2_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter1_p_0_715_i_reg_856;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826;
                ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796;
                ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766;
                ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736;
                ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706;
                ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676;
                ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646;
                ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616;
                ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066;
                ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036;
                ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006;
                ap_phi_reg_pp0_iter3_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter2_p_0_37_i_reg_976;
                ap_phi_reg_pp0_iter3_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter2_p_0_49_i_reg_946;
                ap_phi_reg_pp0_iter3_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter2_p_0_511_i_reg_916;
                ap_phi_reg_pp0_iter3_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter2_p_0_613_i_reg_886;
                ap_phi_reg_pp0_iter3_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter2_p_0_715_i_reg_856;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826;
                ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796;
                ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766;
                ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736;
                ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706;
                ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676;
                ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646;
                ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616;
                ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066;
                ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036;
                ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006;
                ap_phi_reg_pp0_iter4_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter3_p_0_37_i_reg_976;
                ap_phi_reg_pp0_iter4_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter3_p_0_49_i_reg_946;
                ap_phi_reg_pp0_iter4_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter3_p_0_511_i_reg_916;
                ap_phi_reg_pp0_iter4_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter3_p_0_613_i_reg_886;
                ap_phi_reg_pp0_iter4_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter3_p_0_715_i_reg_856;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826;
                ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796;
                ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766;
                ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736;
                ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706;
                ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676;
                ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646;
                ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616;
                ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066;
                ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036;
                ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006;
                ap_phi_reg_pp0_iter5_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter4_p_0_37_i_reg_976;
                ap_phi_reg_pp0_iter5_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter4_p_0_49_i_reg_946;
                ap_phi_reg_pp0_iter5_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter4_p_0_511_i_reg_916;
                ap_phi_reg_pp0_iter5_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter4_p_0_613_i_reg_886;
                ap_phi_reg_pp0_iter5_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter4_p_0_715_i_reg_856;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln135_reg_1406 <= icmp_ln135_fu_1120_p2;
                icmp_ln135_reg_1406_pp0_iter1_reg <= icmp_ln135_reg_1406;
                icmp_ln154_reg_1401 <= icmp_ln154_fu_1114_p2;
                in_index_reg_1396 <= in_index_fu_1108_p2;
                out_index_reg_1410 <= outidx6_q0;
                w5_V_load_reg_1599 <= w5_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_0_V_fu_1317_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_1287_p4) + unsigned(tmp_fu_1296_p10));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_470_assign_proc : process(trunc_ln145_fu_1126_p1)
    begin
                ap_condition_470 <= ((trunc_ln145_fu_1126_p1 = ap_const_lv6_23) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_24) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_25) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_26) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_27) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_28) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_29) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2A) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2B) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2C) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2D) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2E) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_2F) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_30) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_31) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_32) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_33) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_34) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_35) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_36) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_37) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_38) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_39) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3A) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3B) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3C) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3D) or ((trunc_ln145_fu_1126_p1 = ap_const_lv6_3E) or (trunc_ln145_fu_1126_p1 = ap_const_lv6_3F)))))))))))))))))))))))))))));
    end process;


    ap_condition_478_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_478 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_505_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_505 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_0_V_024_phi_fu_500_p6_assign_proc : process(acc_0_V_024_reg_496, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_0_V_1_phi_fu_830_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_0_V_024_phi_fu_500_p6 <= ap_const_lv16_A3;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_0_V_024_phi_fu_500_p6 <= ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
            else 
                ap_phi_mux_acc_0_V_024_phi_fu_500_p6 <= acc_0_V_024_reg_496;
            end if;
        else 
            ap_phi_mux_acc_0_V_024_phi_fu_500_p6 <= acc_0_V_024_reg_496;
        end if; 
    end process;


    ap_phi_mux_acc_0_V_1_phi_fu_830_p16_assign_proc : process(out_index_reg_1410_pp0_iter5_reg, acc_0_V_reg_1624, ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_0_V_1_phi_fu_830_p16 <= acc_0_V_reg_1624;
        else 
            ap_phi_mux_acc_0_V_1_phi_fu_830_p16 <= ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826;
        end if; 
    end process;


    ap_phi_mux_acc_1_V_023_phi_fu_515_p6_assign_proc : process(acc_1_V_023_reg_511, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_1_V_1_phi_fu_800_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1_V_023_phi_fu_515_p6 <= ap_const_lv16_5;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1_V_023_phi_fu_515_p6 <= ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
            else 
                ap_phi_mux_acc_1_V_023_phi_fu_515_p6 <= acc_1_V_023_reg_511;
            end if;
        else 
            ap_phi_mux_acc_1_V_023_phi_fu_515_p6 <= acc_1_V_023_reg_511;
        end if; 
    end process;


    ap_phi_mux_acc_1_V_1_phi_fu_800_p16_assign_proc : process(acc_1_V_023_reg_511, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_1_V_1_phi_fu_800_p16 <= acc_1_V_023_reg_511;
        else 
            ap_phi_mux_acc_1_V_1_phi_fu_800_p16 <= ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796;
        end if; 
    end process;


    ap_phi_mux_acc_2_V_022_phi_fu_530_p6_assign_proc : process(acc_2_V_022_reg_526, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_2_V_1_phi_fu_770_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_2_V_022_phi_fu_530_p6 <= ap_const_lv16_FF50;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_2_V_022_phi_fu_530_p6 <= ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
            else 
                ap_phi_mux_acc_2_V_022_phi_fu_530_p6 <= acc_2_V_022_reg_526;
            end if;
        else 
            ap_phi_mux_acc_2_V_022_phi_fu_530_p6 <= acc_2_V_022_reg_526;
        end if; 
    end process;


    ap_phi_mux_acc_2_V_1_phi_fu_770_p16_assign_proc : process(acc_2_V_022_reg_526, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_2_V_1_phi_fu_770_p16 <= acc_2_V_022_reg_526;
        else 
            ap_phi_mux_acc_2_V_1_phi_fu_770_p16 <= ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766;
        end if; 
    end process;


    ap_phi_mux_acc_3_V_021_phi_fu_545_p6_assign_proc : process(acc_3_V_021_reg_541, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_3_V_1_phi_fu_740_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_3_V_021_phi_fu_545_p6 <= ap_const_lv16_67;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_3_V_021_phi_fu_545_p6 <= ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
            else 
                ap_phi_mux_acc_3_V_021_phi_fu_545_p6 <= acc_3_V_021_reg_541;
            end if;
        else 
            ap_phi_mux_acc_3_V_021_phi_fu_545_p6 <= acc_3_V_021_reg_541;
        end if; 
    end process;


    ap_phi_mux_acc_3_V_1_phi_fu_740_p16_assign_proc : process(acc_3_V_021_reg_541, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_3_V_1_phi_fu_740_p16 <= acc_3_V_021_reg_541;
        else 
            ap_phi_mux_acc_3_V_1_phi_fu_740_p16 <= ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736;
        end if; 
    end process;


    ap_phi_mux_acc_4_V_020_phi_fu_560_p6_assign_proc : process(acc_4_V_020_reg_556, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_4_V_1_phi_fu_710_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_4_V_020_phi_fu_560_p6 <= ap_const_lv16_9C;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_4_V_020_phi_fu_560_p6 <= ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
            else 
                ap_phi_mux_acc_4_V_020_phi_fu_560_p6 <= acc_4_V_020_reg_556;
            end if;
        else 
            ap_phi_mux_acc_4_V_020_phi_fu_560_p6 <= acc_4_V_020_reg_556;
        end if; 
    end process;


    ap_phi_mux_acc_4_V_1_phi_fu_710_p16_assign_proc : process(acc_4_V_020_reg_556, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_4_V_1_phi_fu_710_p16 <= acc_4_V_020_reg_556;
        else 
            ap_phi_mux_acc_4_V_1_phi_fu_710_p16 <= ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706;
        end if; 
    end process;


    ap_phi_mux_acc_5_V_019_phi_fu_575_p6_assign_proc : process(acc_5_V_019_reg_571, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_5_V_1_phi_fu_680_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_5_V_019_phi_fu_575_p6 <= ap_const_lv16_87;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_5_V_019_phi_fu_575_p6 <= ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
            else 
                ap_phi_mux_acc_5_V_019_phi_fu_575_p6 <= acc_5_V_019_reg_571;
            end if;
        else 
            ap_phi_mux_acc_5_V_019_phi_fu_575_p6 <= acc_5_V_019_reg_571;
        end if; 
    end process;


    ap_phi_mux_acc_5_V_1_phi_fu_680_p16_assign_proc : process(acc_5_V_019_reg_571, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_5_V_1_phi_fu_680_p16 <= acc_5_V_019_reg_571;
        else 
            ap_phi_mux_acc_5_V_1_phi_fu_680_p16 <= ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676;
        end if; 
    end process;


    ap_phi_mux_acc_6_V_018_phi_fu_590_p6_assign_proc : process(acc_6_V_018_reg_586, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_6_V_1_phi_fu_650_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_6_V_018_phi_fu_590_p6 <= ap_const_lv16_FF49;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_6_V_018_phi_fu_590_p6 <= ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
            else 
                ap_phi_mux_acc_6_V_018_phi_fu_590_p6 <= acc_6_V_018_reg_586;
            end if;
        else 
            ap_phi_mux_acc_6_V_018_phi_fu_590_p6 <= acc_6_V_018_reg_586;
        end if; 
    end process;


    ap_phi_mux_acc_6_V_1_phi_fu_650_p16_assign_proc : process(acc_6_V_018_reg_586, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_6_V_1_phi_fu_650_p16 <= acc_6_V_018_reg_586;
        else 
            ap_phi_mux_acc_6_V_1_phi_fu_650_p16 <= ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646;
        end if; 
    end process;


    ap_phi_mux_acc_7_V_017_phi_fu_605_p6_assign_proc : process(acc_7_V_017_reg_601, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_acc_7_V_1_phi_fu_620_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_7_V_017_phi_fu_605_p6 <= ap_const_lv16_1;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_7_V_017_phi_fu_605_p6 <= ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
            else 
                ap_phi_mux_acc_7_V_017_phi_fu_605_p6 <= acc_7_V_017_reg_601;
            end if;
        else 
            ap_phi_mux_acc_7_V_017_phi_fu_605_p6 <= acc_7_V_017_reg_601;
        end if; 
    end process;


    ap_phi_mux_acc_7_V_1_phi_fu_620_p16_assign_proc : process(acc_7_V_017_reg_601, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_acc_7_V_1_phi_fu_620_p16 <= acc_7_V_017_reg_601;
        else 
            ap_phi_mux_acc_7_V_1_phi_fu_620_p16 <= ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616;
        end if; 
    end process;


    ap_phi_mux_in_index_0_i42_phi_fu_258_p6_assign_proc : process(in_index_0_i42_reg_254, icmp_ln135_reg_1406, select_ln154_fu_1274_p3, ap_condition_505)
    begin
        if ((ap_const_boolean_1 = ap_condition_505)) then
            if ((icmp_ln135_reg_1406 = ap_const_lv1_1)) then 
                ap_phi_mux_in_index_0_i42_phi_fu_258_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln135_reg_1406 = ap_const_lv1_0)) then 
                ap_phi_mux_in_index_0_i42_phi_fu_258_p6 <= select_ln154_fu_1274_p3;
            else 
                ap_phi_mux_in_index_0_i42_phi_fu_258_p6 <= in_index_0_i42_reg_254;
            end if;
        else 
            ap_phi_mux_in_index_0_i42_phi_fu_258_p6 <= in_index_0_i42_reg_254;
        end if; 
    end process;


    ap_phi_mux_p_0_01_i_phi_fu_1070_p16_assign_proc : process(out_index_reg_1410_pp0_iter5_reg, acc_0_V_reg_1624, ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_01_i_phi_fu_1070_p16 <= acc_0_V_reg_1624;
        else 
            ap_phi_mux_p_0_01_i_phi_fu_1070_p16 <= ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066;
        end if; 
    end process;


    ap_phi_mux_p_0_13_i_phi_fu_1040_p16_assign_proc : process(res_1_V_write_assign38_reg_391, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_13_i_phi_fu_1040_p16 <= res_1_V_write_assign38_reg_391;
        else 
            ap_phi_mux_p_0_13_i_phi_fu_1040_p16 <= ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036;
        end if; 
    end process;


    ap_phi_mux_p_0_25_i_phi_fu_1010_p16_assign_proc : process(res_2_V_write_assign36_reg_406, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_25_i_phi_fu_1010_p16 <= res_2_V_write_assign36_reg_406;
        else 
            ap_phi_mux_p_0_25_i_phi_fu_1010_p16 <= ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006;
        end if; 
    end process;


    ap_phi_mux_p_0_37_i_phi_fu_980_p16_assign_proc : process(res_3_V_write_assign34_reg_421, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_37_i_reg_976)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_37_i_phi_fu_980_p16 <= res_3_V_write_assign34_reg_421;
        else 
            ap_phi_mux_p_0_37_i_phi_fu_980_p16 <= ap_phi_reg_pp0_iter6_p_0_37_i_reg_976;
        end if; 
    end process;


    ap_phi_mux_p_0_49_i_phi_fu_950_p16_assign_proc : process(res_4_V_write_assign32_reg_436, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_49_i_reg_946)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_49_i_phi_fu_950_p16 <= res_4_V_write_assign32_reg_436;
        else 
            ap_phi_mux_p_0_49_i_phi_fu_950_p16 <= ap_phi_reg_pp0_iter6_p_0_49_i_reg_946;
        end if; 
    end process;


    ap_phi_mux_p_0_511_i_phi_fu_920_p16_assign_proc : process(res_5_V_write_assign30_reg_451, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_511_i_reg_916)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_511_i_phi_fu_920_p16 <= res_5_V_write_assign30_reg_451;
        else 
            ap_phi_mux_p_0_511_i_phi_fu_920_p16 <= ap_phi_reg_pp0_iter6_p_0_511_i_reg_916;
        end if; 
    end process;


    ap_phi_mux_p_0_613_i_phi_fu_890_p16_assign_proc : process(res_6_V_write_assign28_reg_466, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_613_i_reg_886)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_613_i_phi_fu_890_p16 <= res_6_V_write_assign28_reg_466;
        else 
            ap_phi_mux_p_0_613_i_phi_fu_890_p16 <= ap_phi_reg_pp0_iter6_p_0_613_i_reg_886;
        end if; 
    end process;


    ap_phi_mux_p_0_715_i_phi_fu_860_p16_assign_proc : process(res_7_V_write_assign26_reg_481, out_index_reg_1410_pp0_iter5_reg, ap_phi_reg_pp0_iter6_p_0_715_i_reg_856)
    begin
        if ((out_index_reg_1410_pp0_iter5_reg = ap_const_lv3_0)) then 
            ap_phi_mux_p_0_715_i_phi_fu_860_p16 <= res_7_V_write_assign26_reg_481;
        else 
            ap_phi_mux_p_0_715_i_phi_fu_860_p16 <= ap_phi_reg_pp0_iter6_p_0_715_i_reg_856;
        end if; 
    end process;


    ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6_assign_proc : process(res_0_V_write_assign40_reg_376, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_01_i_phi_fu_1070_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 <= ap_const_lv16_A3;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
            else 
                ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 <= res_0_V_write_assign40_reg_376;
            end if;
        else 
            ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 <= res_0_V_write_assign40_reg_376;
        end if; 
    end process;


    ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6_assign_proc : process(res_1_V_write_assign38_reg_391, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_13_i_phi_fu_1040_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 <= ap_const_lv16_5;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
            else 
                ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 <= res_1_V_write_assign38_reg_391;
            end if;
        else 
            ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 <= res_1_V_write_assign38_reg_391;
        end if; 
    end process;


    ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6_assign_proc : process(res_2_V_write_assign36_reg_406, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_25_i_phi_fu_1010_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 <= ap_const_lv16_FF50;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
            else 
                ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 <= res_2_V_write_assign36_reg_406;
            end if;
        else 
            ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 <= res_2_V_write_assign36_reg_406;
        end if; 
    end process;


    ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6_assign_proc : process(res_3_V_write_assign34_reg_421, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_37_i_phi_fu_980_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 <= ap_const_lv16_67;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
            else 
                ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 <= res_3_V_write_assign34_reg_421;
            end if;
        else 
            ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 <= res_3_V_write_assign34_reg_421;
        end if; 
    end process;


    ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6_assign_proc : process(res_4_V_write_assign32_reg_436, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_49_i_phi_fu_950_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 <= ap_const_lv16_9C;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
            else 
                ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 <= res_4_V_write_assign32_reg_436;
            end if;
        else 
            ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 <= res_4_V_write_assign32_reg_436;
        end if; 
    end process;


    ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6_assign_proc : process(res_5_V_write_assign30_reg_451, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_511_i_phi_fu_920_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 <= ap_const_lv16_87;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
            else 
                ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 <= res_5_V_write_assign30_reg_451;
            end if;
        else 
            ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 <= res_5_V_write_assign30_reg_451;
        end if; 
    end process;


    ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6_assign_proc : process(res_6_V_write_assign28_reg_466, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_613_i_phi_fu_890_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 <= ap_const_lv16_FF49;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
            else 
                ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 <= res_6_V_write_assign28_reg_466;
            end if;
        else 
            ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 <= res_6_V_write_assign28_reg_466;
        end if; 
    end process;


    ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6_assign_proc : process(res_7_V_write_assign26_reg_481, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0, ap_phi_mux_p_0_715_i_phi_fu_860_p16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            if ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1)) then 
                ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 <= ap_const_lv16_1;
            elsif ((icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_0)) then 
                ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
            else 
                ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 <= res_7_V_write_assign26_reg_481;
            end if;
        else 
            ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 <= res_7_V_write_assign26_reg_481;
        end if; 
    end process;


    ap_phi_mux_w_index41_phi_fu_273_p6_assign_proc : process(w_index41_reg_269, w_index_reg_1386, icmp_ln135_reg_1406, ap_condition_505)
    begin
        if ((ap_const_boolean_1 = ap_condition_505)) then
            if ((icmp_ln135_reg_1406 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index41_phi_fu_273_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln135_reg_1406 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index41_phi_fu_273_p6 <= w_index_reg_1386;
            else 
                ap_phi_mux_w_index41_phi_fu_273_p6 <= w_index41_reg_269;
            end if;
        else 
            ap_phi_mux_w_index41_phi_fu_273_p6 <= w_index41_reg_269;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_37_i_reg_976 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_49_i_reg_946 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_511_i_reg_916 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_613_i_reg_886 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_715_i_reg_856 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln135_fu_1120_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_fu_1120_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_01_i_phi_fu_1070_p16, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_0 <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_13_i_phi_fu_1040_p16, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_1 <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_25_i_phi_fu_1010_p16, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_2 <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_37_i_phi_fu_980_p16, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_3 <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_49_i_phi_fu_950_p16, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_4 <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_511_i_phi_fu_920_p16, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_5 <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_613_i_phi_fu_890_p16, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_6 <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln135_reg_1406_pp0_iter5_reg, ap_enable_reg_pp0_iter6, ap_phi_mux_p_0_715_i_phi_fu_860_p16, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln135_reg_1406_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_return_7 <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    grp_fu_1375_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1375_ce <= ap_const_logic_1;
        else 
            grp_fu_1375_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln135_fu_1120_p2 <= "1" when (ap_phi_mux_w_index41_phi_fu_273_p6 = ap_const_lv9_11F) else "0";
    icmp_ln154_fu_1114_p2 <= "1" when (signed(in_index_fu_1108_p2) > signed(ap_const_lv32_23)) else "0";
    in_index_fu_1108_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_0_i42_phi_fu_258_p6) + unsigned(ap_const_lv32_1));
    outidx6_address0 <= zext_ln139_fu_1096_p1(9 - 1 downto 0);

    outidx6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx6_ce0 <= ap_const_logic_1;
        else 
            outidx6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln154_fu_1274_p3 <= 
        ap_const_lv32_0 when (icmp_ln154_reg_1401(0) = '1') else 
        in_index_reg_1396;
    trunc_ln145_fu_1126_p1 <= in_index_0_i42_reg_254(6 - 1 downto 0);
    trunc_ln5_fu_1287_p4 <= r_V_reg_1619(25 downto 10);
    w5_V_address0 <= zext_ln139_fu_1096_p1(9 - 1 downto 0);

    w5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w5_V_ce0 <= ap_const_logic_1;
        else 
            w5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_1102_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(ap_phi_mux_w_index41_phi_fu_273_p6));
    zext_ln139_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index41_phi_fu_273_p6),64));
end behav;
