Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 22 12:34:45 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   229 |
| Unused register locations in slices containing registers |   605 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             538 |          241 |
| No           | No                    | Yes                    |              19 |            9 |
| No           | Yes                   | No                     |            1262 |          451 |
| Yes          | No                    | No                     |           11108 |         2405 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |            4320 |         1731 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                         Enable Signal                        |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/tdata[511]_i_1__1_n_0             |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/tdata[511]_i_1_n_0                 |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/tdata[511]_i_1__2_n_0              |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | power/pwr_res1_s_reg[dat][510]                               |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/tdata[511]__0_i_1_n_0                           |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/tdata[511]_i_1__0_n_0            |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | power/pwr_res2_s_reg[dat][510]                               |                                                            |                1 |              2 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/tdata[35]_i_1_n_0                  |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | gfx_entity/len[4]_i_1__1_n_0                                 |                                                            |                3 |              4 |
|  Clock_IBUF_BUFG | audio_entity/len[4]_i_1_n_0                                  |                                                            |                1 |              4 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0       | reset_IBUF                                                 |                1 |              4 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_rx_unit/s_reg[3]_i_1_n_0          | reset_IBUF                                                 |                2 |              4 |
|  Clock_IBUF_BUFG | usb_entity/len[4]_i_1__0_n_0                                 |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/tdata[35]_i_1__1_n_0              |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/FSM_sequential_state[3]_i_1_n_0    |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/snp_res_fifo/state_reg[0][0]                    |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/FSM_sequential_state[3]_i_1__0_n_0 |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/tdata[35]_i_1__0_n_0             |                                                            |                1 |              4 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/writereq_arbiter/twritereq3[frontinfo]     | proc1_e/cache_ent/twritereq3[frontinfo][21]_i_1__0_n_0     |                1 |              4 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/tdata[35]_i_1__2_n_0               |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/writereq_arbiter/twritereq3[frontinfo]     | proc0_e/cache_ent/twritereq3[frontinfo][21]_i_1_n_0        |                1 |              4 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/slot                               |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | interconnect/tdata[35]__0_i_1_n_0                            |                                                            |                2 |              4 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_rx_unit/E[0]                      | reset_IBUF                                                 |                2 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/r_ptr_reg[4]_i_1__0_n_0   | reset_IBUF                                                 |                2 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_rx_unit/r_ptr_reg[4]_i_1_n_0      | reset_IBUF                                                 |                1 |              5 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/st                                |                                                            |                2 |              5 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/st                                 |                                                            |                2 |              5 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/w_ptr_reg[4]_i_1__0_n_0   | reset_IBUF                                                 |                1 |              5 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/st                                 |                                                            |                2 |              5 |
|  Clock_IBUF_BUFG | interconnect/uart_upres_arbiter/E[0]                         | reset_IBUF                                                 |                2 |              5 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/st                               |                                                            |                2 |              5 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/slot                               |                                                            |                2 |              6 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/slot                             |                                                            |                1 |              6 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/slot                              |                                                            |                2 |              6 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[10]_21          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[0]_27           | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[12]_16          | reset_IBUF                                                 |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[9]_26           | reset_IBUF                                                 |                5 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[8]_24           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/E[0]                      |                                                            |                5 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_tx_unit/b_reg[7]_i_1_n_0          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[7]_3            | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[6]_17           | reset_IBUF                                                 |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[5]_14           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[4]_19           | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[3]_5            | reset_IBUF                                                 |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[31]_1           | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[30]_13          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[2]_20           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[29][7]_i_1_n_0  | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[28]_12          | reset_IBUF                                                 |                4 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[27]_8           | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[26]_9           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[25]_10          | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[23]_4           | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[22]_31          | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[21]_30          | reset_IBUF                                                 |                4 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[20]_29          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[1]_25           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[24]_11          | reset_IBUF                                                 |                3 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[18]_22          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[17]_28          | reset_IBUF                                                 |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[16]_23          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[14]_18          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[13]_15          | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[15]_2           | reset_IBUF                                                 |                1 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[11]_6           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/fifo_tx_unit/array_reg[19]_7           | reset_IBUF                                                 |                2 |              8 |
|  Clock_IBUF_BUFG | interconnect/slot                                            |                                                            |                3 |             10 |
|  Clock_IBUF_BUFG | mem/radx[9]_i_1_n_0                                          |                                                            |                2 |             10 |
|  Clock_IBUF_BUFG | interconnect/waddr[9]_i_2_n_0                                | interconnect/waddr[9]_i_1_n_0                              |                2 |             10 |
|  Clock_IBUF_BUFG | mem/len[4]__0_i_1__2_n_0                                     |                                                            |                3 |             12 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/writereq_arbiter/twritereq3[frontinfo]     |                                                            |                6 |             20 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/writereq_arbiter/twritereq3[frontinfo]     |                                                            |                7 |             20 |
|  Clock_IBUF_BUFG | power/pwr_res1_s_reg[dat][510]                               | interconnect/toproc0_res_arbiter/pwr_res1_s_reg[adr][0]_0  |                5 |             23 |
|  Clock_IBUF_BUFG | power/pwr_res2_s_reg[dat][510]                               | power/pwr_res2_s_reg[adr][31]                              |                6 |             23 |
|  Clock_IBUF_BUFG | uart_entity/write_data                                       |                                                            |                6 |             24 |
|  Clock_IBUF_BUFG | interconnect/uart_write_p/lp[5]_i_2_n_0                      | interconnect/uart_write_p/lp[5]_i_1_n_0                    |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/audio_write_p/lp[5]_i_2__0_n_0                  | interconnect/audio_write_p/lp[5]_i_1__0_n_0                |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/usb_write_p/lp[5]_i_2__1_n_0                    | interconnect/usb_write_p/lp[5]_i_1__1_n_0                  |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/lp[5]_i_2__3_n_0                    | interconnect/gfx_write_p/lp[5]_i_1__3_n_0                  |                7 |             27 |
|  Clock_IBUF_BUFG | interconnect/lp[5]_i_2__2_n_0                                | interconnect/lp[5]_i_1__2_n_0                              |                7 |             27 |
|  Clock_IBUF_BUFG | gfx_entity/seqid                                             |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | gfx_entity/tc[0]_i_1__1_n_0                                  |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | usb_entity/dc[0]_i_2__0_n_0                                  | usb_entity/b3_out                                          |                8 |             31 |
|  Clock_IBUF_BUFG | usb_entity/seqid                                             |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | usb_entity/tc[0]_i_1__0_n_0                                  |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | audio_entity/dc[0]_i_2_n_0                                   | audio_entity/b3_out                                        |                8 |             31 |
|  Clock_IBUF_BUFG | audio_entity/seqid                                           |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | audio_entity/tc[0]_i_1_n_0                                   |                                                            |                8 |             31 |
|  Clock_IBUF_BUFG | gfx_entity/dc[0]_i_2__1_n_0                                  | gfx_entity/b3_out                                          |                8 |             31 |
|  Clock_IBUF_BUFG | audio_entity/upreq_o[adr][31]_i_2_n_0                        | audio_entity/upreq_o[adr][31]_i_1_n_0                      |                7 |             32 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/tdata[31]_i_1_n_0                  |                                                            |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/per_write_o[val]4_out              | interconnect/togfx_chan_p/i___5_n_0                        |                8 |             32 |
|  Clock_IBUF_BUFG | gfx_entity/rdata_o[31]_i_1__1_n_0                            |                                                            |                6 |             32 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/tep_gfx[dat][31]_i_1_n_0            |                                                            |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/uart_write_p/wdata_o[31]_i_1__0_n_0             |                                                            |               10 |             32 |
|  Clock_IBUF_BUFG | interconnect/wdata[31]_i_1_n_0                               |                                                            |               10 |             32 |
|  Clock_IBUF_BUFG | audio_entity/rdata_o[31]_i_1_n_0                             | audio_entity/lp[0]__0_i_1_n_0                              |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/tdata[31]_i_1__2_n_0               |                                                            |                9 |             32 |
|  Clock_IBUF_BUFG | mem/mem_ent/ram_reg_0                                        | mem/lp[0]__0_i_1__2_n_0                                    |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/lp                                | gfx_entity/lp_reg[0]_0                                     |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/gfx_write_p/wdata_o[31]_i_1_n_0                 |                                                            |               12 |             32 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/tdata[31]_i_1__1_n_0              |                                                            |                9 |             32 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/lp                               | audio_entity/lp_reg[0]_0                                   |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/lp                                 | uart_entity/lp_reg[0]                                      |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/tdata[31]_i_1__0_n_0             |                                                            |               12 |             32 |
|  Clock_IBUF_BUFG | interconnect/tdata[31]__0_i_1_n_0                            |                                                            |               10 |             32 |
|  Clock_IBUF_BUFG | interconnect/lp                                              | mem/lp_reg[31]__0_0                                        |                8 |             32 |
|  Clock_IBUF_BUFG | gfx_entity/upreq_o[adr][31]_i_2__1_n_0                       | gfx_entity/upreq_o[adr][31]_i_1__1_n_0                     |                5 |             32 |
|  Clock_IBUF_BUFG | audio_entity/rdata_o[31]_i_1_n_0                             |                                                            |                6 |             32 |
|  Clock_IBUF_BUFG | usb_entity/rdata_o[31]_i_1__0_n_0                            |                                                            |                6 |             32 |
|  Clock_IBUF_BUFG | usb_entity/upreq_o[adr][31]_i_2__0_n_0                       | usb_entity/upreq_o[adr][31]_i_1__0_n_0                     |               11 |             32 |
|  Clock_IBUF_BUFG | usb_entity/rdata_o[31]_i_1__0_n_0                            | usb_entity/lp[0]__0_i_1__0_n_0                             |                8 |             32 |
|  Clock_IBUF_BUFG | gfx_entity/rdata_o[31]_i_1__1_n_0                            | gfx_entity/lp[0]__0_i_1__1_n_0                             |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/audio_write_p/wdata_o[31]_i_1__1_n_0            |                                                            |               10 |             32 |
|  Clock_IBUF_BUFG | mem/mem_ent/sel                                              |                                                            |                8 |             32 |
|  Clock_IBUF_BUFG | interconnect/usb_write_p/wdata_o[31]_i_1__2_n_0              |                                                            |                9 |             32 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/lp                                 | usb_entity/lp_reg[0]_0                                     |                8 |             32 |
|  Clock_IBUF_BUFG |                                                              | power/pwr_req_reg[adr][31]_5                               |                6 |             34 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/per_write_o[val]4_out             | interconnect/touart_chan_p/i___5_n_0                       |                6 |             34 |
|  Clock_IBUF_BUFG | interconnect/audio_write_p/tep_gfx[adr][30]_i_1__0_n_0       |                                                            |                9 |             34 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/per_write_o[val]4_out            | interconnect/toaudio_chan_p/i___5_n_0                      |                5 |             34 |
|  Clock_IBUF_BUFG |                                                              | power/pwr_req_reg[adr][31]                                 |                7 |             34 |
|  Clock_IBUF_BUFG | interconnect/uart_write_p/tep_gfx[adr][30]_i_1_n_0           |                                                            |               11 |             34 |
|  Clock_IBUF_BUFG |                                                              | power/pwr_req_reg[adr][31]_1                               |                5 |             34 |
|  Clock_IBUF_BUFG | interconnect/usb_write_p/tep_gfx[adr][30]_i_1__1_n_0         |                                                            |                8 |             34 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/per_write_o[val]4_out              | interconnect/tousb_chan_p/i___5_n_0                        |                7 |             34 |
|  Clock_IBUF_BUFG |                                                              | power/pwr_req_reg[adr][31]_3                               |                5 |             34 |
|  Clock_IBUF_BUFG | interconnect/audio_fifo/Tail1                                | interconnect/audio_fifo/DataOut[val]_i_1_n_0               |               35 |             35 |
|  Clock_IBUF_BUFG | interconnect/usb_upreq_m/req_o[cmd][7]_i_2__1_n_0            | interconnect/usb_upreq_m/req_o[cmd][7]_i_1__1_n_0          |                9 |             35 |
|  Clock_IBUF_BUFG | gfx_entity/E[0]                                              |                                                            |               17 |             35 |
|  Clock_IBUF_BUFG | interconnect/uart_upreq_m/req_o[cmd][7]_i_2_n_0              | interconnect/uart_upreq_m/req_o[cmd][7]_i_1_n_0            |                8 |             35 |
|  Clock_IBUF_BUFG | interconnect/uart_fifo/Tail1                                 | interconnect/uart_fifo/DataOut[val]_i_1_n_0                |               35 |             35 |
|  Clock_IBUF_BUFG | usb_entity/E[0]                                              |                                                            |               15 |             35 |
|  Clock_IBUF_BUFG | interconnect/audio_upreq_m/req_o[cmd][7]_i_2__0_n_0          | interconnect/audio_upreq_m/req_o[cmd][7]_i_1__0_n_0        |                8 |             35 |
|  Clock_IBUF_BUFG | audio_entity/E[0]                                            |                                                            |                7 |             35 |
|  Clock_IBUF_BUFG | interconnect/usb_fifo/Tail1                                  | interconnect/usb_fifo/DataOut[val]_i_1_n_0                 |               35 |             35 |
|  Clock_IBUF_BUFG | interconnect/per_upreq_arbiter/brf_in_reg[cmd][7][0]         |                                                            |               17 |             37 |
|  Clock_IBUF_BUFG | interconnect/tep_mem[adr][9]__0_i_1_n_0                      |                                                            |               10 |             42 |
|  Clock_IBUF_BUFG | mem/wadx[9]_i_1_n_0                                          |                                                            |                9 |             42 |
|  Clock_IBUF_BUFG | power/audio_req_o[val]_i_2_n_0                               | power/audio_req_o[val]_i_1_n_0                             |               12 |             43 |
|  Clock_IBUF_BUFG | power/pwr_req_fifo/E[0]                                      |                                                            |               24 |             43 |
|  Clock_IBUF_BUFG | power/uart_req_o[val]_i_2_n_0                                | power/uart_req_o[val]_i_1_n_0                              |                7 |             43 |
|  Clock_IBUF_BUFG | power/usb_req_o[val]_i_2_n_0                                 | power/usb_req_o[val]_i_1_n_0                               |               11 |             43 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/ureq_fifo/E[0]                             |                                                            |               14 |             43 |
|  Clock_IBUF_BUFG | power/gfx_req_o[cmd][7]_i_2_n_0                              | power/gfx_req_o[cmd][7]_i_1_n_0                            |               10 |             43 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/twritereq3[val]_i_2_n_0                    | proc0_e/cache_ent/writereq_arbiter/SR[0]                   |               14 |             44 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/ureq_fifo/Tail1                            | proc0_e/cache_ent/ureq_fifo/DataOut[val]_i_1__1_n_0        |               44 |             44 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/twritereq3[val]_i_2__0_n_0                 | proc1_e/cache_ent/writereq_arbiter/SR[0]                   |               13 |             44 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/cpu_req_fifo/E[0]                          |                                                            |               20 |             48 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/cpu_req_fifo/E[0]                          |                                                            |               15 |             48 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/cpu_req_fifo/Tail1                         | proc1_e/cache_ent/cpu_req_fifo/DataOut[cmd][7]_i_1__0_n_0  |               49 |             49 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/cpu_req_fifo/Tail1                         | proc0_e/cache_ent/cpu_req_fifo/DataOut[cmd][7]_i_1_n_0     |               49 |             49 |
|  Clock_IBUF_BUFG | interconnect/bus_res_mem_to_c1[dat][511]_i_2_n_0             | interconnect/toproc1_res_arbiter/SR[0]                     |               20 |             62 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/bus_res_c1_o[val]_i_2__1_n_0     | interconnect/toaudio_chan_p/bus_res_c1_o[val]22_out        |               12 |             62 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/bus_res_c0_o[val]_i_2__1_n_0     | interconnect/toaudio_chan_p/bus_res_c0_o[val]26_out        |               14 |             62 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/DataOut[val]_i_2_n_0          | proc0_e/cache_ent/bus_res_fifo/DataOut[val]3_out           |               62 |             62 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_res_fifo/E[0]                          |                                                            |               18 |             62 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/bus_res_c0_o[val]_i_2__2_n_0      | interconnect/touart_chan_p/bus_res_c0_o[val]26_out         |               16 |             62 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bus_res_fifo/DataOut[val]_i_2__2_n_0       | proc1_e/cache_ent/bus_res_fifo/DataOut[val]3_out           |               62 |             62 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bus_res_fifo/E[0]                          |                                                            |               14 |             62 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/bus_res_c1_o[val]_i_2_n_0          | interconnect/togfx_chan_p/bus_res_c1_o[val]22_out          |               15 |             62 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/bus_res_c0_o[val]_i_2_n_0          | interconnect/togfx_chan_p/bus_res_c0_o[val]26_out          |               17 |             62 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/bus_res_c1_o[val]_i_2__2_n_0      | interconnect/touart_chan_p/bus_res_c1_o[val]22_out         |               15 |             62 |
|  Clock_IBUF_BUFG | interconnect/toproc1_res_arbiter/bsf_in_reg[val][0]          |                                                            |               28 |             62 |
|  Clock_IBUF_BUFG | interconnect/toproc0_res_arbiter/bsf_in_reg[val][0]          |                                                            |               17 |             62 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/bus_res_c1_o[val]_i_2__0_n_0       | interconnect/tousb_chan_p/bus_res_c1_o[val]22_out          |               14 |             62 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/bus_res_c0_o[val]_i_2__0_n_0       | interconnect/tousb_chan_p/bus_res_c0_o[val]26_out          |               15 |             62 |
|  Clock_IBUF_BUFG | interconnect/bus_res_mem_to_c0[dat][511]_i_2_n_0             | interconnect/toproc0_res_arbiter/SR[0]                     |               13 |             62 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tmp_cal[cmd]                               |                                                            |               15 |             67 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/tmp_cal[cmd]                               |                                                            |               18 |             67 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/mem_write1_reg[dat][0]            | interconnect/mem_write1[adr][31]_i_1_n_0                   |               16 |             68 |
|  Clock_IBUF_BUFG | interconnect/togfx_arbiter/E[0]                              |                                                            |               25 |             71 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/togfx_o[cmd][7]_i_2__0_n_0         | interconnect/cache0_req_m/togfx_o[cmd][7]_i_1__0_n_0       |               16 |             72 |
|  Clock_IBUF_BUFG | interconnect/toaudio_chan_p/tep_gfx1[cmd]                    |                                                            |               16 |             72 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_fifo/pwr_req_o_reg[dat][0]           | interconnect/cache0_req_m/pwr_req_o[cmd][7]_i_1__0_n_0     |               14 |             72 |
|  Clock_IBUF_BUFG | interconnect/touart_chan_p/tep_gfx1[cmd]                     |                                                            |               19 |             72 |
|  Clock_IBUF_BUFG | interconnect/togfx_arbiter/dout[val]_i_1__7_n_0              | reset_IBUF                                                 |               32 |             72 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/togfx_o[cmd][7]_i_2_n_0            | interconnect/cache1_req_m/togfx_o[cmd][7]_i_1_n_0          |               20 |             72 |
|  Clock_IBUF_BUFG | interconnect/togfx_chan_p/tep_gfx1[cmd]                      |                                                            |               17 |             72 |
|  Clock_IBUF_BUFG | interconnect/pwr_req_arbiter/in1_reg[adr][0]                 |                                                            |               38 |             72 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_fifo/pwr_req_o_reg[dat][0]           | interconnect/cache1_req_m/pwr_req_o[cmd][7]_i_1_n_0        |               16 |             72 |
|  Clock_IBUF_BUFG | interconnect/tousb_chan_p/tep_gfx1[cmd]                      |                                                            |               15 |             72 |
|  Clock_IBUF_BUFG | power/pwr_req_fifo/Tail1                                     | power/pwr_req_fifo/DataOut[cmd][7]_i_1__1_n_0              |               67 |             73 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/tomem3_reg[adr][0][0]             |                                                            |               22 |             76 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/tmp_cache_req1[adr][31]_i_1__0_n_0 |                                                            |               21 |             77 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/E[0]                              |                                                            |               23 |             77 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/up_snp_res_o[val]_i_2_n_0                  | proc0_e/cache_ent/up_snp_res_o[val]_i_1_n_0                |               28 |             77 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/tmp_cache_req1[adr][31]_i_1_n_0    |                                                            |               22 |             77 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_m/tomem_o[cmd][7]_i_2_n_0            | interconnect/cache1_req_m/tomem_o[cmd][7]_i_1_n_0          |               22 |             77 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_m/tomem_o[cmd][7]_i_2__0_n_0         | interconnect/cache0_req_m/tomem_o[cmd][7]_i_1__0_n_0       |               19 |             77 |
|  Clock_IBUF_BUFG | interconnect/tomem_arbiter/dout[val]_i_1__8_n_0              | reset_IBUF                                                 |               36 |             77 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/in2_reg[msg][dat][31][0]                   |                                                            |               34 |             78 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tmp_res[val]                               |                                                            |               25 |             78 |
|  Clock_IBUF_BUFG | interconnect/snp_res_fifo/DataOut[hit]_i_2_n_0               | interconnect/snp_res_fifo/DataOut[hit]_i_1_n_0             |               78 |             78 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_req_fifo/E[0]                          |                                                            |               37 |             80 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_req_fifo/E[0]                          |                                                            |               35 |             80 |
|  Clock_IBUF_BUFG | gfx_entity/p_0_in2_out                                       |                                                            |               14 |             80 |
|  Clock_IBUF_BUFG | usb_entity/p_0_in2_out                                       |                                                            |               14 |             80 |
|  Clock_IBUF_BUFG | audio_entity/p_0_in2_out                                     |                                                            |               14 |             80 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_fifo/Tail1                           | interconnect/cache0_req_fifo/i_/DataOut[val]_i_1_n_0       |               81 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tofifo_o_reg[val][0]                       |                                                            |               36 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tmp_up_res[cmd]                            |                                                            |               19 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_c_req1[val]_i_2_n_0                    | proc0_e/cache_ent/snp_c_req_arbiter/snp_c_req1_reg[val][0] |               18 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/bus_req_o_reg[val]_1[0]                    | proc1_e/cache_ent/bus_req_o[val]_i_1__0_n_0                |               17 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_c_req2[adr][31]_i_2_n_0                | proc1_e/cache_ent/snp_c_req_arbiter/SR[0]                  |               18 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_req_fifo/Tail1                         | proc0_e/cache_ent/snp_req_fifo/DataOut[val]_i_1__0_n_0     |               81 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/tofifo_o_reg[val][0]                       |                                                            |               44 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_req_fifo/Tail1                         | proc1_e/cache_ent/snp_req_fifo/DataOut[val]_i_1__3_n_0     |               81 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_c_req2[dat][31]_i_2_n_0                | proc0_e/cache_ent/snp_c_req_arbiter/SR[0]                  |               18 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_c_req1[val]_i_2__0_n_0                 | proc1_e/cache_ent/snp_c_req_arbiter/snp_c_req1_reg[val][0] |               19 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_c_req_arbiter/srf_in_reg[val][0]       |                                                            |               28 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/bus_req_o_reg[val]_0[0]                    | proc0_e/cache_ent/bus_req_o[val]_i_1_n_0                   |               21 |             81 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/tmp_up_res[cmd]                            |                                                            |               22 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_c_req_arbiter/srf_in_reg[val][0]       |                                                            |               46 |             81 |
|  Clock_IBUF_BUFG | interconnect/cache1_req_fifo/Tail1                           | interconnect/cache1_req_fifo/i_/DataOut[val]_i_1_n_0       |               81 |             81 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/snp_res_o[tag][7]_i_2_n_0                  | proc0_e/cache_ent/snp_res_o[tag][7]_i_1_n_0                |               18 |             86 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_res_o[tag][7]_i_2__0_n_0               | proc1_e/cache_ent/snp_res_o[tag][7]_i_1__0_n_0             |               21 |             86 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/writereq_arbiter/dout[val]                 |                                                            |               11 |             88 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/writereq_arbiter/dout[val]                 |                                                            |               11 |             88 |
|  Clock_IBUF_BUFG |                                                              | proc0_e/cache_ent/readreq_arbiter/readres_reg[tag][0]      |               23 |            110 |
|  Clock_IBUF_BUFG |                                                              | proc1_e/cache_ent/readreq_arbiter/readres_reg[tag][0]      |               29 |            110 |
|  Clock_IBUF_BUFG | proc0_e/cache_ent/tmp_snp_req[cmd]                           |                                                            |               41 |            179 |
|  Clock_IBUF_BUFG | proc1_e/cache_ent/tmp_snp_req[cmd]                           |                                                            |               45 |            179 |
|  Clock_IBUF_BUFG |                                                              |                                                            |              241 |            538 |
|  Clock_IBUF_BUFG |                                                              | reset_IBUF                                                 |              385 |            925 |
|  Clock_IBUF_BUFG | interconnect/cache0_req_fifo/Memory_reg[0][val]_0            |                                                            |             1209 |           7352 |
+------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     7 |
| 4      |                    16 |
| 5      |                     9 |
| 6      |                     3 |
| 8      |                    34 |
| 10     |                     3 |
| 12     |                     1 |
| 16+    |                   156 |
+--------+-----------------------+


