Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:14:34 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.5025     0.5025 r
  U715/ZN (INV_X8)                                      0.0935     0.5959 f
  U718/ZN (XNOR2_X2)                                    0.2938     0.8897 f
  U909/ZN (XNOR2_X2)                                    0.2951     1.1848 f
  U955/ZN (XNOR2_X2)                                    0.2769     1.4617 f
  U887/ZN (NOR2_X4)                                     0.1900     1.6517 r
  U885/ZN (NAND2_X2)                                    0.0628     1.7145 f
  U996/ZN (NAND2_X2)                                    0.1159     1.8304 r
  U994/ZN (NAND2_X2)                                    0.0591     1.8895 f
  U1268/ZN (NAND2_X2)                                   0.0829     1.9724 r
  U1269/ZN (NAND2_X2)                                   0.0586     2.0310 f
  dut_sram_write_data_reg[4]/D (DFF_X2)                 0.0000     2.0310 f
  data arrival time                                                2.0310

  clock clk (rise edge)                                 2.3400     2.3400
  clock network delay (ideal)                           0.0000     2.3400
  clock uncertainty                                    -0.0500     2.2900
  dut_sram_write_data_reg[4]/CK (DFF_X2)                0.0000     2.2900 r
  library setup time                                   -0.2977     1.9923
  data required time                                               1.9923
  --------------------------------------------------------------------------
  data required time                                               1.9923
  data arrival time                                               -2.0310
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0387


1
