Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Jan 17 15:06:21 2024
| Host         : RSC-Precision-T3600 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file ./ModFirstXilArb/post_route_tsummary.rpt
| Design       : d5example_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[0].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[0].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[10].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[10].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[11].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[11].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[12].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[12].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[13].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[13].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[14].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[14].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[15].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[15].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[1].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[1].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[2].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[2].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[3].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[3].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[4].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[4].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[5].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[5].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[6].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[6].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[7].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[7].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[8].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[8].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[9].dffbots/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffos[9].dfftops/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffstabo/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/dffstato/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arbpuf/fiabot/dffl/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.137        0.000                      0                  560        0.014        0.000                      0                  560        4.500        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
extclk     {0.000 5.000}      10.000          100.000         
  pufclk   {0.000 5.000}      10.000          100.000         
  sysclk   {0.000 5.000}      10.000          100.000         
  uartclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extclk                                                                                                                                                          7.845        0.000                       0                     3  
  pufclk            8.576        0.000                      0                    2        0.132        0.000                      0                    2        4.500        0.000                       0                    36  
  sysclk            5.137        0.000                      0                  272        0.014        0.000                      0                  272        4.500        0.000                       0                   144  
  uartclk           5.363        0.000                      0                  286        0.156        0.000                      0                  286        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extclk
  To Clock:  extclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  clkbuffer/I



---------------------------------------------------------------------------------------------------
From Clock:  pufclk
  To Clock:  pufclk

Setup :            0  Failing Endpoints,  Worst Slack        8.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 arbpuf/stacent_reg/C
                            (rising edge-triggered cell FDRE clocked by pufclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arbpuf/dffstato/CE
                            (rising edge-triggered cell FDCE clocked by pufclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pufclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pufclk rise@10.000ns - pufclk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.283%)  route 0.622ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pufclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           2.025     2.991    CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.087 r  pufbuf/O
                         net (fo=36, routed)          1.799     4.887    arbpuf/clk
    SLICE_X52Y0          FDRE                                         r  arbpuf/stacent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.456     5.343 r  arbpuf/stacent_reg/Q
                         net (fo=1, routed)           0.622     5.965    arbpuf/stacent
    SLICE_X49Y0          FDCE                                         r  arbpuf/dffstato/CE
  -------------------------------------------------------------------    -------------------

                         (clock pufclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           1.920    12.753    CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.844 r  pufbuf/O
                         net (fo=36, routed)          1.679    14.523    arbpuf/clk
    SLICE_X49Y0          FDCE                                         r  arbpuf/dffstato/C
                         clock pessimism              0.258    14.782    
                         clock uncertainty           -0.035    14.746    
    SLICE_X49Y0          FDCE (Setup_fdce_C_CE)      -0.205    14.541    arbpuf/dffstato
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 arbpuf/stacent_reg/C
                            (rising edge-triggered cell FDRE clocked by pufclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arbpuf/dffstato/CE
                            (rising edge-triggered cell FDCE clocked by pufclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pufclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pufclk rise@0.000ns - pufclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.009%)  route 0.220ns (60.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pufclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.840    CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.866 r  pufbuf/O
                         net (fo=36, routed)          0.631     1.497    arbpuf/clk
    SLICE_X52Y0          FDRE                                         r  arbpuf/stacent_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  arbpuf/stacent_reg/Q
                         net (fo=1, routed)           0.220     1.858    arbpuf/stacent
    SLICE_X49Y0          FDCE                                         r  arbpuf/dffstato/CE
  -------------------------------------------------------------------    -------------------

                         (clock pufclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.083    CLK_IBUF
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  pufbuf/O
                         net (fo=36, routed)          0.908     2.020    arbpuf/clk
    SLICE_X49Y0          FDCE                                         r  arbpuf/dffstato/C
                         clock pessimism             -0.255     1.765    
    SLICE_X49Y0          FDCE (Hold_fdce_C_CE)       -0.039     1.726    arbpuf/dffstato
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pufclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pufbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y2   arbpuf/dffos[1].dfftops/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13  arbpuf/dffos[12].dfftops/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y2   arbpuf/dffos[1].dfftops/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        5.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmvc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.580ns (13.265%)  route 3.792ns (86.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 14.524 - 10.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           2.025     2.991    CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.087 r  clkbuffer/O
                         net (fo=144, routed)         1.811     4.899    sysclk
    SLICE_X45Y1          FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.456     5.355 r  PS_reg[2]/Q
                         net (fo=25, routed)          2.168     7.523    PS[2]
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.647 r  tmvc[2]_i_1/O
                         net (fo=93, routed)          1.624     9.271    tmvc[2]_i_1_n_0
    SLICE_X44Y5          FDRE                                         r  tmvc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           1.920    12.753    CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.844 r  clkbuffer/O
                         net (fo=144, routed)         1.680    14.524    sysclk
    SLICE_X44Y5          FDRE                                         r  tmvc_reg[0]/C
                         clock pessimism              0.348    14.873    
                         clock uncertainty           -0.035    14.837    
    SLICE_X44Y5          FDRE (Setup_fdre_C_R)       -0.429    14.408    tmvc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 chalw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rddata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.666%)  route 0.206ns (59.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.840    CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.866 r  clkbuffer/O
                         net (fo=144, routed)         0.633     1.499    sysclk
    SLICE_X45Y7          FDRE                                         r  chalw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  chalw_reg[3]/Q
                         net (fo=7, routed)           0.206     1.846    chalw[3]
    SLICE_X53Y7          FDRE                                         r  rddata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.083    CLK_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.112 r  clkbuffer/O
                         net (fo=144, routed)         0.903     2.015    sysclk
    SLICE_X53Y7          FDRE                                         r  rddata_reg[51]/C
                         clock pessimism             -0.255     1.760    
    SLICE_X53Y7          FDRE (Hold_fdre_C_D)         0.072     1.832    rddata_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkbuffer/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y4  chalin_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y7  rddata_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y4  chalin_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack        5.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 uart64/reset_cntr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uartclk rise@10.000ns - uartclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.964%)  route 3.319ns (80.036%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           2.025     2.991    CLK_IBUF
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.087 r  uartbuf/O
                         net (fo=155, routed)         1.799     4.887    uart64/uartclk
    SLICE_X57Y5          FDRE                                         r  uart64/reset_cntr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.456     5.343 f  uart64/reset_cntr_reg[14]/Q
                         net (fo=2, routed)           1.121     6.463    uart64/reset_cntr_reg[14]
    SLICE_X56Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.587 f  uart64/FSM_sequential_uartState[0]_i_5/O
                         net (fo=1, routed)           0.806     7.393    uart64/FSM_sequential_uartState[0]_i_5_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I4_O)        0.124     7.517 r  uart64/FSM_sequential_uartState[0]_i_2/O
                         net (fo=2, routed)           0.450     7.967    uart64/FSM_sequential_uartState[0]_i_2_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I0_O)        0.124     8.091 r  uart64/reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.943     9.034    uart64/reset_cntr[0]_i_1_n_0
    SLICE_X57Y6          FDRE                                         r  uart64/reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.833    10.833 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           1.920    12.753    CLK_IBUF
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.844 r  uartbuf/O
                         net (fo=155, routed)         1.670    14.514    uart64/uartclk
    SLICE_X57Y6          FDRE                                         r  uart64/reset_cntr_reg[16]/C
                         clock pessimism              0.347    14.862    
                         clock uncertainty           -0.035    14.826    
    SLICE_X57Y6          FDRE (Setup_fdre_C_R)       -0.429    14.397    uart64/reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart64/sendStr_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart64/uartData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.257ns (49.216%)  route 0.265ns (50.784%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.840    CLK_IBUF
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.866 r  uartbuf/O
                         net (fo=155, routed)         0.633     1.499    uart64/uartclk
    SLICE_X44Y8          FDRE                                         r  uart64/sendStr_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  uart64/sendStr_reg[0][7]/Q
                         net (fo=1, routed)           0.265     1.905    uart64/sendStr_reg[0]__0[7]
    SLICE_X53Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  uart64/uartData[7]_i_4/O
                         net (fo=1, routed)           0.000     1.950    uart64/uartData[7]_i_4_n_0
    SLICE_X53Y8          MUXF7 (Prop_muxf7_I0_O)      0.071     2.021 r  uart64/uartData_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.021    uart64/uartData_reg[7]_i_2_n_0
    SLICE_X53Y8          FDRE                                         r  uart64/uartData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.083    CLK_IBUF
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.112 r  uartbuf/O
                         net (fo=155, routed)         0.903     2.015    uart64/uartclk
    SLICE_X53Y8          FDRE                                         r  uart64/uartData_reg[7]/C
                         clock pessimism             -0.255     1.760    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.105     1.865    uart64/uartData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uartbuf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y4  uart64/FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9  uart64/sendStr_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y4  uart64/FSM_sequential_uartState_reg[0]/C



