#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 14 00:26:23 2020
# Process ID: 7044
# Current directory: D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.runs/synth_1
# Command line: vivado.exe -log Assignment.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Assignment.tcl
# Log file: D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.runs/synth_1/Assignment.vds
# Journal file: D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Assignment.tcl -notrace
Command: synth_design -top Assignment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.578 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Assignment' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:3]
	Parameter num_0 bound to: 8'b00000011 
	Parameter num_1 bound to: 8'b10011111 
	Parameter num_2 bound to: 8'b00100101 
	Parameter num_3 bound to: 8'b00001101 
	Parameter num_4 bound to: 8'b10011001 
	Parameter num_5 bound to: 8'b01001001 
	Parameter num_6 bound to: 8'b01000001 
	Parameter num_7 bound to: 8'b00011111 
	Parameter num_8 bound to: 8'b00000001 
	Parameter num_9 bound to: 8'b00001001 
	Parameter dot bound to: 8'b11111110 
	Parameter char_1 bound to: 8'b01101111 
	Parameter char_quar bound to: 8'b01101101 
	Parameter char_L bound to: 8'b11100011 
	Parameter char_O bound to: 8'b00000011 
	Parameter char_A bound to: 8'b00010001 
	Parameter char_T bound to: 8'b11011101 
	Parameter char_R bound to: 8'b11110101 
	Parameter char_Q bound to: 8'b00011001 
INFO: [Synth 8-6157] synthesizing module 'update_an_LOA' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_fast_LOA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'update_an_LOA' (1#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_fast_LOA.v:23]
INFO: [Synth 8-6157] synthesizing module 'update_an_QUAR_pos_0' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR.v:23]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR.v:29]
WARNING: [Synth 8-567] referenced signal 'input_an' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR.v:29]
INFO: [Synth 8-6155] done synthesizing module 'update_an_QUAR_pos_0' (2#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'update_an_QUAR_pos_0' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:463]
INFO: [Synth 8-6157] synthesizing module 'update_an_QUAR_pos_1' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_1.v:24]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_1.v:30]
WARNING: [Synth 8-567] referenced signal 'input_an' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'update_an_QUAR_pos_1' (3#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_1.v:24]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'update_an_QUAR_pos_1' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:464]
INFO: [Synth 8-6157] synthesizing module 'update_an_QUAR_pos_2' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_2.v:23]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_2.v:29]
WARNING: [Synth 8-567] referenced signal 'input_an' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'update_an_QUAR_pos_2' (4#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_2.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'update_an_QUAR_pos_2' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:465]
INFO: [Synth 8-6157] synthesizing module 'update_an_QUAR_pos_3' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_3.v:23]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_3.v:29]
WARNING: [Synth 8-567] referenced signal 'input_an' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'update_an_QUAR_pos_3' (5#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_3.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'update_an_QUAR_pos_3' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:466]
INFO: [Synth 8-6157] synthesizing module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/my_2_dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (6#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_2_dff' (7#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/my_2_dff.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'dff_clock' does not match port width (18) of module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:468]
WARNING: [Synth 8-689] width (17) of port connection 'dff_clock' does not match port width (18) of module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:469]
WARNING: [Synth 8-689] width (17) of port connection 'dff_clock' does not match port width (18) of module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:470]
WARNING: [Synth 8-689] width (17) of port connection 'dff_clock' does not match port width (18) of module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:471]
WARNING: [Synth 8-689] width (17) of port connection 'dff_clock' does not match port width (18) of module 'my_2_dff' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:472]
INFO: [Synth 8-6157] synthesizing module 'from_loa_to_quar' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_loa_to_quar.v:23]
INFO: [Synth 8-6155] done synthesizing module 'from_loa_to_quar' (8#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_loa_to_quar.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'from_loa_to_quar' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:474]
INFO: [Synth 8-6157] synthesizing module 'from_quar_to_other' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_quar_to_other.v:23]
INFO: [Synth 8-6155] done synthesizing module 'from_quar_to_other' (9#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_quar_to_other.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'from_quar_to_other' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:475]
WARNING: [Synth 8-689] width (12) of port connection 'pulse' does not match port width (1) of module 'from_quar_to_other' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:475]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (12) of module 'from_quar_to_other' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:475]
INFO: [Synth 8-6157] synthesizing module 'modify_pointer' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:23]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:32]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:32]
WARNING: [Synth 8-567] referenced signal 'pulse1' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:32]
WARNING: [Synth 8-567] referenced signal 'pulse2' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:32]
WARNING: [Synth 8-567] referenced signal 'pointer' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:32]
INFO: [Synth 8-6155] done synthesizing module 'modify_pointer' (10#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:23]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'modify_pointer' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:477]
INFO: [Synth 8-6157] synthesizing module 'count_digits' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:21]
WARNING: [Synth 8-567] referenced signal 'fast_clock' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pulse1' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pulse2' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pointer' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pos_0' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pos_1' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pos_2' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
WARNING: [Synth 8-567] referenced signal 'pos_3' should be on the sensitivity list [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:37]
INFO: [Synth 8-6155] done synthesizing module 'count_digits' (11#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:21]
WARNING: [Synth 8-689] width (17) of port connection 'fast_clock' does not match port width (18) of module 'count_digits' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:479]
INFO: [Synth 8-6155] done synthesizing module 'Assignment' (12#1) [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/Assignment.v:3]
WARNING: [Synth 8-3331] design count_digits has unconnected port CLOCK
WARNING: [Synth 8-3331] design modify_pointer has unconnected port CLOCK
WARNING: [Synth 8-3331] design update_an_QUAR_pos_3 has unconnected port CLOCK
WARNING: [Synth 8-3331] design update_an_QUAR_pos_2 has unconnected port CLOCK
WARNING: [Synth 8-3331] design update_an_QUAR_pos_1 has unconnected port CLOCK
WARNING: [Synth 8-3331] design update_an_QUAR_pos_0 has unconnected port CLOCK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.750 ; gain = 154.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.750 ; gain = 154.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 411.750 ; gain = 154.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'check_btn'. [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'check_btn'. [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Assignment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Assignment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 751.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "output_an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dff_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "new_mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "new_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'output_an_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'output_an_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_1.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'output_an_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_2.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'output_an_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/update_an_QUAR_pos_3.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'new_pointer_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/modify_pointer.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'reset_pos0_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_pos1_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'reset_pos2_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'reset_pos3_reg' [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/count_down_pointer.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 41    
	   4 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 86    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Assignment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
Module update_an_LOA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module update_an_QUAR_pos_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module update_an_QUAR_pos_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module update_an_QUAR_pos_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module update_an_QUAR_pos_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module from_loa_to_quar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module from_quar_to_other 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modify_pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_digits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_mode_1/new_mode_reg was removed.  [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_loa_to_quar.v:37]
WARNING: [Synth 8-6014] Unused sequential element shift_mode_2/new_mode_reg was removed.  [D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.srcs/sources_1/new/from_quar_to_other.v:42]
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "update_QUAR_0/output_an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_C_sense/first_mod/dff_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'update_QUAR_2/output_an_reg[0]' (LD) to 'update_QUAR_3/output_an_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_3/output_an_reg[0]' (LD) to 'update_QUAR_0/output_an_reg[0]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_1/output_an_reg[1]' (LD) to 'update_QUAR_3/output_an_reg[1]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_3/output_an_reg[1]' (LD) to 'update_QUAR_0/output_an_reg[1]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_1/output_an_reg[2]' (LD) to 'update_QUAR_2/output_an_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_2/output_an_reg[2]' (LD) to 'update_QUAR_0/output_an_reg[2]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_1/output_an_reg[3]' (LD) to 'update_QUAR_2/output_an_reg[3]'
INFO: [Synth 8-3886] merging instance 'update_QUAR_2/output_an_reg[3]' (LD) to 'update_QUAR_3/output_an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (seg_reg[0]) is unused and will be removed from module Assignment.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 751.047 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 771.871 ; gain = 514.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     6|
|4     |LUT2   |    30|
|5     |LUT3   |    27|
|6     |LUT4   |    27|
|7     |LUT5   |    24|
|8     |LUT6   |   112|
|9     |FDRE   |    98|
|10    |FDSE   |    12|
|11    |LD     |    26|
|12    |IBUF   |    11|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------------+------+
|      |Instance        |Module               |Cells |
+------+----------------+---------------------+------+
|1     |top             |                     |   405|
|2     |  btn_C_sense   |my_2_dff             |     9|
|3     |    first_mod   |my_dff_11            |     1|
|4     |    second_mod  |my_dff_12            |     8|
|5     |  btn_D_sense   |my_2_dff_0           |    15|
|6     |    first_mod   |my_dff_9             |     4|
|7     |    second_mod  |my_dff_10            |    11|
|8     |  btn_L_sense   |my_2_dff_1           |     3|
|9     |    first_mod   |my_dff_7             |     2|
|10    |    second_mod  |my_dff_8             |     1|
|11    |  btn_R_sense   |my_2_dff_2           |     4|
|12    |    first_mod   |my_dff_5             |     3|
|13    |    second_mod  |my_dff_6             |     1|
|14    |  btn_U_sense   |my_2_dff_3           |    36|
|15    |    first_mod   |my_dff               |    26|
|16    |    second_mod  |my_dff_4             |    10|
|17    |  update_QUAR_0 |update_an_QUAR_pos_0 |     7|
|18    |  update_QUAR_1 |update_an_QUAR_pos_1 |     4|
|19    |  update_QUAR_2 |update_an_QUAR_pos_2 |     4|
|20    |  update_QUAR_3 |update_an_QUAR_pos_3 |     5|
|21    |  use_but_LR    |modify_pointer       |     3|
|22    |  use_but_UD    |count_digits         |    29|
+------+----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 773.152 ; gain = 176.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 773.152 ; gain = 515.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 57 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 773.152 ; gain = 528.781
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/EE2026labs/Lab4/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H/Lab4_Monday_PM_TRA_QUANG_MINH_THONG_A0200659H.runs/synth_1/Assignment.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Assignment_utilization_synth.rpt -pb Assignment_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 773.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 00:27:02 2020...
