Analysis & Synthesis report for DE2_test_uartTX
Sat Dec 08 17:29:27 2018
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_test_uartTX|presentState
 10. State Machine - |DE2_test_uartTX|uartTX:DUT|uartTX_CU:inst|PRESENT_STATE
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component
 14. Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component
 15. Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component
 16. lpm_shiftreg Parameter Settings by Entity Instance
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 08 17:29:27 2018         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2_test_uartTX                               ;
; Top-level Entity Name              ; DE2_test_uartTX                               ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 50                                            ;
;     Total combinational functions  ; 48                                            ;
;     Dedicated logic registers      ; 36                                            ;
; Total registers                    ; 36                                            ;
; Total pins                         ; 31                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_test_uartTX    ; DE2_test_uartTX    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; TX_REG.vhd                       ; yes             ; User Wizard-Generated File         ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/TX_REG.vhd             ;
; D_FF.vhd                         ; yes             ; User Wizard-Generated File         ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/D_FF.vhd               ;
; CNT_216.vhd                      ; yes             ; User Wizard-Generated File         ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/CNT_216.vhd            ;
; uartTX_DP.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/uartTX_DP.bdf          ;
; uartTX.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/uartTX.bdf             ;
; uartTX_CU.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/uartTX_CU.vhd          ;
; terminal_count_216.vhd           ; yes             ; User VHDL File                     ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/terminal_count_216.vhd ;
; endTX_gen.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/endTX_gen.vhd          ;
; DE2_test_uartTX.vhd              ; yes             ; User VHDL File                     ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/DE2_test_uartTX.vhd    ;
; clockDiv2.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/clockDiv2.vhd          ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf          ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc          ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/dffeea.inc                ;
; aglobal111.inc                   ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cmpconst.inc              ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc           ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc           ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;
; db/cntr_7oi.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/db/cntr_7oi.tdf        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 50                                 ;
;                                             ;                                    ;
; Total combinational functions               ; 48                                 ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 9                                  ;
;     -- 3 input functions                    ; 16                                 ;
;     -- <=2 input functions                  ; 23                                 ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 41                                 ;
;     -- arithmetic mode                      ; 7                                  ;
;                                             ;                                    ;
; Total registers                             ; 36                                 ;
;     -- Dedicated logic registers            ; 36                                 ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 31                                 ;
; Maximum fan-out node                        ; clockDiv2:clockDivider|CK_div2_int ;
; Maximum fan-out                             ; 37                                 ;
; Total fan-out                               ; 266                                ;
; Average fan-out                             ; 2.31                               ;
+---------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_test_uartTX                                  ; 48 (6)            ; 36 (5)       ; 0           ; 0            ; 0       ; 0         ; 31   ; 0            ; |DE2_test_uartTX                                                                                                   ;              ;
;    |clockDiv2:clockDivider|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|clockDiv2:clockDivider                                                                            ;              ;
;    |uartTX:DUT|                                   ; 41 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT                                                                                        ;              ;
;       |uartTX_CU:inst|                            ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_CU:inst                                                                         ;              ;
;       |uartTX_DP:inst1|                           ; 32 (1)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1                                                                        ;              ;
;          |CNT_216:inst|                           ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|CNT_216:inst                                                           ;              ;
;             |lpm_counter:LPM_COUNTER_component|   ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component                         ;              ;
;                |cntr_7oi:auto_generated|          ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated ;              ;
;          |D_FF:inst8|                             ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|D_FF:inst8                                                             ;              ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component                         ;              ;
;          |TX_REG:inst1|                           ; 9 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1                                                           ;              ;
;             |lpm_shiftreg:LPM_SHIFTREG_component| ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component                       ;              ;
;          |endTX_gen:inst2|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|endTX_gen:inst2                                                        ;              ;
;          |terminal_count_216:inst3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|terminal_count_216:inst3                                               ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+------------------------------------------------------------------+
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|CNT_216:inst ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/CNT_216.vhd ;
; Altera ; LPM_SHIFTREG ; N/A     ; N/A          ; N/A          ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|D_FF:inst8   ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/D_FF.vhd    ;
; Altera ; LPM_SHIFTREG ; N/A     ; N/A          ; N/A          ; |DE2_test_uartTX|uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1 ; C:/Users/Ek/Desktop/TOSEND_RR/uartTX/DE2_test_uartTX/TX_REG.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_test_uartTX|presentState                                                                                                          ;
+---------------------------+------------------------+-------------------------+---------------------------+-------------------+-------------------------+
; Name                      ; presentState.waitState ; presentState.writeState ; presentState.startTxState ; presentState.idle ; presentState.resetState ;
+---------------------------+------------------------+-------------------------+---------------------------+-------------------+-------------------------+
; presentState.resetState   ; 0                      ; 0                       ; 0                         ; 0                 ; 0                       ;
; presentState.idle         ; 0                      ; 0                       ; 0                         ; 1                 ; 1                       ;
; presentState.startTxState ; 0                      ; 0                       ; 1                         ; 0                 ; 1                       ;
; presentState.writeState   ; 0                      ; 1                       ; 0                         ; 0                 ; 1                       ;
; presentState.waitState    ; 1                      ; 0                       ; 0                         ; 0                 ; 1                       ;
+---------------------------+------------------------+-------------------------+---------------------------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_test_uartTX|uartTX:DUT|uartTX_CU:inst|PRESENT_STATE                                                                ;
+------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------+
; Name                   ; PRESENT_STATE.NEXT_TX ; PRESENT_STATE.START_TX ; PRESENT_STATE.LOAD ; PRESENT_STATE.IDLE ; PRESENT_STATE.RESET ;
+------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------+
; PRESENT_STATE.RESET    ; 0                     ; 0                      ; 0                  ; 0                  ; 0                   ;
; PRESENT_STATE.IDLE     ; 0                     ; 0                      ; 0                  ; 1                  ; 1                   ;
; PRESENT_STATE.LOAD     ; 0                     ; 0                      ; 1                  ; 0                  ; 1                   ;
; PRESENT_STATE.START_TX ; 0                     ; 1                      ; 0                  ; 0                  ; 1                   ;
; PRESENT_STATE.NEXT_TX  ; 1                     ; 0                      ; 0                  ; 0                  ; 1                   ;
+------------------------+-----------------------+------------------------+--------------------+--------------------+---------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+-----------------------------------------------+-------------------------------------+
; Register name                                 ; Reason for Removal                  ;
+-----------------------------------------------+-------------------------------------+
; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.RESET ; Merged with presentState.resetState ;
; Total Number of Removed Registers = 1         ;                                     ;
+-----------------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                               ;
+------------------------+------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10         ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                     ;
+------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component ;
+------------------------+------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                             ;
+------------------------+------------+----------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                                   ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                          ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                          ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                   ;
+------------------------+------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                  ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                         ;
; LPM_MODULUS            ; 0           ; Untyped                                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                         ;
; CBXI_PARAMETER         ; cntr_7oi    ; Untyped                                                                         ;
+------------------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                           ;
; Entity Instance            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component ;
;     -- LPM_WIDTH           ; 10                                                                          ;
;     -- LPM_DIRECTION       ; RIGHT                                                                       ;
; Entity Instance            ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component   ;
;     -- LPM_WIDTH           ; 8                                                                           ;
;     -- LPM_DIRECTION       ; LEFT                                                                        ;
+----------------------------+-----------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 08 17:29:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_test_uartTX -c DE2_test_uartTX
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tx_reg.vhd
    Info (12022): Found design unit 1: tx_reg-SYN
    Info (12023): Found entity 1: TX_REG
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: d_ff-SYN
    Info (12023): Found entity 1: D_FF
Info (12021): Found 2 design units, including 1 entities, in source file cnt_216.vhd
    Info (12022): Found design unit 1: cnt_216-SYN
    Info (12023): Found entity 1: CNT_216
Info (12021): Found 1 design units, including 1 entities, in source file uarttx_dp.bdf
    Info (12023): Found entity 1: uartTX_DP
Info (12021): Found 1 design units, including 1 entities, in source file uarttx.bdf
    Info (12023): Found entity 1: uartTX
Info (12021): Found 2 design units, including 1 entities, in source file uarttx_cu.vhd
    Info (12022): Found design unit 1: uartTX_CU-behavioural
    Info (12023): Found entity 1: uartTX_CU
Info (12021): Found 2 design units, including 1 entities, in source file terminal_count_216.vhd
    Info (12022): Found design unit 1: terminal_count_216-structural
    Info (12023): Found entity 1: terminal_count_216
Info (12021): Found 2 design units, including 1 entities, in source file endtx_gen.vhd
    Info (12022): Found design unit 1: endTX_gen-structural
    Info (12023): Found entity 1: endTX_gen
Info (12021): Found 2 design units, including 1 entities, in source file de2_test_uarttx.vhd
    Info (12022): Found design unit 1: DE2_test_uartTX-behavioural
    Info (12023): Found entity 1: DE2_test_uartTX
Info (12021): Found 2 design units, including 1 entities, in source file clockdiv2.vhd
    Info (12022): Found design unit 1: clockDiv2-behavioural
    Info (12023): Found entity 1: clockDiv2
Info (12127): Elaborating entity "DE2_test_uartTX" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[6]" at DE2_test_uartTX.vhd(13)
Info (12128): Elaborating entity "clockDiv2" for hierarchy "clockDiv2:clockDivider"
Info (12128): Elaborating entity "uartTX" for hierarchy "uartTX:DUT"
Info (12128): Elaborating entity "uartTX_DP" for hierarchy "uartTX:DUT|uartTX_DP:inst1"
Warning (275011): Block or symbol "GND" of instance "inst7" overlaps another block or symbol
Info (12128): Elaborating entity "TX_REG" for hierarchy "uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12130): Elaborated megafunction instantiation "uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12133): Instantiated megafunction "uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "10"
Info (12128): Elaborating entity "D_FF" for hierarchy "uartTX:DUT|uartTX_DP:inst1|D_FF:inst8"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12130): Elaborated megafunction instantiation "uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component"
Info (12133): Instantiated megafunction "uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "endTX_gen" for hierarchy "uartTX:DUT|uartTX_DP:inst1|endTX_gen:inst2"
Info (12128): Elaborating entity "terminal_count_216" for hierarchy "uartTX:DUT|uartTX_DP:inst1|terminal_count_216:inst3"
Info (12128): Elaborating entity "CNT_216" for hierarchy "uartTX:DUT|uartTX_DP:inst1|CNT_216:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7oi.tdf
    Info (12023): Found entity 1: cntr_7oi
Info (12128): Elaborating entity "cntr_7oi" for hierarchy "uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated"
Info (12128): Elaborating entity "uartTX_CU" for hierarchy "uartTX:DUT|uartTX_CU:inst"
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 81 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 50 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Sat Dec 08 17:29:27 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


