Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Aug 28 02:05:50 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-421322812.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                20900        0.024        0.000                      0                20894       -0.320       -6.400                      20                  7208  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 2.744        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            0.907        0.000                      0                  428        0.101        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.337        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -6.400                      20                    20  
hdmi_in0_pix_clk                                      0.351        0.000                      0                 2776        0.048        0.000                      0                 2776        2.117        0.000                       0                  1120  
hdmi_out0_pix_clk                                     0.515        0.000                      0                  605        0.047        0.000                      0                  605        2.117        0.000                       0                   269  
pix1p25x_clk                                          0.487        0.000                      0                  684        0.122        0.000                      0                  684        2.193        0.000                       0                   368  
sys_clk                                               0.173        0.000                      0                16162        0.024        0.000                      0                16162        2.500        0.000                       0                  5065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     videosoc_pll_clk200        3.753        0.000                      0                    1                                                                        
                     eth_rx_clk                 2.528        0.000                      0                    1                                                                        
                     eth_tx_clk                 2.378        0.000                      0                    1                                                                        
                     hdmi_in0_pix_clk           2.370        0.000                      0                    1                                                                        
                     pix1p25x_clk               1.980        0.000                      0                    1                                                                        
                     sys_clk                    2.413        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y8    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.824     6.539    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.419     6.958 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.859    videosoc_reset_counter[1]
    SLICE_X163Y133       LUT4 (Prop_lut4_I0_O)        0.299     8.158 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.537    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.355    11.539    
                         clock uncertainty           -0.053    11.486    
    SLICE_X163Y133       FDSE (Setup_fdse_C_CE)      -0.205    11.281    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.824     6.539    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.419     6.958 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.859    videosoc_reset_counter[1]
    SLICE_X163Y133       LUT4 (Prop_lut4_I0_O)        0.299     8.158 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.537    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.539    
                         clock uncertainty           -0.053    11.486    
    SLICE_X163Y133       FDSE (Setup_fdse_C_CE)      -0.205    11.281    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.824     6.539    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.419     6.958 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.859    videosoc_reset_counter[1]
    SLICE_X163Y133       LUT4 (Prop_lut4_I0_O)        0.299     8.158 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.537    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.355    11.539    
                         clock uncertainty           -0.053    11.486    
    SLICE_X163Y133       FDSE (Setup_fdse_C_CE)      -0.205    11.281    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.824     6.539    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.419     6.958 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.859    videosoc_reset_counter[1]
    SLICE_X163Y133       LUT4 (Prop_lut4_I0_O)        0.299     8.158 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.537    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.355    11.539    
                         clock uncertainty           -0.053    11.486    
    SLICE_X163Y133       FDSE (Setup_fdse_C_CE)      -0.205    11.281    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.718ns (37.287%)  route 1.208ns (62.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.825     6.540    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.419     6.959 r  FDPE_3/Q
                         net (fo=5, routed)           0.810     7.769    clk200_rst
    SLICE_X163Y133       LUT6 (Prop_lut6_I5_O)        0.299     8.068 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.466    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X162Y133       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.331    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)       -0.031    11.431    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.456%)  route 0.730ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.825     6.540    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.419     6.959 r  FDPE_3/Q
                         net (fo=5, routed)           0.730     7.689    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.604    10.858    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.456%)  route 0.730ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.825     6.540    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.419     6.959 r  FDPE_3/Q
                         net (fo=5, routed)           0.730     7.689    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.604    10.858    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.456%)  route 0.730ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.825     6.540    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.419     6.959 r  FDPE_3/Q
                         net (fo=5, routed)           0.730     7.689    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.604    10.858    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.456%)  route 0.730ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.825     6.540    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.419     6.959 r  FDPE_3/Q
                         net (fo=5, routed)           0.730     7.689    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.604    10.858    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.184ns = ( 11.184 - 5.000 ) 
    Source Clock Delay      (SCD):    6.539ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.824     6.539    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.419     6.958 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.844    videosoc_reset_counter[1]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.327     8.171 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.171    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.706    11.184    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.355    11.539    
                         clock uncertainty           -0.053    11.486    
    SLICE_X163Y133       FDSE (Setup_fdse_C_D)        0.075    11.561    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     2.089 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.268    videosoc_reset_counter[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.042     2.310 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.310    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.948    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107     2.055    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     2.089 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.270    videosoc_reset_counter[0]
    SLICE_X163Y133       LUT4 (Prop_lut4_I1_O)        0.043     2.313 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.313    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.948    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107     2.055    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     2.089 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.268    videosoc_reset_counter[0]
    SLICE_X163Y133       LUT1 (Prop_lut1_I0_O)        0.045     2.313 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.313    videosoc_reset_counter0[0]
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.948    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.091     2.039    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     2.089 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.270    videosoc_reset_counter[0]
    SLICE_X163Y133       LUT3 (Prop_lut3_I1_O)        0.045     2.315 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.315    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.948    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.092     2.040    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.641%)  route 0.295ns (61.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     2.089 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.256    videosoc_reset_counter[0]
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.045     2.301 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.429    videosoc_ic_reset_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X162Y133       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.541     1.961    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.059     2.020    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.194%)  route 0.246ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.644     1.949    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.128     2.077 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.323    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X163Y133       FDSE (Hold_fdse_C_S)        -0.072     1.890    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.194%)  route 0.246ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.644     1.949    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.128     2.077 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.323    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X163Y133       FDSE (Hold_fdse_C_S)        -0.072     1.890    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.194%)  route 0.246ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.644     1.949    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.128     2.077 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.323    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X163Y133       FDSE (Hold_fdse_C_S)        -0.072     1.890    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.194%)  route 0.246ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.644     1.949    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE (Prop_fdpe_C_Q)         0.128     2.077 r  FDPE_3/Q
                         net (fo=5, routed)           0.246     2.323    clk200_rst
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.962    
    SLICE_X163Y133       FDSE (Hold_fdse_C_S)        -0.072     1.890    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.643     1.948    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.128     2.076 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.192    videosoc_reset_counter[3]
    SLICE_X163Y133       LUT4 (Prop_lut4_I3_O)        0.098     2.290 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.406    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.914     2.502    clk200_clk
    SLICE_X163Y133       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.948    
    SLICE_X163Y133       FDSE (Hold_fdse_C_CE)       -0.039     1.909    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y134   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y134   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y133   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y133   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y133   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y133   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y133   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y134   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y133   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y133   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y133   videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.821ns (12.421%)  route 5.789ns (87.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.338     7.873    ethphy_rx_ctl
    SLICE_X76Y106        LUT6 (Prop_lut6_I0_O)        0.180     8.053 r  liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.450     8.503    liteethmacpreamblechecker_state_i_3_n_0
    SLICE_X77Y106        LUT5 (Prop_lut5_I3_O)        0.124     8.627 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.627    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X77Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X77Y106        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X77Y106        FDRE (Setup_fdre_C_D)        0.029     9.534    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.697ns (10.751%)  route 5.786ns (89.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.941     7.475    ethphy_rx_ctl
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.655 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.845     8.501    ethmac_preamble_checker_source_last
    SLICE_X78Y100        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.525     9.525    eth_rx_clk
    SLICE_X78Y100        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)       -0.047     9.451    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.821ns (12.433%)  route 5.783ns (87.567%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.941     7.475    ethphy_rx_ctl
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.655 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.842     8.497    ethmac_preamble_checker_source_last
    SLICE_X80Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.621 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.621    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.524     9.524    eth_rx_clk
    SLICE_X80Y104        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X80Y104        FDRE (Setup_fdre_C_D)        0.077     9.574    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.574    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 0.697ns (11.126%)  route 5.568ns (88.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.941     7.475    ethphy_rx_ctl
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.655 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.627     8.282    ethmac_preamble_checker_source_last
    SLICE_X78Y101        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.525     9.525    eth_rx_clk
    SLICE_X78Y101        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X78Y101        FDRE (Setup_fdre_C_D)       -0.062     9.436    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 0.697ns (11.229%)  route 5.510ns (88.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.941     7.475    ethphy_rx_ctl
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.655 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.570     8.225    ethmac_preamble_checker_source_last
    SLICE_X79Y104        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.524     9.524    eth_rx_clk
    SLICE_X79Y104        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X79Y104        FDRE (Setup_fdre_C_D)       -0.047     9.450    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.697ns (11.337%)  route 5.451ns (88.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.941     7.475    ethphy_rx_ctl
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.180     7.655 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.510     8.166    ethmac_preamble_checker_source_last
    SLICE_X78Y102        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.525     9.525    eth_rx_clk
    SLICE_X78Y102        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X78Y102        FDRE (Setup_fdre_C_D)       -0.043     9.455    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.399ns (23.415%)  route 4.576ns (76.585%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.645     1.645    eth_rx_clk
    SLICE_X79Y101        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.144     3.246    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.370 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.836    storage_12_reg_i_11_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     3.960 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.522     4.482    storage_12_reg_i_8_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.606 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.655     5.261    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X78Y103        LUT2 (Prop_lut2_I0_O)        0.120     5.381 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.611     5.992    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.327     6.319 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.470     6.790    ethmac_crc32_checker_sink_sink_ready
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.914 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.706     7.620    storage_10_reg_0_7_0_5/WE
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y104        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.044    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.399ns (23.415%)  route 4.576ns (76.585%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.645     1.645    eth_rx_clk
    SLICE_X79Y101        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.144     3.246    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.370 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.836    storage_12_reg_i_11_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     3.960 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.522     4.482    storage_12_reg_i_8_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.606 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.655     5.261    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X78Y103        LUT2 (Prop_lut2_I0_O)        0.120     5.381 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.611     5.992    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.327     6.319 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.470     6.790    ethmac_crc32_checker_sink_sink_ready
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.914 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.706     7.620    storage_10_reg_0_7_0_5/WE
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y104        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.044    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.399ns (23.415%)  route 4.576ns (76.585%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.645     1.645    eth_rx_clk
    SLICE_X79Y101        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.144     3.246    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.370 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.836    storage_12_reg_i_11_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     3.960 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.522     4.482    storage_12_reg_i_8_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.606 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.655     5.261    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X78Y103        LUT2 (Prop_lut2_I0_O)        0.120     5.381 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.611     5.992    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.327     6.319 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.470     6.790    ethmac_crc32_checker_sink_sink_ready
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.914 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.706     7.620    storage_10_reg_0_7_0_5/WE
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y104        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.044    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.399ns (23.415%)  route 4.576ns (76.585%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.645     1.645    eth_rx_clk
    SLICE_X79Y101        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.144     3.246    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.370 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.836    storage_12_reg_i_11_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     3.960 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.522     4.482    storage_12_reg_i_8_n_0
    SLICE_X80Y102        LUT5 (Prop_lut5_I4_O)        0.124     4.606 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.655     5.261    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X78Y103        LUT2 (Prop_lut2_I0_O)        0.120     5.381 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.611     5.992    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.327     6.319 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.470     6.790    ethmac_crc32_checker_sink_sink_ready
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.914 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.706     7.620    storage_10_reg_0_7_0_5/WE
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    storage_10_reg_0_7_0_5/WCLK
    SLICE_X76Y104        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.080     9.612    
                         clock uncertainty           -0.035     9.577    
    SLICE_X76Y104        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.044    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X77Y105        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     0.714 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.997    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X76Y105        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.844     0.844    storage_10_reg_0_7_6_7/WCLK
    SLICE_X76Y105        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.586    
    SLICE_X76Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.896    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X81Y100        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.763    xilinxmultiregimpl7_regs0[0]
    SLICE_X81Y100        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    eth_rx_clk
    SLICE_X81Y100        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.075     0.642    xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X81Y102        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.763    xilinxmultiregimpl7_regs0[5]
    SLICE_X81Y102        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.838     0.838    eth_rx_clk
    SLICE_X81Y102        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.271     0.567    
    SLICE_X81Y102        FDRE (Hold_fdre_C_D)         0.075     0.642    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y98    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y98    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X81Y100   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X76Y104   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.022ns (44.259%)  route 3.806ns (55.741%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.338 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.062     5.399    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.523 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.828     6.352    ODDR_4_i_8_n_0
    SLICE_X34Y85         LUT4 (Prop_lut4_I3_O)        0.118     6.470 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.438     6.908    ODDR_4_i_6_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.326     7.234 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.478     8.712    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.029ns (44.570%)  route 3.767ns (55.430%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.338 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.109     5.447    ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.124     5.571 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.600     6.170    ODDR_4_i_7_n_0
    SLICE_X33Y85         LUT4 (Prop_lut4_I3_O)        0.119     6.289 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.438     6.727    ODDR_4_i_4_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.332     7.059 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.621     8.680    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.826ns (41.655%)  route 3.958ns (58.345%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.338 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.141     5.479    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.603 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.757     6.360    ODDR_5_i_7_n_0
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.484 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.695     7.179    ODDR_5_i_5_n_0
    SLICE_X21Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.303 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.365     8.668    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.826ns (42.279%)  route 3.858ns (57.721%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.338 r  storage_11_reg/DOADO[12]
                         net (fo=1, routed)           1.030     5.368    ethmac_tx_converter_converter_sink_payload_data_reg[14]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.492 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.709     6.201    ODDR_2_i_9_n_0
    SLICE_X34Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.325 r  ODDR_2_i_7/O
                         net (fo=6, routed)           0.478     6.803    ODDR_2_i_7_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.927 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.641     8.568    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.702ns (41.861%)  route 3.753ns (58.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.338 r  storage_11_reg/DOADO[21]
                         net (fo=1, routed)           1.195     5.532    ethmac_tx_converter_converter_sink_payload_data_reg[25]
    SLICE_X42Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.656 r  ODDR_3_i_8/O
                         net (fo=3, routed)           0.906     6.562    ODDR_3_i_8_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.686 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.652     8.339    ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.826ns (44.039%)  route 3.591ns (55.961%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.884     1.884    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.338 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.166     5.504    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.628 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.754     6.382    ODDR_2_i_8_n_0
    SLICE_X31Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.304     6.810    ODDR_2_i_4_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.934 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.367     8.301    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.448ns (22.402%)  route 5.016ns (77.598%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 9.754 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X39Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.382 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.956     3.339    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.463 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.438     3.901    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.025 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.641    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.765 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.449     5.214    ethmac_padding_inserter_source_valid
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.338 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.302     5.639    ethmac_crc32_inserter_source_valid
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.763 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.378     6.141    ethmac_preamble_inserter_sink_ready
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.568     6.834    ethmac_tx_converter_converter_mux0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     6.958 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.607     7.565    ethmac_tx_converter_converter_mux__0
    SLICE_X40Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.689 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.701     8.390    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.754     9.754    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.843    
                         clock uncertainty           -0.069     9.774    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.208    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.448ns (22.419%)  route 5.011ns (77.581%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 9.754 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X39Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.382 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.956     3.339    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.463 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.438     3.901    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.025 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.641    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.765 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.449     5.214    ethmac_padding_inserter_source_valid
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.338 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.302     5.639    ethmac_crc32_inserter_source_valid
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.763 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.378     6.141    ethmac_preamble_inserter_sink_ready
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.568     6.834    ethmac_tx_converter_converter_mux0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     6.958 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.611     7.569    ethmac_tx_converter_converter_mux__0
    SLICE_X40Y86         LUT2 (Prop_lut2_I1_O)        0.124     7.693 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.692     8.385    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.754     9.754    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.843    
                         clock uncertainty           -0.069     9.774    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.208    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.448ns (22.457%)  route 5.000ns (77.543%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 9.754 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X39Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.382 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.956     3.339    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.463 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.438     3.901    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.025 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.641    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.765 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.449     5.214    ethmac_padding_inserter_source_valid
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.338 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.302     5.639    ethmac_crc32_inserter_source_valid
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.763 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.378     6.141    ethmac_preamble_inserter_sink_ready
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.568     6.834    ethmac_tx_converter_converter_mux0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     6.958 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.588     7.546    ethmac_tx_converter_converter_mux__0
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.670 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.704     8.374    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.754     9.754    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.843    
                         clock uncertainty           -0.069     9.774    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.208    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.448ns (22.793%)  route 4.905ns (77.207%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 9.754 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X39Y88         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456     2.382 r  ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.956     3.339    ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.124     3.463 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.438     3.901    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.025 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.616     4.641    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.765 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.449     5.214    ethmac_padding_inserter_source_valid
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.338 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.302     5.639    ethmac_crc32_inserter_source_valid
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.124     5.763 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.378     6.141    ethmac_preamble_inserter_sink_ready
    SLICE_X35Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.568     6.834    ethmac_tx_converter_converter_mux0
    SLICE_X37Y86         LUT3 (Prop_lut3_I2_O)        0.124     6.958 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.451     7.408    ethmac_tx_converter_converter_mux__0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124     7.532 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.747     8.279    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.754     9.754    eth_tx_clk
    RAMB36_X2Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.843    
                         clock uncertainty           -0.069     9.774    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.208    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.876    xilinxmultiregimpl4_regs0[3]
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.274     0.679    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.075     0.754    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.876    xilinxmultiregimpl4_regs0[4]
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X39Y87         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.274     0.679    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.071     0.750    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.879    xilinxmultiregimpl4_regs0[2]
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.071     0.751    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.887    xilinxmultiregimpl4_regs0[1]
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X38Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.075     0.755    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.164     0.844 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.900    xilinxmultiregimpl4_regs0[6]
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.064     0.744    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.164     0.844 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.900    xilinxmultiregimpl4_regs0[0]
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.060     0.740    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.164     0.844 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.900    xilinxmultiregimpl4_regs0[5]
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.956     0.956    eth_tx_clk
    SLICE_X40Y88         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.275     0.680    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.053     0.733    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.678     0.678    eth_tx_clk
    SLICE_X38Y86         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.141     0.819 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.149     0.968    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.013 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.013    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X39Y86         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X39Y86         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.261     0.691    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     0.782    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.211%)  route 0.164ns (46.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X30Y87         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.141     0.824 r  ethmac_crc32_inserter_reg_reg[8]/Q
                         net (fo=2, routed)           0.164     0.988    p_23_in
    SLICE_X30Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.033 r  ethmac_crc32_inserter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.033    ethmac_crc32_inserter_next_reg[16]
    SLICE_X30Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X30Y86         FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/C
                         clock pessimism             -0.259     0.697    
    SLICE_X30Y86         FDSE (Hold_fdse_C_D)         0.091     0.788    ethmac_crc32_inserter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X34Y84         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.174     0.996    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X34Y84         LUT4 (Prop_lut4_I1_O)        0.043     1.039 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.039    p_0_in__12[3]
    SLICE_X34Y84         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X34Y84         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.107     0.788    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y17  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X76Y98  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X76Y98  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y88  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y88  xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y87  xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y87  xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y87  xilinxmultiregimpl4_regs1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y87  xilinxmultiregimpl4_regs1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y85  liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y86  liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y86  ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y88  liteethmacpaddinginserter_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y88  liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y87  liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X31Y87  ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X30Y87  ethmac_crc32_inserter_reg_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y88  ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y88  ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y90  ethmac_padding_inserter_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.478ns (8.672%)  route 5.034ns (91.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.034     7.336    hdmi_in0_pix_rst
    SLICE_X154Y141       FDRE                                         r  charsync2_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.636     8.370    hdmi_in0_pix_clk
    SLICE_X154Y141       FDRE                                         r  charsync2_data_reg[7]/C
                         clock pessimism              0.080     8.450    
                         clock uncertainty           -0.068     8.382    
    SLICE_X154Y141       FDRE (Setup_fdre_C_R)       -0.695     7.687    charsync2_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.478ns (8.672%)  route 5.034ns (91.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.034     7.336    hdmi_in0_pix_rst
    SLICE_X154Y141       FDRE                                         r  charsync2_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.636     8.370    hdmi_in0_pix_clk
    SLICE_X154Y141       FDRE                                         r  charsync2_data_reg[8]/C
                         clock pessimism              0.080     8.450    
                         clock uncertainty           -0.068     8.382    
    SLICE_X154Y141       FDRE (Setup_fdre_C_R)       -0.695     7.687    charsync2_data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_previous_control_position_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.478ns (8.449%)  route 5.179ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 8.443 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.179     7.482    hdmi_in0_pix_rst
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.709     8.443    hdmi_in0_pix_clk
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[0]/C
                         clock pessimism              0.080     8.523    
                         clock uncertainty           -0.068     8.455    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.600     7.855    charsync2_previous_control_position_reg[0]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_previous_control_position_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.478ns (8.449%)  route 5.179ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 8.443 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.179     7.482    hdmi_in0_pix_rst
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.709     8.443    hdmi_in0_pix_clk
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[1]/C
                         clock pessimism              0.080     8.523    
                         clock uncertainty           -0.068     8.455    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.600     7.855    charsync2_previous_control_position_reg[1]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_previous_control_position_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.478ns (8.449%)  route 5.179ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 8.443 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.179     7.482    hdmi_in0_pix_rst
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.709     8.443    hdmi_in0_pix_clk
    SLICE_X157Y139       FDRE                                         r  charsync2_previous_control_position_reg[2]/C
                         clock pessimism              0.080     8.523    
                         clock uncertainty           -0.068     8.455    
    SLICE_X157Y139       FDRE (Setup_fdre_C_R)       -0.600     7.855    charsync2_previous_control_position_reg[2]
  -------------------------------------------------------------------
                         required time                          7.855    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.478ns (8.618%)  route 5.069ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.069     7.371    hdmi_in0_pix_rst
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[0]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.600     7.778    frame_rgb2ycbcr_cb_reg[0]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.478ns (8.618%)  route 5.069ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.069     7.371    hdmi_in0_pix_rst
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[1]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.600     7.778    frame_rgb2ycbcr_cb_reg[1]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.478ns (8.618%)  route 5.069ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.069     7.371    hdmi_in0_pix_rst
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[2]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.600     7.778    frame_rgb2ycbcr_cb_reg[2]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.478ns (8.618%)  route 5.069ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.069     7.371    hdmi_in0_pix_rst
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_cb_reg[5]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.600     7.778    frame_rgb2ycbcr_cb_reg[5]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_source_cb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.478ns (8.618%)  route 5.069ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.824     1.824    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE (Prop_fdpe_C_Q)         0.478     2.302 r  FDPE_11/Q
                         net (fo=850, routed)         5.069     7.371    hdmi_in0_pix_rst
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_source_cb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y142       FDRE                                         r  frame_rgb2ycbcr_source_cb_reg[0]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y142       FDRE (Setup_fdre_C_R)       -0.600     7.778    frame_rgb2ycbcr_source_cb_reg[0]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.617     0.617    hdmi_in0_pix_clk
    SLICE_X155Y136       FDRE                                         r  decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y136       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.825    storage_16_reg_0_7_18_20/DIA0
    SLICE_X154Y136       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.888     0.888    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y136       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.258     0.630    
    SLICE_X154Y136       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.777    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMD32                                       r  storage_17_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMS32                                       r  storage_17_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMS32                                       r  storage_17_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X151Y138       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.999    storage_17_reg_0_7_6_11/ADDRD0
    SLICE_X150Y138       RAMS32                                       r  storage_17_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    storage_17_reg_0_7_6_11/WCLK
    SLICE_X150Y138       RAMS32                                       r  storage_17_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X150Y138       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_17_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.614     0.614    hdmi_in0_pix_clk
    SLICE_X149Y132       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y132       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.995    storage_15_reg_0_7_12_17/ADDRD0
    SLICE_X148Y132       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.884     0.884    storage_15_reg_0_7_12_17/WCLK
    SLICE_X148Y132       RAMD32                                       r  storage_15_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_15_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y55     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y54     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_15_reg_0_7_18_20/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_15_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y131  storage_15_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y132  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 3.207ns (52.058%)  route 2.953ns (47.942%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.152     3.365    storage_23_reg_0_1_126_131/ADDRC0
    SLICE_X148Y101       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.518 f  storage_23_reg_0_1_126_131/RAMC/O
                         net (fo=2, routed)           0.561     4.079    hdmi_out0_core_dmareader_sink_payload_length[2]
    SLICE_X145Y102       LUT1 (Prop_lut1_I0_O)        0.331     4.410 r  videoout_state_i_48/O
                         net (fo=1, routed)           0.000     4.410    videoout_state_i_48_n_0
    SLICE_X145Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.942 r  videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.942    videoout_state_reg_i_28_n_0
    SLICE_X145Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.056    videoout_state_reg_i_27_n_0
    SLICE_X145Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.369 r  videoout_state_reg_i_19/O[3]
                         net (fo=1, routed)           0.945     6.315    videoout_next_state1[12]
    SLICE_X148Y108       LUT6 (Prop_lut6_I1_O)        0.306     6.621 r  videoout_state_i_10/O
                         net (fo=1, routed)           0.000     6.621    videoout_state_i_10_n_0
    SLICE_X148Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.134 r  videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.134    videoout_state_reg_i_3_n_0
    SLICE_X148Y109       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.291 f  videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.295     7.586    videoout_next_state0
    SLICE_X149Y109       LUT5 (Prop_lut5_I1_O)        0.332     7.918 r  videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.918    videoout_state_i_1_n_0
    SLICE_X149Y109       FDRE                                         r  videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.634     8.368    hdmi_out0_pix_clk
    SLICE_X149Y109       FDRE                                         r  videoout_state_reg/C
                         clock pessimism              0.095     8.463    
                         clock uncertainty           -0.062     8.402    
    SLICE_X149Y109       FDRE (Setup_fdre_C_D)        0.031     8.433    videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.738ns (30.934%)  route 3.880ns (69.066%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.637     7.376    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[4]/C
                         clock pessimism              0.095     8.465    
                         clock uncertainty           -0.062     8.404    
    SLICE_X151Y106       FDRE (Setup_fdre_C_R)       -0.429     7.975    hdmi_out0_core_timinggenerator_hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.738ns (30.934%)  route 3.880ns (69.066%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.637     7.376    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[5]/C
                         clock pessimism              0.095     8.465    
                         clock uncertainty           -0.062     8.404    
    SLICE_X151Y106       FDRE (Setup_fdre_C_R)       -0.429     7.975    hdmi_out0_core_timinggenerator_hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.738ns (30.934%)  route 3.880ns (69.066%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.637     7.376    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[6]/C
                         clock pessimism              0.095     8.465    
                         clock uncertainty           -0.062     8.404    
    SLICE_X151Y106       FDRE (Setup_fdre_C_R)       -0.429     7.975    hdmi_out0_core_timinggenerator_hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.738ns (30.934%)  route 3.880ns (69.066%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.637     7.376    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X151Y106       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[7]/C
                         clock pessimism              0.095     8.465    
                         clock uncertainty           -0.062     8.404    
    SLICE_X151Y106       FDRE (Setup_fdre_C_R)       -0.429     7.975    hdmi_out0_core_timinggenerator_hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.369ns (39.325%)  route 3.655ns (60.675%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.419     2.167 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.846     3.013    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y116       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.312 f  storage_22_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.858     4.170    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[5]
    SLICE_X147Y116       LUT4 (Prop_lut4_I0_O)        0.124     4.294 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.403     4.697    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X147Y116       LUT5 (Prop_lut5_I4_O)        0.124     4.821 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.151     4.973    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X147Y116       LUT6 (Prop_lut6_I5_O)        0.124     5.097 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.296     5.393    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X145Y116       LUT6 (Prop_lut6_I0_O)        0.124     5.517 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.493     6.010    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X148Y115       LUT1 (Prop_lut1_I0_O)        0.124     6.134 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.608     6.742    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.322 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X149Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X149Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.550    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X149Y118       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.773 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.773    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X149Y118       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X149Y118       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.440    
                         clock uncertainty           -0.062     8.379    
    SLICE_X149Y118       FDRE (Setup_fdre_C_D)        0.062     8.441    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.366ns (39.294%)  route 3.655ns (60.706%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.748     1.748    hdmi_out0_pix_clk
    SLICE_X147Y115       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y115       FDRE (Prop_fdre_C_Q)         0.419     2.167 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.846     3.013    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y116       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.312 f  storage_22_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.858     4.170    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[5]
    SLICE_X147Y116       LUT4 (Prop_lut4_I0_O)        0.124     4.294 f  hdmi_out0_dram_port_rdata_chunk[7]_i_10/O
                         net (fo=1, routed)           0.403     4.697    hdmi_out0_dram_port_rdata_chunk[7]_i_10_n_0
    SLICE_X147Y116       LUT5 (Prop_lut5_I4_O)        0.124     4.821 f  hdmi_out0_dram_port_rdata_chunk[7]_i_7/O
                         net (fo=1, routed)           0.151     4.973    hdmi_out0_dram_port_rdata_chunk[7]_i_7_n_0
    SLICE_X147Y116       LUT6 (Prop_lut6_I5_O)        0.124     5.097 f  hdmi_out0_dram_port_rdata_chunk[7]_i_3/O
                         net (fo=2, routed)           0.296     5.393    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X145Y116       LUT6 (Prop_lut6_I0_O)        0.124     5.517 f  hdmi_out0_core_dmareader_fifo_level0[0]_i_4/O
                         net (fo=16, routed)          0.493     6.010    hdmi_out0_core_dmareader_fifo_level01
    SLICE_X148Y115       LUT1 (Prop_lut1_I0_O)        0.124     6.134 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_5/O
                         net (fo=1, routed)           0.608     6.742    hdmi_out0_core_dmareader_fifo_level0[0]_i_5_n_0
    SLICE_X149Y115       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.322 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.322    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X149Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X149Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.770 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.770    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X149Y117       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.628     8.362    hdmi_out0_pix_clk
    SLICE_X149Y117       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.442    
                         clock uncertainty           -0.062     8.381    
    SLICE_X149Y117       FDRE (Setup_fdre_C_D)        0.062     8.443    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.443    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.738ns (31.435%)  route 3.791ns (68.565%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.548     7.286    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.635     8.369    hdmi_out0_pix_clk
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[10]/C
                         clock pessimism              0.095     8.464    
                         clock uncertainty           -0.062     8.403    
    SLICE_X151Y107       FDRE (Setup_fdre_C_R)       -0.429     7.974    hdmi_out0_core_timinggenerator_hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.738ns (31.435%)  route 3.791ns (68.565%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.548     7.286    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.635     8.369    hdmi_out0_pix_clk
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[11]/C
                         clock pessimism              0.095     8.464    
                         clock uncertainty           -0.062     8.403    
    SLICE_X151Y107       FDRE (Setup_fdre_C_R)       -0.429     7.974    hdmi_out0_core_timinggenerator_hcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.738ns (31.435%)  route 3.791ns (68.565%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.757     1.757    hdmi_out0_pix_clk
    SLICE_X149Y101       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y101       FDRE (Prop_fdre_C_Q)         0.456     2.213 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.368     3.581    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y104       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.734 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.501     4.236    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y104       LUT6 (Prop_lut6_I2_O)        0.331     4.567 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.567    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.117 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.782     5.899    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y106       LUT2 (Prop_lut2_I0_O)        0.124     6.023 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.592     6.615    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.739 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.548     7.286    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.635     8.369    hdmi_out0_pix_clk
    SLICE_X151Y107       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[8]/C
                         clock pessimism              0.095     8.464    
                         clock uncertainty           -0.062     8.403    
    SLICE_X151Y107       FDRE (Setup_fdre_C_R)       -0.429     7.974    hdmi_out0_core_timinggenerator_hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.229     0.986    storage_20_reg_0_3_12_17/ADDRD0
    SLICE_X144Y114       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_12_17/WCLK
    SLICE_X144Y114       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD_D1/CLK
                         clock pessimism             -0.258     0.629    
    SLICE_X144Y114       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.939    storage_20_reg_0_3_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.293%)  route 0.283ns (66.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.283     1.039    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X144Y113       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_24_25/WCLK
    SLICE_X144Y113       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y113       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_20_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.293%)  route 0.283ns (66.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.616     0.616    hdmi_out0_pix_clk
    SLICE_X145Y114       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y114       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.283     1.039    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X144Y113       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.887     0.887    storage_20_reg_0_3_24_25/WCLK
    SLICE_X144Y113       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.256     0.631    
    SLICE_X144Y113       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y115  hdmi_out0_core_dmareader_fifo_level0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y117  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y117  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y118  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y115  hdmi_out0_core_dmareader_fifo_level0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y115  hdmi_out0_core_dmareader_fifo_level0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y115  hdmi_out0_core_dmareader_fifo_level0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y116  hdmi_out0_core_dmareader_fifo_level0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y116  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y116  hdmi_out0_core_dmareader_fifo_level0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X144Y114  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X144Y114  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y116  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 ISERDESE2_19/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.015ns (41.542%)  route 2.835ns (58.458%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  ISERDESE2_19/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.448 r  ISERDESE2_19/Q4
                         net (fo=1, routed)           0.981     2.429    ISERDESE2_19_n_4
    SLICE_X162Y142       LUT4 (Prop_lut4_I1_O)        0.124     2.553 r  s7datacapture1_lateness[4]_i_10/O
                         net (fo=1, routed)           0.490     3.043    s7datacapture1_lateness[4]_i_10_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124     3.167 f  s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.954     4.121    s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.410     4.655    s7datacapture1_inc
    SLICE_X159Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.779 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.779    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.311 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.645 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.645    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X159Y128       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X159Y128       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X159Y128       FDRE (Setup_fdre_C_D)        0.062     6.133    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.985ns (40.741%)  route 2.887ns (59.259%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.026     2.475    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y146       LUT4 (Prop_lut4_I0_O)        0.124     2.599 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.428     3.026    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124     3.150 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           1.018     4.168    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y128       LUT6 (Prop_lut6_I0_O)        0.124     4.292 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.416     4.708    s7datacapture2_inc
    SLICE_X162Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.832 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.832    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.345 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.345    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.668 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.668    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y128       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X162Y128       FDRE (Setup_fdre_C_D)        0.109     6.180    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.180    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 ISERDESE2_19/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.920ns (40.374%)  route 2.835ns (59.626%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  ISERDESE2_19/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.448 r  ISERDESE2_19/Q4
                         net (fo=1, routed)           0.981     2.429    ISERDESE2_19_n_4
    SLICE_X162Y142       LUT4 (Prop_lut4_I1_O)        0.124     2.553 r  s7datacapture1_lateness[4]_i_10/O
                         net (fo=1, routed)           0.490     3.043    s7datacapture1_lateness[4]_i_10_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124     3.167 f  s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.954     4.121    s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.410     4.655    s7datacapture1_inc
    SLICE_X159Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.779 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.779    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.311 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.550 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.550    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X159Y128       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X159Y128       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X159Y128       FDSE (Setup_fdse_C_D)        0.062     6.133    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.901ns (39.701%)  route 2.887ns (60.299%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.026     2.475    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y146       LUT4 (Prop_lut4_I0_O)        0.124     2.599 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.428     3.026    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124     3.150 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           1.018     4.168    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y128       LUT6 (Prop_lut6_I0_O)        0.124     4.292 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.416     4.708    s7datacapture2_inc
    SLICE_X162Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.832 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.832    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.345 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.345    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.584 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.584    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y128       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X162Y128       FDSE (Setup_fdse_C_D)        0.109     6.180    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.180    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 ISERDESE2_19/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.904ns (40.173%)  route 2.835ns (59.827%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  ISERDESE2_19/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.448 r  ISERDESE2_19/Q4
                         net (fo=1, routed)           0.981     2.429    ISERDESE2_19_n_4
    SLICE_X162Y142       LUT4 (Prop_lut4_I1_O)        0.124     2.553 r  s7datacapture1_lateness[4]_i_10/O
                         net (fo=1, routed)           0.490     3.043    s7datacapture1_lateness[4]_i_10_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124     3.167 f  s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.954     4.121    s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.410     4.655    s7datacapture1_inc
    SLICE_X159Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.779 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.779    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.311 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.311    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X159Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.534 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.534    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X159Y128       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X159Y128       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X159Y128       FDRE (Setup_fdre_C_D)        0.062     6.133    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.881ns (39.448%)  route 2.887ns (60.552%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 6.137 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.026     2.475    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y146       LUT4 (Prop_lut4_I0_O)        0.124     2.599 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.428     3.026    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124     3.150 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           1.018     4.168    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y128       LUT6 (Prop_lut6_I0_O)        0.124     4.292 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.416     4.708    s7datacapture2_inc
    SLICE_X162Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.832 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.832    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.345 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.345    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.564 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.564    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y128       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.750     6.137    pix1p25x_clk
    SLICE_X162Y128       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.066     6.071    
    SLICE_X162Y128       FDRE (Setup_fdre_C_D)        0.109     6.180    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.180    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.015ns (43.418%)  route 2.626ns (56.582%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 6.134 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.440 r  ISERDESE2_16/Q3
                         net (fo=13, routed)          1.107     2.547    p_9_in[5]
    SLICE_X163Y132       LUT6 (Prop_lut6_I2_O)        0.124     2.671 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.433     3.104    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     3.643    s7datacapture0_transition
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.767 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.671     4.438    s7datacapture0_inc
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     4.562 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.562    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X160Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.094 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.094    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X160Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.428 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.428    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X160Y126       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.747     6.134    pix1p25x_clk
    SLICE_X160Y126       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.134    
                         clock uncertainty           -0.066     6.068    
    SLICE_X160Y126       FDRE (Setup_fdre_C_D)        0.062     6.130    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.757ns (37.832%)  route 2.887ns (62.168%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 6.135 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.026     2.475    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y146       LUT4 (Prop_lut4_I0_O)        0.124     2.599 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.428     3.026    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I0_O)        0.124     3.150 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           1.018     4.168    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X163Y128       LUT6 (Prop_lut6_I0_O)        0.124     4.292 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.416     4.708    s7datacapture2_inc
    SLICE_X162Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.832 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.832    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y127       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.440 r  s7datacapture2_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.440    s7datacapture2_lateness_reg[4]_i_1_n_4
    SLICE_X162Y127       FDRE                                         r  s7datacapture2_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.748     6.135    pix1p25x_clk
    SLICE_X162Y127       FDRE                                         r  s7datacapture2_lateness_reg[4]/C
                         clock pessimism              0.000     6.135    
                         clock uncertainty           -0.066     6.069    
    SLICE_X162Y127       FDRE (Setup_fdre_C_D)        0.109     6.178    s7datacapture2_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.178    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 ISERDESE2_19/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.755ns (38.231%)  route 2.835ns (61.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 6.135 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  ISERDESE2_19/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.448 r  ISERDESE2_19/Q4
                         net (fo=1, routed)           0.981     2.429    ISERDESE2_19_n_4
    SLICE_X162Y142       LUT4 (Prop_lut4_I1_O)        0.124     2.553 r  s7datacapture1_lateness[4]_i_10/O
                         net (fo=1, routed)           0.490     3.043    s7datacapture1_lateness[4]_i_10_n_0
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124     3.167 f  s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.954     4.121    s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X161Y126       LUT6 (Prop_lut6_I0_O)        0.124     4.245 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.410     4.655    s7datacapture1_inc
    SLICE_X159Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.779 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.779    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X159Y127       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.385 r  s7datacapture1_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.385    s7datacapture1_lateness_reg[4]_i_1_n_4
    SLICE_X159Y127       FDRE                                         r  s7datacapture1_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.748     6.135    pix1p25x_clk
    SLICE_X159Y127       FDRE                                         r  s7datacapture1_lateness_reg[4]/C
                         clock pessimism              0.000     6.135    
                         clock uncertainty           -0.066     6.069    
    SLICE_X159Y127       FDRE (Setup_fdre_C_D)        0.062     6.131    s7datacapture1_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.920ns (42.236%)  route 2.626ns (57.764%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 6.134 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.440 r  ISERDESE2_16/Q3
                         net (fo=13, routed)          1.107     2.547    p_9_in[5]
    SLICE_X163Y132       LUT6 (Prop_lut6_I2_O)        0.124     2.671 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.433     3.104    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.228 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     3.643    s7datacapture0_transition
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.767 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.671     4.438    s7datacapture0_inc
    SLICE_X160Y125       LUT2 (Prop_lut2_I1_O)        0.124     4.562 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.562    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X160Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.094 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.094    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X160Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.333 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.333    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X160Y126       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.747     6.134    pix1p25x_clk
    SLICE_X160Y126       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.134    
                         clock uncertainty           -0.066     6.068    
    SLICE_X160Y126       FDSE (Setup_fdse_C_D)        0.062     6.130    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  0.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl15_regs0
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl21_regs0
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl33_regs0
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y147       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl34_regs0
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y145       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y145       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.255     0.255    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.141     0.396 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.452    xilinxmultiregimpl12_regs0
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.255    
    SLICE_X163Y130       FDRE (Hold_fdre_C_D)         0.075     0.330    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl22_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl24_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl24_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl24_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl24_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl24_regs0
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl24_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl24_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl13_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.255     0.255    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y130       FDRE (Prop_fdre_C_Q)         0.141     0.396 r  xilinxmultiregimpl13_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.452    xilinxmultiregimpl13_regs0
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/C
                         clock pessimism             -0.034     0.255    
    SLICE_X163Y130       FDRE (Hold_fdre_C_D)         0.071     0.326    xilinxmultiregimpl13_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl23_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl25_regs0
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  xilinxmultiregimpl11_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  xilinxmultiregimpl11_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  xilinxmultiregimpl14_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y131  xilinxmultiregimpl14_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl15_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl15_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y143  xilinxmultiregimpl21_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y143  xilinxmultiregimpl21_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y143  xilinxmultiregimpl21_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y143  xilinxmultiregimpl21_regs1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y129  s7datacapture0_gearbox_storage_reg[15]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[40]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[41]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[42]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y131  s7datacapture0_gearbox_storage_reg[43]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_f_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.478ns (5.315%)  route 8.516ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.516    10.820    lm32_cpu/instruction_unit/sys_rst
    SLICE_X134Y107       FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/instruction_unit/out
    SLICE_X134Y107       FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[5]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X134Y107       FDSE (Setup_fdse_C_S)       -0.600    10.993    lm32_cpu/instruction_unit/pc_f_reg[5]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.478ns (5.315%)  route 8.516ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.516    10.820    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/mc_arithmetic/out
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[3]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X130Y107       FDRE (Setup_fdre_C_R)       -0.600    10.993    lm32_cpu/mc_arithmetic/a_reg[3]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.478ns (5.315%)  route 8.516ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.516    10.820    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/mc_arithmetic/out
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[4]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X130Y107       FDRE (Setup_fdre_C_R)       -0.600    10.993    lm32_cpu/mc_arithmetic/a_reg[4]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.478ns (5.315%)  route 8.516ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.516    10.820    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/mc_arithmetic/out
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[5]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X130Y107       FDRE (Setup_fdre_C_R)       -0.600    10.993    lm32_cpu/mc_arithmetic/a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.478ns (5.315%)  route 8.516ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.516    10.820    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/mc_arithmetic/out
    SLICE_X130Y107       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[10]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X130Y107       FDRE (Setup_fdre_C_R)       -0.600    10.993    lm32_cpu/mc_arithmetic/p_reg[10]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 0.478ns (5.376%)  route 8.413ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.413    10.717    lm32_cpu/sys_rst
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.565    11.565    lm32_cpu/out
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[18]/C
                         clock pessimism              0.080    11.645    
                         clock uncertainty           -0.057    11.589    
    SLICE_X124Y112       FDRE (Setup_fdre_C_R)       -0.695    10.894    lm32_cpu/branch_target_x_reg[18]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 0.478ns (5.376%)  route 8.413ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.413    10.717    lm32_cpu/sys_rst
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.565    11.565    lm32_cpu/out
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[19]/C
                         clock pessimism              0.080    11.645    
                         clock uncertainty           -0.057    11.589    
    SLICE_X124Y112       FDRE (Setup_fdre_C_R)       -0.695    10.894    lm32_cpu/branch_target_x_reg[19]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 0.478ns (5.376%)  route 8.413ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.413    10.717    lm32_cpu/sys_rst
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.565    11.565    lm32_cpu/out
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[20]/C
                         clock pessimism              0.080    11.645    
                         clock uncertainty           -0.057    11.589    
    SLICE_X124Y112       FDRE (Setup_fdre_C_R)       -0.695    10.894    lm32_cpu/branch_target_x_reg[20]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_x_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 0.478ns (5.376%)  route 8.413ns (94.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.413    10.717    lm32_cpu/sys_rst
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.565    11.565    lm32_cpu/out
    SLICE_X124Y112       FDRE                                         r  lm32_cpu/branch_target_x_reg[21]/C
                         clock pessimism              0.080    11.645    
                         clock uncertainty           -0.057    11.589    
    SLICE_X124Y112       FDRE (Setup_fdre_C_R)       -0.695    10.894    lm32_cpu/branch_target_x_reg[21]
  -------------------------------------------------------------------
                         required time                         10.894    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.478ns (5.317%)  route 8.512ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.825     1.825    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE (Prop_fdpe_C_Q)         0.478     2.303 r  FDPE_1/Q
                         net (fo=3291, routed)        8.512    10.815    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X135Y107       FDSE                                         r  lm32_cpu/instruction_unit/icache/state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.569    11.569    lm32_cpu/instruction_unit/icache/out
    SLICE_X135Y107       FDSE                                         r  lm32_cpu/instruction_unit/icache/state_reg[0]/C
                         clock pessimism              0.080    11.649    
                         clock uncertainty           -0.057    11.593    
    SLICE_X135Y107       FDSE (Setup_fdse_C_S)       -0.600    10.993    lm32_cpu/instruction_unit/icache/state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.586     0.586    sys_clk
    SLICE_X129Y119       FDRE                                         r  videosoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  videosoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.933    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X128Y119       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.855     0.855    storage_1_reg_0_15_6_7/WCLK
    SLICE_X128Y119       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X128Y119       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.576     0.576    sys_clk
    SLICE_X99Y116        FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.935    storage_reg_0_15_6_7/ADDRD0
    SLICE_X98Y116        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.845     0.845    storage_reg_0_15_6_7/WCLK
    SLICE_X98Y116        RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.589    
    SLICE_X98Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.576     0.576    sys_clk
    SLICE_X99Y116        FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.935    storage_reg_0_15_6_7/ADDRD0
    SLICE_X98Y116        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.845     0.845    storage_reg_0_15_6_7/WCLK
    SLICE_X98Y116        RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.589    
    SLICE_X98Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.899    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y44      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y45      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y41     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y41     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y26     memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y150   storage_19_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y150   storage_19_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y150   storage_19_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y150   storage_19_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y146   storage_19_reg_0_15_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y146   storage_19_reg_0_15_72_77/RAMA_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y110   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.753ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y134       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.644     3.949    clk200_clk
    SLICE_X163Y134       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.949    
                         clock uncertainty           -0.125     3.824    
    SLICE_X163Y134       FDPE (Setup_fdpe_C_D)       -0.005     3.819    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.753    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X78Y98         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.633     2.633    eth_rx_clk
    SLICE_X78Y98         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.633    
                         clock uncertainty           -0.025     2.608    
    SLICE_X78Y98         FDPE (Setup_fdpe_C_D)       -0.005     2.603    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.603    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.528    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X76Y98         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.640     2.640    eth_tx_clk
    SLICE_X76Y98         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.161     2.479    
    SLICE_X76Y98         FDPE (Setup_fdpe_C_D)       -0.035     2.444    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.444    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.378    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y116       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X162Y116       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.643     2.643    hdmi_in0_pix_clk
    SLICE_X162Y116       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.172     2.470    
    SLICE_X162Y116       FDPE (Setup_fdpe_C_D)       -0.035     2.435    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.435    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.370    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X162Y123       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR_1/O
                         net (fo=368, routed)         0.251     2.251    pix1p25x_clk
    SLICE_X162Y123       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.251    
                         clock uncertainty           -0.170     2.081    
    SLICE_X162Y123       FDPE (Setup_fdpe_C_D)       -0.035     2.046    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.046    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  1.980    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.413ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y134       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=5066, routed)        0.644     2.644    sys_clk
    SLICE_X162Y134       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.644    
                         clock uncertainty           -0.129     2.514    
    SLICE_X162Y134       FDPE (Setup_fdpe_C_D)       -0.035     2.479    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.479    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.413    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.006 (r) | FAST    |     2.873 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     2.747 (r) | SLOW    |    -0.523 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.353 (r) | SLOW    |    -2.127 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.528 (r) | SLOW    |    -0.041 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.801 (r) | SLOW    |    -0.229 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.040 (r) | SLOW    |    -2.221 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.853 (r) | SLOW    |    -1.828 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    10.899 (r) | SLOW    |    -2.746 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference          | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock              | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100             | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      2.830 (r) | SLOW    |      0.935 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      2.829 (r) | SLOW    |      0.934 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      2.843 (r) | SLOW    |      0.948 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      2.842 (r) | SLOW    |      0.947 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      2.851 (r) | SLOW    |      0.958 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      2.850 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      2.849 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      2.848 (r) | SLOW    |      0.956 (r) | FAST    |                        |
sys_clk            | ddram_dq[0]      | FDRE           | -     |      7.297 (r) | SLOW    |      1.897 (r) | FAST    |                        |
sys_clk            | ddram_dq[1]      | FDRE           | -     |      6.666 (r) | SLOW    |      1.591 (r) | FAST    |                        |
sys_clk            | ddram_dq[2]      | FDRE           | -     |      6.822 (r) | SLOW    |      1.660 (r) | FAST    |                        |
sys_clk            | ddram_dq[3]      | FDRE           | -     |      7.449 (r) | SLOW    |      1.982 (r) | FAST    |                        |
sys_clk            | ddram_dq[4]      | FDRE           | -     |      7.658 (r) | SLOW    |      2.065 (r) | FAST    |                        |
sys_clk            | ddram_dq[5]      | FDRE           | -     |      6.829 (r) | SLOW    |      1.673 (r) | FAST    |                        |
sys_clk            | ddram_dq[6]      | FDRE           | -     |      7.598 (r) | SLOW    |      2.023 (r) | FAST    |                        |
sys_clk            | ddram_dq[7]      | FDRE           | -     |      6.994 (r) | SLOW    |      1.745 (r) | FAST    |                        |
sys_clk            | ddram_dq[8]      | FDRE           | -     |      7.346 (r) | SLOW    |      1.918 (r) | FAST    |                        |
sys_clk            | ddram_dq[9]      | FDRE           | -     |      8.133 (r) | SLOW    |      2.259 (r) | FAST    |                        |
sys_clk            | ddram_dq[10]     | FDRE           | -     |      7.368 (r) | SLOW    |      1.930 (r) | FAST    |                        |
sys_clk            | ddram_dq[11]     | FDRE           | -     |      7.661 (r) | SLOW    |      2.076 (r) | FAST    |                        |
sys_clk            | ddram_dq[12]     | FDRE           | -     |      8.444 (r) | SLOW    |      2.386 (r) | FAST    |                        |
sys_clk            | ddram_dq[13]     | FDRE           | -     |      8.295 (r) | SLOW    |      2.346 (r) | FAST    |                        |
sys_clk            | ddram_dq[14]     | FDRE           | -     |      7.974 (r) | SLOW    |      2.205 (r) | FAST    |                        |
sys_clk            | ddram_dq[15]     | FDRE           | -     |      8.588 (r) | SLOW    |      2.452 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[0]   | FDRE           | -     |      7.284 (r) | SLOW    |      1.861 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[1]   | FDRE           | -     |      7.964 (r) | SLOW    |      2.179 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[0]   | FDRE           | -     |      7.285 (r) | SLOW    |      1.864 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[1]   | FDRE           | -     |      7.965 (r) | SLOW    |      2.177 (r) | FAST    |                        |
sys_clk            | eth_mdc          | FDRE           | -     |     13.616 (r) | SLOW    |      5.370 (r) | FAST    |                        |
sys_clk            | eth_mdio         | FDSE           | -     |     13.628 (r) | SLOW    |      4.199 (r) | FAST    |                        |
sys_clk            | eth_rst_n        | FDRE           | -     |     12.371 (r) | SLOW    |      3.625 (r) | FAST    |                        |
sys_clk            | hdmi_in_hpd_en   | FDRE           | -     |     11.644 (r) | SLOW    |      4.405 (r) | FAST    |                        |
sys_clk            | hdmi_in_sda      | FDSE           | -     |      8.582 (r) | SLOW    |      2.545 (r) | FAST    |                        |
sys_clk            | oled_dc          | FDRE           | -     |     12.410 (r) | SLOW    |      4.668 (r) | FAST    |                        |
sys_clk            | oled_res         | FDRE           | -     |     10.458 (r) | SLOW    |      3.547 (r) | FAST    |                        |
sys_clk            | oled_sclk        | FDRE           | -     |     10.162 (r) | SLOW    |      3.393 (r) | FAST    |                        |
sys_clk            | oled_sdin        | FDRE           | -     |     10.186 (r) | SLOW    |      3.479 (r) | FAST    |                        |
sys_clk            | oled_vbat        | FDRE           | -     |     12.280 (r) | SLOW    |      4.546 (r) | FAST    |                        |
sys_clk            | oled_vdd         | FDRE           | -     |     10.400 (r) | SLOW    |      3.524 (r) | FAST    |                        |
sys_clk            | serial_tx        | FDSE           | -     |     10.742 (r) | SLOW    |      3.870 (r) | FAST    |                        |
sys_clk            | spiflash_1x_cs_n | FDRE           | -     |     12.928 (r) | SLOW    |      4.333 (r) | FAST    |                        |
sys_clk            | spiflash_1x_mosi | FDRE           | -     |     12.831 (r) | SLOW    |      4.472 (r) | FAST    |                        |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination        |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock              | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100             |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk         |         7.093 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk         |         4.380 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk         |         7.663 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk         |         4.705 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix5x_clk |         4.250 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk   |         6.383 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk   |         3.511 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk   |         2.004 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk  |         6.219 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk  |         6.081 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk       |         6.303 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk       |         4.900 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk       |         2.777 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk            |         1.672 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk            |         2.081 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk            |         2.031 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk            |         8.757 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk            |         2.573 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk            |         9.827 | SLOW    |               |         |               |         |               |         |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.921 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.297 (r) | SLOW    |   1.897 (r) | FAST    |    0.631 |
ddram_dq[1]        |   6.666 (r) | SLOW    |   1.591 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.822 (r) | SLOW    |   1.660 (r) | FAST    |    0.155 |
ddram_dq[3]        |   7.449 (r) | SLOW    |   1.982 (r) | FAST    |    0.783 |
ddram_dq[4]        |   7.658 (r) | SLOW    |   2.065 (r) | FAST    |    0.992 |
ddram_dq[5]        |   6.829 (r) | SLOW    |   1.673 (r) | FAST    |    0.163 |
ddram_dq[6]        |   7.598 (r) | SLOW    |   2.023 (r) | FAST    |    0.932 |
ddram_dq[7]        |   6.994 (r) | SLOW    |   1.745 (r) | FAST    |    0.327 |
ddram_dq[8]        |   7.346 (r) | SLOW    |   1.918 (r) | FAST    |    0.679 |
ddram_dq[9]        |   8.133 (r) | SLOW    |   2.259 (r) | FAST    |    1.467 |
ddram_dq[10]       |   7.368 (r) | SLOW    |   1.930 (r) | FAST    |    0.702 |
ddram_dq[11]       |   7.661 (r) | SLOW    |   2.076 (r) | FAST    |    0.995 |
ddram_dq[12]       |   8.444 (r) | SLOW    |   2.386 (r) | FAST    |    1.778 |
ddram_dq[13]       |   8.295 (r) | SLOW    |   2.346 (r) | FAST    |    1.629 |
ddram_dq[14]       |   7.974 (r) | SLOW    |   2.205 (r) | FAST    |    1.307 |
ddram_dq[15]       |   8.588 (r) | SLOW    |   2.452 (r) | FAST    |    1.921 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.588 (r) | SLOW    |   1.591 (r) | FAST    |    1.921 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.681 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.284 (r) | SLOW    |   1.861 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.964 (r) | SLOW    |   2.179 (r) | FAST    |    0.680 |
ddram_dqs_p[0]     |   7.285 (r) | SLOW    |   1.864 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.965 (r) | SLOW    |   2.177 (r) | FAST    |    0.681 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.965 (r) | SLOW    |   1.861 (r) | FAST    |    0.681 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




