command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1453684	File	/home/p4ultr4n/workplace/ReVeal/raw_code/cpu_dump_state_04_1.c								
ANR	1453685	Function	cpu_dump_state	1:0:0:5820							
ANR	1453686	FunctionDef	"cpu_dump_state (CPUPPCState * env , FILE * f , fprintf_function cpu_fprintf , int flags)"		1453685	0					
ANR	1453687	CompoundStatement		3:0:110:5820	1453685	0					
ANR	1453688	Statement	define	4:1:113:118	1453685	0	True				
ANR	1453689	Statement	RGPL	4:8:120:123	1453685	1	True				
ANR	1453690	Statement	4	4:14:126:126	1453685	2	True				
ANR	1453691	Statement	define	5:1:129:134	1453685	3	True				
ANR	1453692	Statement	RFPL	5:8:136:139	1453685	4	True				
ANR	1453693	Statement	4	5:14:142:142	1453685	5	True				
ANR	1453694	IdentifierDeclStatement	int i ;	6:4:148:153	1453685	6	True				
ANR	1453695	IdentifierDecl	i		1453685	0					
ANR	1453696	IdentifierDeclType	int		1453685	0					
ANR	1453697	Identifier	i		1453685	1					
ANR	1453698	Statement	cpu_fprintf	7:4:159:169	1453685	7	True				
ANR	1453699	Statement	(	7:15:170:170	1453685	8	True				
ANR	1453700	Statement	f	7:16:171:171	1453685	9	True				
ANR	1453701	Statement	","	7:17:172:172	1453685	10	True				
ANR	1453702	Statement	"""NIP """	7:19:174:179	1453685	11	True				
ANR	1453703	Statement	TARGET_FMT_lx	7:26:181:193	1453685	12	True				
ANR	1453704	Statement	"""   LR """	7:40:195:202	1453685	13	True				
ANR	1453705	Statement	TARGET_FMT_lx	7:49:204:216	1453685	14	True				
ANR	1453706	Statement	""" CTR """	7:63:218:224	1453685	15	True				
ANR	1453707	Statement	TARGET_FMT_lx	8:16:242:254	1453685	16	True				
ANR	1453708	Statement	""" XER """	8:30:256:262	1453685	17	True				
ANR	1453709	Statement	TARGET_FMT_lx	8:38:264:276	1453685	18	True				
ANR	1453710	Statement	"""\\n"""	8:52:278:281	1453685	19	True				
ANR	1453711	Statement	","	8:56:282:282	1453685	20	True				
ANR	1453712	Statement	env	9:16:300:302	1453685	21	True				
ANR	1453713	Statement	->	9:19:303:304	1453685	22	True				
ANR	1453714	Statement	nip	9:21:305:307	1453685	23	True				
ANR	1453715	Statement	","	9:24:308:308	1453685	24	True				
ANR	1453716	Statement	env	9:26:310:312	1453685	25	True				
ANR	1453717	Statement	->	9:29:313:314	1453685	26	True				
ANR	1453718	Statement	lr	9:31:315:316	1453685	27	True				
ANR	1453719	Statement	","	9:33:317:317	1453685	28	True				
ANR	1453720	Statement	env	9:35:319:321	1453685	29	True				
ANR	1453721	Statement	->	9:38:322:323	1453685	30	True				
ANR	1453722	Statement	ctr	9:40:324:326	1453685	31	True				
ANR	1453723	Statement	","	9:43:327:327	1453685	32	True				
ANR	1453724	Statement	env	9:45:329:331	1453685	33	True				
ANR	1453725	Statement	->	9:48:332:333	1453685	34	True				
ANR	1453726	Statement	xer	9:50:334:336	1453685	35	True				
ANR	1453727	Statement	)	9:53:337:337	1453685	36	True				
ANR	1453728	ExpressionStatement		9:54:338:338	1453685	37	True				
ANR	1453729	Statement	cpu_fprintf	10:4:344:354	1453685	38	True				
ANR	1453730	Statement	(	10:15:355:355	1453685	39	True				
ANR	1453731	Statement	f	10:16:356:356	1453685	40	True				
ANR	1453732	Statement	","	10:17:357:357	1453685	41	True				
ANR	1453733	Statement	"""MSR """	10:19:359:364	1453685	42	True				
ANR	1453734	Statement	TARGET_FMT_lx	10:26:366:378	1453685	43	True				
ANR	1453735	Statement	""" HID0 """	10:40:380:387	1453685	44	True				
ANR	1453736	Statement	TARGET_FMT_lx	10:49:389:401	1453685	45	True				
ANR	1453737	Statement	"""  HF """	10:63:403:409	1453685	46	True				
ANR	1453738	Statement	TARGET_FMT_lx	11:16:427:439	1453685	47	True				
ANR	1453739	Statement	""" idx %d\\n"""	11:30:441:451	1453685	48	True				
ANR	1453740	Statement	","	11:41:452:452	1453685	49	True				
ANR	1453741	Statement	env	11:43:454:456	1453685	50	True				
ANR	1453742	Statement	->	11:46:457:458	1453685	51	True				
ANR	1453743	Statement	msr	11:48:459:461	1453685	52	True				
ANR	1453744	Statement	","	11:51:462:462	1453685	53	True				
ANR	1453745	Statement	env	11:53:464:466	1453685	54	True				
ANR	1453746	Statement	->	11:56:467:468	1453685	55	True				
ANR	1453747	Statement	spr	11:58:469:471	1453685	56	True				
ANR	1453748	Statement	[	11:61:472:472	1453685	57	True				
ANR	1453749	Statement	SPR_HID0	11:62:473:480	1453685	58	True				
ANR	1453750	Statement	]	11:70:481:481	1453685	59	True				
ANR	1453751	Statement	","	11:71:482:482	1453685	60	True				
ANR	1453752	Statement	env	12:16:500:502	1453685	61	True				
ANR	1453753	Statement	->	12:19:503:504	1453685	62	True				
ANR	1453754	Statement	hflags	12:21:505:510	1453685	63	True				
ANR	1453755	Statement	","	12:27:511:511	1453685	64	True				
ANR	1453756	Statement	env	12:29:513:515	1453685	65	True				
ANR	1453757	Statement	->	12:32:516:517	1453685	66	True				
ANR	1453758	Statement	mmu_idx	12:34:518:524	1453685	67	True				
ANR	1453759	Statement	)	12:41:525:525	1453685	68	True				
ANR	1453760	ExpressionStatement		12:42:526:526	1453685	69	True				
ANR	1453761	Statement	cpu_fprintf	14:4:560:570	1453685	70	True				
ANR	1453762	Statement	(	14:15:571:571	1453685	71	True				
ANR	1453763	Statement	f	14:16:572:572	1453685	72	True				
ANR	1453764	Statement	","	14:17:573:573	1453685	73	True				
ANR	1453765	Statement	"""TB %08"""	14:19:575:582	1453685	74	True				
ANR	1453766	Statement	PRIu32	14:28:584:589	1453685	75	True				
ANR	1453767	Statement	""" %08"""	14:35:591:596	1453685	76	True				
ANR	1453768	Statement	PRIu64	14:42:598:603	1453685	77	True				
ANR	1453769	Statement	""" DECR %08"""	16:16:652:662	1453685	78	True				
ANR	1453770	Statement	PRIu32	16:28:664:669	1453685	79	True				
ANR	1453771	Statement	"""\\n"""	18:16:694:697	1453685	80	True				
ANR	1453772	Statement	","	18:20:698:698	1453685	81	True				
ANR	1453773	Statement	cpu_ppc_load_tbu	19:16:716:731	1453685	82	True				
ANR	1453774	Statement	(	19:32:732:732	1453685	83	True				
ANR	1453775	Statement	env	19:33:733:735	1453685	84	True				
ANR	1453776	Statement	)	19:36:736:736	1453685	85	True				
ANR	1453777	Statement	","	19:37:737:737	1453685	86	True				
ANR	1453778	Statement	cpu_ppc_load_tbl	19:39:739:754	1453685	87	True				
ANR	1453779	Statement	(	19:55:755:755	1453685	88	True				
ANR	1453780	Statement	env	19:56:756:758	1453685	89	True				
ANR	1453781	Statement	)	19:59:759:759	1453685	90	True				
ANR	1453782	Statement	","	21:16:808:808	1453685	91	True				
ANR	1453783	Statement	cpu_ppc_load_decr	21:18:810:826	1453685	92	True				
ANR	1453784	Statement	(	21:35:827:827	1453685	93	True				
ANR	1453785	Statement	env	21:36:828:830	1453685	94	True				
ANR	1453786	Statement	)	21:39:831:831	1453685	95	True				
ANR	1453787	Statement	)	23:16:856:856	1453685	96	True				
ANR	1453788	ExpressionStatement		23:17:857:857	1453685	97	True				
ANR	1453789	ForStatement	for ( i = 0 ; i < 32 ; i ++ )		1453685	98					
ANR	1453790	ForInit	i = 0 ;	25:9:875:880	1453685	0	True				
ANR	1453791	AssignmentExpression	i = 0		1453685	0		=			
ANR	1453792	Identifier	i		1453685	0					
ANR	1453793	PrimaryExpression	0		1453685	1					
ANR	1453794	Condition	i < 32	25:16:882:887	1453685	1	True				
ANR	1453795	RelationalExpression	i < 32		1453685	0		<			
ANR	1453796	Identifier	i		1453685	0					
ANR	1453797	PrimaryExpression	32		1453685	1					
ANR	1453798	PostIncDecOperationExpression	i ++	25:24:890:892	1453685	2	True				
ANR	1453799	Identifier	i		1453685	0					
ANR	1453800	IncDec	++		1453685	1					
ANR	1453801	CompoundStatement		23:29:784:784	1453685	3					
ANR	1453802	IfStatement	if ( ( i & ( RGPL - 1 ) ) == 0 )		1453685	0					
ANR	1453803	Condition	( i & ( RGPL - 1 ) ) == 0	26:12:909:929	1453685	0	True				
ANR	1453804	EqualityExpression	( i & ( RGPL - 1 ) ) == 0		1453685	0		==			
ANR	1453805	BitAndExpression	i & ( RGPL - 1 )		1453685	0		&			
ANR	1453806	Identifier	i		1453685	0					
ANR	1453807	AdditiveExpression	RGPL - 1		1453685	1		-			
ANR	1453808	Identifier	RGPL		1453685	0					
ANR	1453809	PrimaryExpression	1		1453685	1					
ANR	1453810	PrimaryExpression	0		1453685	1					
ANR	1453811	ExpressionStatement	"cpu_fprintf ( f , ""GPR%02d"" , i )"	27:12:944:972	1453685	1	True				
ANR	1453812	CallExpression	"cpu_fprintf ( f , ""GPR%02d"" , i )"		1453685	0					
ANR	1453813	Callee	cpu_fprintf		1453685	0					
ANR	1453814	Identifier	cpu_fprintf		1453685	0					
ANR	1453815	ArgumentList	f		1453685	1					
ANR	1453816	Argument	f		1453685	0					
ANR	1453817	Identifier	f		1453685	0					
ANR	1453818	Argument	"""GPR%02d"""		1453685	1					
ANR	1453819	PrimaryExpression	"""GPR%02d"""		1453685	0					
ANR	1453820	Argument	i		1453685	2					
ANR	1453821	Identifier	i		1453685	0					
ANR	1453822	Statement	cpu_fprintf	28:8:982:992	1453685	1	True				
ANR	1453823	Statement	(	28:19:993:993	1453685	2	True				
ANR	1453824	Statement	f	28:20:994:994	1453685	3	True				
ANR	1453825	Statement	","	28:21:995:995	1453685	4	True				
ANR	1453826	Statement	""" %016"""	28:23:997:1003	1453685	5	True				
ANR	1453827	Statement	PRIx64	28:31:1005:1010	1453685	6	True				
ANR	1453828	Statement	","	28:37:1011:1011	1453685	7	True				
ANR	1453829	Statement	ppc_dump_gpr	28:39:1013:1024	1453685	8	True				
ANR	1453830	Statement	(	28:51:1025:1025	1453685	9	True				
ANR	1453831	Statement	env	28:52:1026:1028	1453685	10	True				
ANR	1453832	Statement	","	28:55:1029:1029	1453685	11	True				
ANR	1453833	Statement	i	28:57:1031:1031	1453685	12	True				
ANR	1453834	Statement	)	28:58:1032:1032	1453685	13	True				
ANR	1453835	Statement	)	28:59:1033:1033	1453685	14	True				
ANR	1453836	ExpressionStatement		28:60:1034:1034	1453685	15	True				
ANR	1453837	IfStatement	if ( ( i & ( RGPL - 1 ) ) == ( RGPL - 1 ) )		1453685	16					
ANR	1453838	Condition	( i & ( RGPL - 1 ) ) == ( RGPL - 1 )	29:12:1048:1077	1453685	0	True				
ANR	1453839	EqualityExpression	( i & ( RGPL - 1 ) ) == ( RGPL - 1 )		1453685	0		==			
ANR	1453840	BitAndExpression	i & ( RGPL - 1 )		1453685	0		&			
ANR	1453841	Identifier	i		1453685	0					
ANR	1453842	AdditiveExpression	RGPL - 1		1453685	1		-			
ANR	1453843	Identifier	RGPL		1453685	0					
ANR	1453844	PrimaryExpression	1		1453685	1					
ANR	1453845	AdditiveExpression	RGPL - 1		1453685	1		-			
ANR	1453846	Identifier	RGPL		1453685	0					
ANR	1453847	PrimaryExpression	1		1453685	1					
ANR	1453848	ExpressionStatement	"cpu_fprintf ( f , ""\\n"" )"	30:12:1092:1112	1453685	1	True				
ANR	1453849	CallExpression	"cpu_fprintf ( f , ""\\n"" )"		1453685	0					
ANR	1453850	Callee	cpu_fprintf		1453685	0					
ANR	1453851	Identifier	cpu_fprintf		1453685	0					
ANR	1453852	ArgumentList	f		1453685	1					
ANR	1453853	Argument	f		1453685	0					
ANR	1453854	Identifier	f		1453685	0					
ANR	1453855	Argument	"""\\n"""		1453685	1					
ANR	1453856	PrimaryExpression	"""\\n"""		1453685	0					
ANR	1453857	ExpressionStatement	"cpu_fprintf ( f , ""CR "" )"	32:4:1124:1145	1453685	99	True				
ANR	1453858	CallExpression	"cpu_fprintf ( f , ""CR "" )"		1453685	0					
ANR	1453859	Callee	cpu_fprintf		1453685	0					
ANR	1453860	Identifier	cpu_fprintf		1453685	0					
ANR	1453861	ArgumentList	f		1453685	1					
ANR	1453862	Argument	f		1453685	0					
ANR	1453863	Identifier	f		1453685	0					
ANR	1453864	Argument	"""CR """		1453685	1					
ANR	1453865	PrimaryExpression	"""CR """		1453685	0					
ANR	1453866	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		1453685	100					
ANR	1453867	ForInit	i = 0 ;	33:9:1156:1161	1453685	0	True				
ANR	1453868	AssignmentExpression	i = 0		1453685	0		=			
ANR	1453869	Identifier	i		1453685	0					
ANR	1453870	PrimaryExpression	0		1453685	1					
ANR	1453871	Condition	i < 8	33:16:1163:1167	1453685	1	True				
ANR	1453872	RelationalExpression	i < 8		1453685	0		<			
ANR	1453873	Identifier	i		1453685	0					
ANR	1453874	PrimaryExpression	8		1453685	1					
ANR	1453875	PostIncDecOperationExpression	i ++	33:23:1170:1172	1453685	2	True				
ANR	1453876	Identifier	i		1453685	0					
ANR	1453877	IncDec	++		1453685	1					
ANR	1453878	ExpressionStatement	"cpu_fprintf ( f , ""%01x"" , env -> crf [ i ] )"	34:8:1183:1218	1453685	3	True				
ANR	1453879	CallExpression	"cpu_fprintf ( f , ""%01x"" , env -> crf [ i ] )"		1453685	0					
ANR	1453880	Callee	cpu_fprintf		1453685	0					
ANR	1453881	Identifier	cpu_fprintf		1453685	0					
ANR	1453882	ArgumentList	f		1453685	1					
ANR	1453883	Argument	f		1453685	0					
ANR	1453884	Identifier	f		1453685	0					
ANR	1453885	Argument	"""%01x"""		1453685	1					
ANR	1453886	PrimaryExpression	"""%01x"""		1453685	0					
ANR	1453887	Argument	env -> crf [ i ]		1453685	2					
ANR	1453888	ArrayIndexing	env -> crf [ i ]		1453685	0					
ANR	1453889	PtrMemberAccess	env -> crf		1453685	0					
ANR	1453890	Identifier	env		1453685	0					
ANR	1453891	Identifier	crf		1453685	1					
ANR	1453892	Identifier	i		1453685	1					
ANR	1453893	ExpressionStatement	"cpu_fprintf ( f , ""  ["" )"	35:4:1224:1245	1453685	101	True				
ANR	1453894	CallExpression	"cpu_fprintf ( f , ""  ["" )"		1453685	0					
ANR	1453895	Callee	cpu_fprintf		1453685	0					
ANR	1453896	Identifier	cpu_fprintf		1453685	0					
ANR	1453897	ArgumentList	f		1453685	1					
ANR	1453898	Argument	f		1453685	0					
ANR	1453899	Identifier	f		1453685	0					
ANR	1453900	Argument	"""  ["""		1453685	1					
ANR	1453901	PrimaryExpression	"""  ["""		1453685	0					
ANR	1453902	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		1453685	102					
ANR	1453903	ForInit	i = 0 ;	36:9:1256:1261	1453685	0	True				
ANR	1453904	AssignmentExpression	i = 0		1453685	0		=			
ANR	1453905	Identifier	i		1453685	0					
ANR	1453906	PrimaryExpression	0		1453685	1					
ANR	1453907	Condition	i < 8	36:16:1263:1267	1453685	1	True				
ANR	1453908	RelationalExpression	i < 8		1453685	0		<			
ANR	1453909	Identifier	i		1453685	0					
ANR	1453910	PrimaryExpression	8		1453685	1					
ANR	1453911	PostIncDecOperationExpression	i ++	36:23:1270:1272	1453685	2	True				
ANR	1453912	Identifier	i		1453685	0					
ANR	1453913	IncDec	++		1453685	1					
ANR	1453914	CompoundStatement		35:8:1174:1186	1453685	3					
ANR	1453915	IdentifierDeclStatement	char a = '-' ;	37:8:1285:1297	1453685	0	True				
ANR	1453916	IdentifierDecl	a = '-'		1453685	0					
ANR	1453917	IdentifierDeclType	char		1453685	0					
ANR	1453918	Identifier	a		1453685	1					
ANR	1453919	AssignmentExpression	a = '-'		1453685	2		=			
ANR	1453920	Identifier	a		1453685	0					
ANR	1453921	PrimaryExpression	'-'		1453685	1					
ANR	1453922	IfStatement	if ( env -> crf [ i ] & 0x08 )		1453685	1					
ANR	1453923	Condition	env -> crf [ i ] & 0x08	38:12:1311:1328	1453685	0	True				
ANR	1453924	BitAndExpression	env -> crf [ i ] & 0x08		1453685	0		&			
ANR	1453925	ArrayIndexing	env -> crf [ i ]		1453685	0					
ANR	1453926	PtrMemberAccess	env -> crf		1453685	0					
ANR	1453927	Identifier	env		1453685	0					
ANR	1453928	Identifier	crf		1453685	1					
ANR	1453929	Identifier	i		1453685	1					
ANR	1453930	PrimaryExpression	0x08		1453685	1					
ANR	1453931	ExpressionStatement	a = 'L'	39:12:1343:1350	1453685	1	True				
ANR	1453932	AssignmentExpression	a = 'L'		1453685	0		=			
ANR	1453933	Identifier	a		1453685	0					
ANR	1453934	PrimaryExpression	'L'		1453685	1					
ANR	1453935	ElseStatement	else		1453685	0					
ANR	1453936	IfStatement	if ( env -> crf [ i ] & 0x04 )		1453685	0					
ANR	1453937	Condition	env -> crf [ i ] & 0x04	40:17:1369:1386	1453685	0	True				
ANR	1453938	BitAndExpression	env -> crf [ i ] & 0x04		1453685	0		&			
ANR	1453939	ArrayIndexing	env -> crf [ i ]		1453685	0					
ANR	1453940	PtrMemberAccess	env -> crf		1453685	0					
ANR	1453941	Identifier	env		1453685	0					
ANR	1453942	Identifier	crf		1453685	1					
ANR	1453943	Identifier	i		1453685	1					
ANR	1453944	PrimaryExpression	0x04		1453685	1					
ANR	1453945	ExpressionStatement	a = 'G'	41:12:1401:1408	1453685	1	True				
ANR	1453946	AssignmentExpression	a = 'G'		1453685	0		=			
ANR	1453947	Identifier	a		1453685	0					
ANR	1453948	PrimaryExpression	'G'		1453685	1					
ANR	1453949	ElseStatement	else		1453685	0					
ANR	1453950	IfStatement	if ( env -> crf [ i ] & 0x02 )		1453685	0					
ANR	1453951	Condition	env -> crf [ i ] & 0x02	42:17:1427:1444	1453685	0	True				
ANR	1453952	BitAndExpression	env -> crf [ i ] & 0x02		1453685	0		&			
ANR	1453953	ArrayIndexing	env -> crf [ i ]		1453685	0					
ANR	1453954	PtrMemberAccess	env -> crf		1453685	0					
ANR	1453955	Identifier	env		1453685	0					
ANR	1453956	Identifier	crf		1453685	1					
ANR	1453957	Identifier	i		1453685	1					
ANR	1453958	PrimaryExpression	0x02		1453685	1					
ANR	1453959	ExpressionStatement	a = 'E'	43:12:1459:1466	1453685	1	True				
ANR	1453960	AssignmentExpression	a = 'E'		1453685	0		=			
ANR	1453961	Identifier	a		1453685	0					
ANR	1453962	PrimaryExpression	'E'		1453685	1					
ANR	1453963	ExpressionStatement	"cpu_fprintf ( f , "" %c%c"" , a , env -> crf [ i ] & 0x01 ? 'O' : ' ' )"	44:8:1476:1534	1453685	2	True				
ANR	1453964	CallExpression	"cpu_fprintf ( f , "" %c%c"" , a , env -> crf [ i ] & 0x01 ? 'O' : ' ' )"		1453685	0					
ANR	1453965	Callee	cpu_fprintf		1453685	0					
ANR	1453966	Identifier	cpu_fprintf		1453685	0					
ANR	1453967	ArgumentList	f		1453685	1					
ANR	1453968	Argument	f		1453685	0					
ANR	1453969	Identifier	f		1453685	0					
ANR	1453970	Argument	""" %c%c"""		1453685	1					
ANR	1453971	PrimaryExpression	""" %c%c"""		1453685	0					
ANR	1453972	Argument	a		1453685	2					
ANR	1453973	Identifier	a		1453685	0					
ANR	1453974	Argument	env -> crf [ i ] & 0x01 ? 'O' : ' '		1453685	3					
ANR	1453975	ConditionalExpression	env -> crf [ i ] & 0x01 ? 'O' : ' '		1453685	0					
ANR	1453976	Condition	env -> crf [ i ] & 0x01		1453685	0					
ANR	1453977	BitAndExpression	env -> crf [ i ] & 0x01		1453685	0		&			
ANR	1453978	ArrayIndexing	env -> crf [ i ]		1453685	0					
ANR	1453979	PtrMemberAccess	env -> crf		1453685	0					
ANR	1453980	Identifier	env		1453685	0					
ANR	1453981	Identifier	crf		1453685	1					
ANR	1453982	Identifier	i		1453685	1					
ANR	1453983	PrimaryExpression	0x01		1453685	1					
ANR	1453984	PrimaryExpression	'O'		1453685	1					
ANR	1453985	PrimaryExpression	' '		1453685	2					
ANR	1453986	Statement	cpu_fprintf	46:4:1546:1556	1453685	103	True				
ANR	1453987	Statement	(	46:15:1557:1557	1453685	104	True				
ANR	1453988	Statement	f	46:16:1558:1558	1453685	105	True				
ANR	1453989	Statement	","	46:17:1559:1559	1453685	106	True				
ANR	1453990	Statement	""" ]             RES """	46:19:1561:1581	1453685	107	True				
ANR	1453991	Statement	TARGET_FMT_lx	46:41:1583:1595	1453685	108	True				
ANR	1453992	Statement	"""\\n"""	46:55:1597:1600	1453685	109	True				
ANR	1453993	Statement	","	46:59:1601:1601	1453685	110	True				
ANR	1453994	Statement	env	47:16:1619:1621	1453685	111	True				
ANR	1453995	Statement	->	47:19:1622:1623	1453685	112	True				
ANR	1453996	Statement	reserve_addr	47:21:1624:1635	1453685	113	True				
ANR	1453997	Statement	)	47:33:1636:1636	1453685	114	True				
ANR	1453998	ExpressionStatement		47:34:1637:1637	1453685	115	True				
ANR	1453999	ForStatement	for ( i = 0 ; i < 32 ; i ++ )		1453685	116					
ANR	1454000	ForInit	i = 0 ;	48:9:1648:1653	1453685	0	True				
ANR	1454001	AssignmentExpression	i = 0		1453685	0		=			
ANR	1454002	Identifier	i		1453685	0					
ANR	1454003	PrimaryExpression	0		1453685	1					
ANR	1454004	Condition	i < 32	48:16:1655:1660	1453685	1	True				
ANR	1454005	RelationalExpression	i < 32		1453685	0		<			
ANR	1454006	Identifier	i		1453685	0					
ANR	1454007	PrimaryExpression	32		1453685	1					
ANR	1454008	PostIncDecOperationExpression	i ++	48:24:1663:1665	1453685	2	True				
ANR	1454009	Identifier	i		1453685	0					
ANR	1454010	IncDec	++		1453685	1					
ANR	1454011	CompoundStatement		46:29:1557:1557	1453685	3					
ANR	1454012	IfStatement	if ( ( i & ( RFPL - 1 ) ) == 0 )		1453685	0					
ANR	1454013	Condition	( i & ( RFPL - 1 ) ) == 0	49:12:1682:1702	1453685	0	True				
ANR	1454014	EqualityExpression	( i & ( RFPL - 1 ) ) == 0		1453685	0		==			
ANR	1454015	BitAndExpression	i & ( RFPL - 1 )		1453685	0		&			
ANR	1454016	Identifier	i		1453685	0					
ANR	1454017	AdditiveExpression	RFPL - 1		1453685	1		-			
ANR	1454018	Identifier	RFPL		1453685	0					
ANR	1454019	PrimaryExpression	1		1453685	1					
ANR	1454020	PrimaryExpression	0		1453685	1					
ANR	1454021	ExpressionStatement	"cpu_fprintf ( f , ""FPR%02d"" , i )"	50:12:1717:1745	1453685	1	True				
ANR	1454022	CallExpression	"cpu_fprintf ( f , ""FPR%02d"" , i )"		1453685	0					
ANR	1454023	Callee	cpu_fprintf		1453685	0					
ANR	1454024	Identifier	cpu_fprintf		1453685	0					
ANR	1454025	ArgumentList	f		1453685	1					
ANR	1454026	Argument	f		1453685	0					
ANR	1454027	Identifier	f		1453685	0					
ANR	1454028	Argument	"""FPR%02d"""		1453685	1					
ANR	1454029	PrimaryExpression	"""FPR%02d"""		1453685	0					
ANR	1454030	Argument	i		1453685	2					
ANR	1454031	Identifier	i		1453685	0					
ANR	1454032	Statement	cpu_fprintf	51:8:1755:1765	1453685	1	True				
ANR	1454033	Statement	(	51:19:1766:1766	1453685	2	True				
ANR	1454034	Statement	f	51:20:1767:1767	1453685	3	True				
ANR	1454035	Statement	","	51:21:1768:1768	1453685	4	True				
ANR	1454036	Statement	""" %016"""	51:23:1770:1776	1453685	5	True				
ANR	1454037	Statement	PRIx64	51:31:1778:1783	1453685	6	True				
ANR	1454038	Statement	","	51:37:1784:1784	1453685	7	True				
ANR	1454039	Statement	*	51:39:1786:1786	1453685	8	True				
ANR	1454040	Statement	(	51:40:1787:1787	1453685	9	True				
ANR	1454041	Statement	(	51:41:1788:1788	1453685	10	True				
ANR	1454042	Statement	uint64_t	51:42:1789:1796	1453685	11	True				
ANR	1454043	Statement	*	51:51:1798:1798	1453685	12	True				
ANR	1454044	Statement	)	51:52:1799:1799	1453685	13	True				
ANR	1454045	Statement	&	51:53:1800:1800	1453685	14	True				
ANR	1454046	Statement	env	51:54:1801:1803	1453685	15	True				
ANR	1454047	Statement	->	51:57:1804:1805	1453685	16	True				
ANR	1454048	Statement	fpr	51:59:1806:1808	1453685	17	True				
ANR	1454049	Statement	[	51:62:1809:1809	1453685	18	True				
ANR	1454050	Statement	i	51:63:1810:1810	1453685	19	True				
ANR	1454051	Statement	]	51:64:1811:1811	1453685	20	True				
ANR	1454052	Statement	)	51:65:1812:1812	1453685	21	True				
ANR	1454053	Statement	)	51:66:1813:1813	1453685	22	True				
ANR	1454054	ExpressionStatement		51:67:1814:1814	1453685	23	True				
ANR	1454055	IfStatement	if ( ( i & ( RFPL - 1 ) ) == ( RFPL - 1 ) )		1453685	24					
ANR	1454056	Condition	( i & ( RFPL - 1 ) ) == ( RFPL - 1 )	52:12:1828:1857	1453685	0	True				
ANR	1454057	EqualityExpression	( i & ( RFPL - 1 ) ) == ( RFPL - 1 )		1453685	0		==			
ANR	1454058	BitAndExpression	i & ( RFPL - 1 )		1453685	0		&			
ANR	1454059	Identifier	i		1453685	0					
ANR	1454060	AdditiveExpression	RFPL - 1		1453685	1		-			
ANR	1454061	Identifier	RFPL		1453685	0					
ANR	1454062	PrimaryExpression	1		1453685	1					
ANR	1454063	AdditiveExpression	RFPL - 1		1453685	1		-			
ANR	1454064	Identifier	RFPL		1453685	0					
ANR	1454065	PrimaryExpression	1		1453685	1					
ANR	1454066	ExpressionStatement	"cpu_fprintf ( f , ""\\n"" )"	53:12:1872:1892	1453685	1	True				
ANR	1454067	CallExpression	"cpu_fprintf ( f , ""\\n"" )"		1453685	0					
ANR	1454068	Callee	cpu_fprintf		1453685	0					
ANR	1454069	Identifier	cpu_fprintf		1453685	0					
ANR	1454070	ArgumentList	f		1453685	1					
ANR	1454071	Argument	f		1453685	0					
ANR	1454072	Identifier	f		1453685	0					
ANR	1454073	Argument	"""\\n"""		1453685	1					
ANR	1454074	PrimaryExpression	"""\\n"""		1453685	0					
ANR	1454075	ExpressionStatement	"cpu_fprintf ( f , ""FPSCR %08x\\n"" , env -> fpscr )"	55:4:1904:1946	1453685	117	True				
ANR	1454076	CallExpression	"cpu_fprintf ( f , ""FPSCR %08x\\n"" , env -> fpscr )"		1453685	0					
ANR	1454077	Callee	cpu_fprintf		1453685	0					
ANR	1454078	Identifier	cpu_fprintf		1453685	0					
ANR	1454079	ArgumentList	f		1453685	1					
ANR	1454080	Argument	f		1453685	0					
ANR	1454081	Identifier	f		1453685	0					
ANR	1454082	Argument	"""FPSCR %08x\\n"""		1453685	1					
ANR	1454083	PrimaryExpression	"""FPSCR %08x\\n"""		1453685	0					
ANR	1454084	Argument	env -> fpscr		1453685	2					
ANR	1454085	PtrMemberAccess	env -> fpscr		1453685	0					
ANR	1454086	Identifier	env		1453685	0					
ANR	1454087	Identifier	fpscr		1453685	1					
ANR	1454088	Statement	cpu_fprintf	57:4:1983:1993	1453685	118	True				
ANR	1454089	Statement	(	57:15:1994:1994	1453685	119	True				
ANR	1454090	Statement	f	57:16:1995:1995	1453685	120	True				
ANR	1454091	Statement	","	57:17:1996:1996	1453685	121	True				
ANR	1454092	Statement	""" SRR0 """	57:19:1998:2005	1453685	122	True				
ANR	1454093	Statement	TARGET_FMT_lx	57:28:2007:2019	1453685	123	True				
ANR	1454094	Statement	"""  SRR1 """	57:42:2021:2029	1453685	124	True				
ANR	1454095	Statement	TARGET_FMT_lx	57:52:2031:2043	1453685	125	True				
ANR	1454096	Statement	"""    PVR """	58:19:2064:2073	1453685	126	True				
ANR	1454097	Statement	TARGET_FMT_lx	58:30:2075:2087	1453685	127	True				
ANR	1454098	Statement	""" VRSAVE """	58:44:2089:2098	1453685	128	True				
ANR	1454099	Statement	TARGET_FMT_lx	58:55:2100:2112	1453685	129	True				
ANR	1454100	Statement	"""\\n"""	58:69:2114:2117	1453685	130	True				
ANR	1454101	Statement	","	58:73:2118:2118	1453685	131	True				
ANR	1454102	Statement	env	59:16:2136:2138	1453685	132	True				
ANR	1454103	Statement	->	59:19:2139:2140	1453685	133	True				
ANR	1454104	Statement	spr	59:21:2141:2143	1453685	134	True				
ANR	1454105	Statement	[	59:24:2144:2144	1453685	135	True				
ANR	1454106	Statement	SPR_SRR0	59:25:2145:2152	1453685	136	True				
ANR	1454107	Statement	]	59:33:2153:2153	1453685	137	True				
ANR	1454108	Statement	","	59:34:2154:2154	1453685	138	True				
ANR	1454109	Statement	env	59:36:2156:2158	1453685	139	True				
ANR	1454110	Statement	->	59:39:2159:2160	1453685	140	True				
ANR	1454111	Statement	spr	59:41:2161:2163	1453685	141	True				
ANR	1454112	Statement	[	59:44:2164:2164	1453685	142	True				
ANR	1454113	Statement	SPR_SRR1	59:45:2165:2172	1453685	143	True				
ANR	1454114	Statement	]	59:53:2173:2173	1453685	144	True				
ANR	1454115	Statement	","	59:54:2174:2174	1453685	145	True				
ANR	1454116	Statement	env	60:16:2192:2194	1453685	146	True				
ANR	1454117	Statement	->	60:19:2195:2196	1453685	147	True				
ANR	1454118	Statement	spr	60:21:2197:2199	1453685	148	True				
ANR	1454119	Statement	[	60:24:2200:2200	1453685	149	True				
ANR	1454120	Statement	SPR_PVR	60:25:2201:2207	1453685	150	True				
ANR	1454121	Statement	]	60:32:2208:2208	1453685	151	True				
ANR	1454122	Statement	","	60:33:2209:2209	1453685	152	True				
ANR	1454123	Statement	env	60:35:2211:2213	1453685	153	True				
ANR	1454124	Statement	->	60:38:2214:2215	1453685	154	True				
ANR	1454125	Statement	spr	60:40:2216:2218	1453685	155	True				
ANR	1454126	Statement	[	60:43:2219:2219	1453685	156	True				
ANR	1454127	Statement	SPR_VRSAVE	60:44:2220:2229	1453685	157	True				
ANR	1454128	Statement	]	60:54:2230:2230	1453685	158	True				
ANR	1454129	Statement	)	60:55:2231:2231	1453685	159	True				
ANR	1454130	ExpressionStatement		60:56:2232:2232	1453685	160	True				
ANR	1454131	Statement	cpu_fprintf	61:4:2238:2248	1453685	161	True				
ANR	1454132	Statement	(	61:15:2249:2249	1453685	162	True				
ANR	1454133	Statement	f	61:16:2250:2250	1453685	163	True				
ANR	1454134	Statement	","	61:17:2251:2251	1453685	164	True				
ANR	1454135	Statement	"""SPRG0 """	61:19:2253:2260	1453685	165	True				
ANR	1454136	Statement	TARGET_FMT_lx	61:28:2262:2274	1453685	166	True				
ANR	1454137	Statement	""" SPRG1 """	61:42:2276:2284	1453685	167	True				
ANR	1454138	Statement	TARGET_FMT_lx	61:52:2286:2298	1453685	168	True				
ANR	1454139	Statement	"""  SPRG2 """	62:19:2319:2328	1453685	169	True				
ANR	1454140	Statement	TARGET_FMT_lx	62:30:2330:2342	1453685	170	True				
ANR	1454141	Statement	"""  SPRG3 """	62:44:2344:2353	1453685	171	True				
ANR	1454142	Statement	TARGET_FMT_lx	62:55:2355:2367	1453685	172	True				
ANR	1454143	Statement	"""\\n"""	62:69:2369:2372	1453685	173	True				
ANR	1454144	Statement	","	62:73:2373:2373	1453685	174	True				
ANR	1454145	Statement	env	63:16:2391:2393	1453685	175	True				
ANR	1454146	Statement	->	63:19:2394:2395	1453685	176	True				
ANR	1454147	Statement	spr	63:21:2396:2398	1453685	177	True				
ANR	1454148	Statement	[	63:24:2399:2399	1453685	178	True				
ANR	1454149	Statement	SPR_SPRG0	63:25:2400:2408	1453685	179	True				
ANR	1454150	Statement	]	63:34:2409:2409	1453685	180	True				
ANR	1454151	Statement	","	63:35:2410:2410	1453685	181	True				
ANR	1454152	Statement	env	63:37:2412:2414	1453685	182	True				
ANR	1454153	Statement	->	63:40:2415:2416	1453685	183	True				
ANR	1454154	Statement	spr	63:42:2417:2419	1453685	184	True				
ANR	1454155	Statement	[	63:45:2420:2420	1453685	185	True				
ANR	1454156	Statement	SPR_SPRG1	63:46:2421:2429	1453685	186	True				
ANR	1454157	Statement	]	63:55:2430:2430	1453685	187	True				
ANR	1454158	Statement	","	63:56:2431:2431	1453685	188	True				
ANR	1454159	Statement	env	64:16:2449:2451	1453685	189	True				
ANR	1454160	Statement	->	64:19:2452:2453	1453685	190	True				
ANR	1454161	Statement	spr	64:21:2454:2456	1453685	191	True				
ANR	1454162	Statement	[	64:24:2457:2457	1453685	192	True				
ANR	1454163	Statement	SPR_SPRG2	64:25:2458:2466	1453685	193	True				
ANR	1454164	Statement	]	64:34:2467:2467	1453685	194	True				
ANR	1454165	Statement	","	64:35:2468:2468	1453685	195	True				
ANR	1454166	Statement	env	64:37:2470:2472	1453685	196	True				
ANR	1454167	Statement	->	64:40:2473:2474	1453685	197	True				
ANR	1454168	Statement	spr	64:42:2475:2477	1453685	198	True				
ANR	1454169	Statement	[	64:45:2478:2478	1453685	199	True				
ANR	1454170	Statement	SPR_SPRG3	64:46:2479:2487	1453685	200	True				
ANR	1454171	Statement	]	64:55:2488:2488	1453685	201	True				
ANR	1454172	Statement	)	64:56:2489:2489	1453685	202	True				
ANR	1454173	ExpressionStatement		64:57:2490:2490	1453685	203	True				
ANR	1454174	Statement	cpu_fprintf	65:4:2496:2506	1453685	204	True				
ANR	1454175	Statement	(	65:15:2507:2507	1453685	205	True				
ANR	1454176	Statement	f	65:16:2508:2508	1453685	206	True				
ANR	1454177	Statement	","	65:17:2509:2509	1453685	207	True				
ANR	1454178	Statement	"""SPRG4 """	65:19:2511:2518	1453685	208	True				
ANR	1454179	Statement	TARGET_FMT_lx	65:28:2520:2532	1453685	209	True				
ANR	1454180	Statement	""" SPRG5 """	65:42:2534:2542	1453685	210	True				
ANR	1454181	Statement	TARGET_FMT_lx	65:52:2544:2556	1453685	211	True				
ANR	1454182	Statement	"""  SPRG6 """	66:19:2577:2586	1453685	212	True				
ANR	1454183	Statement	TARGET_FMT_lx	66:30:2588:2600	1453685	213	True				
ANR	1454184	Statement	"""  SPRG7 """	66:44:2602:2611	1453685	214	True				
ANR	1454185	Statement	TARGET_FMT_lx	66:55:2613:2625	1453685	215	True				
ANR	1454186	Statement	"""\\n"""	66:69:2627:2630	1453685	216	True				
ANR	1454187	Statement	","	66:73:2631:2631	1453685	217	True				
ANR	1454188	Statement	env	67:16:2649:2651	1453685	218	True				
ANR	1454189	Statement	->	67:19:2652:2653	1453685	219	True				
ANR	1454190	Statement	spr	67:21:2654:2656	1453685	220	True				
ANR	1454191	Statement	[	67:24:2657:2657	1453685	221	True				
ANR	1454192	Statement	SPR_SPRG4	67:25:2658:2666	1453685	222	True				
ANR	1454193	Statement	]	67:34:2667:2667	1453685	223	True				
ANR	1454194	Statement	","	67:35:2668:2668	1453685	224	True				
ANR	1454195	Statement	env	67:37:2670:2672	1453685	225	True				
ANR	1454196	Statement	->	67:40:2673:2674	1453685	226	True				
ANR	1454197	Statement	spr	67:42:2675:2677	1453685	227	True				
ANR	1454198	Statement	[	67:45:2678:2678	1453685	228	True				
ANR	1454199	Statement	SPR_SPRG5	67:46:2679:2687	1453685	229	True				
ANR	1454200	Statement	]	67:55:2688:2688	1453685	230	True				
ANR	1454201	Statement	","	67:56:2689:2689	1453685	231	True				
ANR	1454202	Statement	env	68:16:2707:2709	1453685	232	True				
ANR	1454203	Statement	->	68:19:2710:2711	1453685	233	True				
ANR	1454204	Statement	spr	68:21:2712:2714	1453685	234	True				
ANR	1454205	Statement	[	68:24:2715:2715	1453685	235	True				
ANR	1454206	Statement	SPR_SPRG6	68:25:2716:2724	1453685	236	True				
ANR	1454207	Statement	]	68:34:2725:2725	1453685	237	True				
ANR	1454208	Statement	","	68:35:2726:2726	1453685	238	True				
ANR	1454209	Statement	env	68:37:2728:2730	1453685	239	True				
ANR	1454210	Statement	->	68:40:2731:2732	1453685	240	True				
ANR	1454211	Statement	spr	68:42:2733:2735	1453685	241	True				
ANR	1454212	Statement	[	68:45:2736:2736	1453685	242	True				
ANR	1454213	Statement	SPR_SPRG7	68:46:2737:2745	1453685	243	True				
ANR	1454214	Statement	]	68:55:2746:2746	1453685	244	True				
ANR	1454215	Statement	)	68:56:2747:2747	1453685	245	True				
ANR	1454216	ExpressionStatement		68:57:2748:2748	1453685	246	True				
ANR	1454217	IfStatement	if ( env -> excp_model == POWERPC_EXCP_BOOKE )		1453685	247					
ANR	1454218	Condition	env -> excp_model == POWERPC_EXCP_BOOKE	69:8:2758:2794	1453685	0	True				
ANR	1454219	EqualityExpression	env -> excp_model == POWERPC_EXCP_BOOKE		1453685	0		==			
ANR	1454220	PtrMemberAccess	env -> excp_model		1453685	0					
ANR	1454221	Identifier	env		1453685	0					
ANR	1454222	Identifier	excp_model		1453685	1					
ANR	1454223	Identifier	POWERPC_EXCP_BOOKE		1453685	1					
ANR	1454224	CompoundStatement		67:47:2686:2686	1453685	1					
ANR	1454225	Statement	cpu_fprintf	70:8:2807:2817	1453685	0	True				
ANR	1454226	Statement	(	70:19:2818:2818	1453685	1	True				
ANR	1454227	Statement	f	70:20:2819:2819	1453685	2	True				
ANR	1454228	Statement	","	70:21:2820:2820	1453685	3	True				
ANR	1454229	Statement	"""CSRR0 """	70:23:2822:2829	1453685	4	True				
ANR	1454230	Statement	TARGET_FMT_lx	70:32:2831:2843	1453685	5	True				
ANR	1454231	Statement	""" CSRR1 """	70:46:2845:2853	1453685	6	True				
ANR	1454232	Statement	TARGET_FMT_lx	70:56:2855:2867	1453685	7	True				
ANR	1454233	Statement	""" MCSRR0 """	71:23:2892:2901	1453685	8	True				
ANR	1454234	Statement	TARGET_FMT_lx	71:34:2903:2915	1453685	9	True				
ANR	1454235	Statement	""" MCSRR1 """	71:48:2917:2926	1453685	10	True				
ANR	1454236	Statement	TARGET_FMT_lx	71:59:2928:2940	1453685	11	True				
ANR	1454237	Statement	"""\\n"""	71:73:2942:2945	1453685	12	True				
ANR	1454238	Statement	","	71:77:2946:2946	1453685	13	True				
ANR	1454239	Statement	env	72:20:2968:2970	1453685	14	True				
ANR	1454240	Statement	->	72:23:2971:2972	1453685	15	True				
ANR	1454241	Statement	spr	72:25:2973:2975	1453685	16	True				
ANR	1454242	Statement	[	72:28:2976:2976	1453685	17	True				
ANR	1454243	Statement	SPR_BOOKE_CSRR0	72:29:2977:2991	1453685	18	True				
ANR	1454244	Statement	]	72:44:2992:2992	1453685	19	True				
ANR	1454245	Statement	","	72:45:2993:2993	1453685	20	True				
ANR	1454246	Statement	env	72:47:2995:2997	1453685	21	True				
ANR	1454247	Statement	->	72:50:2998:2999	1453685	22	True				
ANR	1454248	Statement	spr	72:52:3000:3002	1453685	23	True				
ANR	1454249	Statement	[	72:55:3003:3003	1453685	24	True				
ANR	1454250	Statement	SPR_BOOKE_CSRR1	72:56:3004:3018	1453685	25	True				
ANR	1454251	Statement	]	72:71:3019:3019	1453685	26	True				
ANR	1454252	Statement	","	72:72:3020:3020	1453685	27	True				
ANR	1454253	Statement	env	73:20:3042:3044	1453685	28	True				
ANR	1454254	Statement	->	73:23:3045:3046	1453685	29	True				
ANR	1454255	Statement	spr	73:25:3047:3049	1453685	30	True				
ANR	1454256	Statement	[	73:28:3050:3050	1453685	31	True				
ANR	1454257	Statement	SPR_BOOKE_MCSRR0	73:29:3051:3066	1453685	32	True				
ANR	1454258	Statement	]	73:45:3067:3067	1453685	33	True				
ANR	1454259	Statement	","	73:46:3068:3068	1453685	34	True				
ANR	1454260	Statement	env	73:48:3070:3072	1453685	35	True				
ANR	1454261	Statement	->	73:51:3073:3074	1453685	36	True				
ANR	1454262	Statement	spr	73:53:3075:3077	1453685	37	True				
ANR	1454263	Statement	[	73:56:3078:3078	1453685	38	True				
ANR	1454264	Statement	SPR_BOOKE_MCSRR1	73:57:3079:3094	1453685	39	True				
ANR	1454265	Statement	]	73:73:3095:3095	1453685	40	True				
ANR	1454266	Statement	)	73:74:3096:3096	1453685	41	True				
ANR	1454267	ExpressionStatement		73:75:3097:3097	1453685	42	True				
ANR	1454268	Statement	cpu_fprintf	74:8:3107:3117	1453685	43	True				
ANR	1454269	Statement	(	74:19:3118:3118	1453685	44	True				
ANR	1454270	Statement	f	74:20:3119:3119	1453685	45	True				
ANR	1454271	Statement	","	74:21:3120:3120	1453685	46	True				
ANR	1454272	Statement	"""  TCR """	74:23:3122:3129	1453685	47	True				
ANR	1454273	Statement	TARGET_FMT_lx	74:32:3131:3143	1453685	48	True				
ANR	1454274	Statement	"""   TSR """	74:46:3145:3153	1453685	49	True				
ANR	1454275	Statement	TARGET_FMT_lx	74:56:3155:3167	1453685	50	True				
ANR	1454276	Statement	"""    ESR """	75:23:3192:3201	1453685	51	True				
ANR	1454277	Statement	TARGET_FMT_lx	75:34:3203:3215	1453685	52	True				
ANR	1454278	Statement	"""   DEAR """	75:48:3217:3226	1453685	53	True				
ANR	1454279	Statement	TARGET_FMT_lx	75:59:3228:3240	1453685	54	True				
ANR	1454280	Statement	"""\\n"""	75:73:3242:3245	1453685	55	True				
ANR	1454281	Statement	","	75:77:3246:3246	1453685	56	True				
ANR	1454282	Statement	env	76:20:3268:3270	1453685	57	True				
ANR	1454283	Statement	->	76:23:3271:3272	1453685	58	True				
ANR	1454284	Statement	spr	76:25:3273:3275	1453685	59	True				
ANR	1454285	Statement	[	76:28:3276:3276	1453685	60	True				
ANR	1454286	Statement	SPR_BOOKE_TCR	76:29:3277:3289	1453685	61	True				
ANR	1454287	Statement	]	76:42:3290:3290	1453685	62	True				
ANR	1454288	Statement	","	76:43:3291:3291	1453685	63	True				
ANR	1454289	Statement	env	76:45:3293:3295	1453685	64	True				
ANR	1454290	Statement	->	76:48:3296:3297	1453685	65	True				
ANR	1454291	Statement	spr	76:50:3298:3300	1453685	66	True				
ANR	1454292	Statement	[	76:53:3301:3301	1453685	67	True				
ANR	1454293	Statement	SPR_BOOKE_TSR	76:54:3302:3314	1453685	68	True				
ANR	1454294	Statement	]	76:67:3315:3315	1453685	69	True				
ANR	1454295	Statement	","	76:68:3316:3316	1453685	70	True				
ANR	1454296	Statement	env	77:20:3338:3340	1453685	71	True				
ANR	1454297	Statement	->	77:23:3341:3342	1453685	72	True				
ANR	1454298	Statement	spr	77:25:3343:3345	1453685	73	True				
ANR	1454299	Statement	[	77:28:3346:3346	1453685	74	True				
ANR	1454300	Statement	SPR_BOOKE_ESR	77:29:3347:3359	1453685	75	True				
ANR	1454301	Statement	]	77:42:3360:3360	1453685	76	True				
ANR	1454302	Statement	","	77:43:3361:3361	1453685	77	True				
ANR	1454303	Statement	env	77:45:3363:3365	1453685	78	True				
ANR	1454304	Statement	->	77:48:3366:3367	1453685	79	True				
ANR	1454305	Statement	spr	77:50:3368:3370	1453685	80	True				
ANR	1454306	Statement	[	77:53:3371:3371	1453685	81	True				
ANR	1454307	Statement	SPR_BOOKE_DEAR	77:54:3372:3385	1453685	82	True				
ANR	1454308	Statement	]	77:68:3386:3386	1453685	83	True				
ANR	1454309	Statement	)	77:69:3387:3387	1453685	84	True				
ANR	1454310	ExpressionStatement		77:70:3388:3388	1453685	85	True				
ANR	1454311	Statement	cpu_fprintf	78:8:3398:3408	1453685	86	True				
ANR	1454312	Statement	(	78:19:3409:3409	1453685	87	True				
ANR	1454313	Statement	f	78:20:3410:3410	1453685	88	True				
ANR	1454314	Statement	","	78:21:3411:3411	1453685	89	True				
ANR	1454315	Statement	"""  PIR """	78:23:3413:3420	1453685	90	True				
ANR	1454316	Statement	TARGET_FMT_lx	78:32:3422:3434	1453685	91	True				
ANR	1454317	Statement	""" DECAR """	78:46:3436:3444	1453685	92	True				
ANR	1454318	Statement	TARGET_FMT_lx	78:56:3446:3458	1453685	93	True				
ANR	1454319	Statement	"""   IVPR """	79:23:3483:3492	1453685	94	True				
ANR	1454320	Statement	TARGET_FMT_lx	79:34:3494:3506	1453685	95	True				
ANR	1454321	Statement	"""   EPCR """	79:48:3508:3517	1453685	96	True				
ANR	1454322	Statement	TARGET_FMT_lx	79:59:3519:3531	1453685	97	True				
ANR	1454323	Statement	"""\\n"""	79:73:3533:3536	1453685	98	True				
ANR	1454324	Statement	","	79:77:3537:3537	1453685	99	True				
ANR	1454325	Statement	env	80:20:3559:3561	1453685	100	True				
ANR	1454326	Statement	->	80:23:3562:3563	1453685	101	True				
ANR	1454327	Statement	spr	80:25:3564:3566	1453685	102	True				
ANR	1454328	Statement	[	80:28:3567:3567	1453685	103	True				
ANR	1454329	Statement	SPR_BOOKE_PIR	80:29:3568:3580	1453685	104	True				
ANR	1454330	Statement	]	80:42:3581:3581	1453685	105	True				
ANR	1454331	Statement	","	80:43:3582:3582	1453685	106	True				
ANR	1454332	Statement	env	80:45:3584:3586	1453685	107	True				
ANR	1454333	Statement	->	80:48:3587:3588	1453685	108	True				
ANR	1454334	Statement	spr	80:50:3589:3591	1453685	109	True				
ANR	1454335	Statement	[	80:53:3592:3592	1453685	110	True				
ANR	1454336	Statement	SPR_BOOKE_DECAR	80:54:3593:3607	1453685	111	True				
ANR	1454337	Statement	]	80:69:3608:3608	1453685	112	True				
ANR	1454338	Statement	","	80:70:3609:3609	1453685	113	True				
ANR	1454339	Statement	env	81:20:3631:3633	1453685	114	True				
ANR	1454340	Statement	->	81:23:3634:3635	1453685	115	True				
ANR	1454341	Statement	spr	81:25:3636:3638	1453685	116	True				
ANR	1454342	Statement	[	81:28:3639:3639	1453685	117	True				
ANR	1454343	Statement	SPR_BOOKE_IVPR	81:29:3640:3653	1453685	118	True				
ANR	1454344	Statement	]	81:43:3654:3654	1453685	119	True				
ANR	1454345	Statement	","	81:44:3655:3655	1453685	120	True				
ANR	1454346	Statement	env	81:46:3657:3659	1453685	121	True				
ANR	1454347	Statement	->	81:49:3660:3661	1453685	122	True				
ANR	1454348	Statement	spr	81:51:3662:3664	1453685	123	True				
ANR	1454349	Statement	[	81:54:3665:3665	1453685	124	True				
ANR	1454350	Statement	SPR_BOOKE_EPCR	81:55:3666:3679	1453685	125	True				
ANR	1454351	Statement	]	81:69:3680:3680	1453685	126	True				
ANR	1454352	Statement	)	81:70:3681:3681	1453685	127	True				
ANR	1454353	ExpressionStatement		81:71:3682:3682	1453685	128	True				
ANR	1454354	Statement	cpu_fprintf	82:8:3692:3702	1453685	129	True				
ANR	1454355	Statement	(	82:19:3703:3703	1453685	130	True				
ANR	1454356	Statement	f	82:20:3704:3704	1453685	131	True				
ANR	1454357	Statement	","	82:21:3705:3705	1453685	132	True				
ANR	1454358	Statement	""" MCSR """	82:23:3707:3714	1453685	133	True				
ANR	1454359	Statement	TARGET_FMT_lx	82:32:3716:3728	1453685	134	True				
ANR	1454360	Statement	""" SPRG8 """	82:46:3730:3738	1453685	135	True				
ANR	1454361	Statement	TARGET_FMT_lx	82:56:3740:3752	1453685	136	True				
ANR	1454362	Statement	"""    EPR """	83:23:3777:3786	1453685	137	True				
ANR	1454363	Statement	TARGET_FMT_lx	83:34:3788:3800	1453685	138	True				
ANR	1454364	Statement	"""\\n"""	83:48:3802:3805	1453685	139	True				
ANR	1454365	Statement	","	83:52:3806:3806	1453685	140	True				
ANR	1454366	Statement	env	84:20:3828:3830	1453685	141	True				
ANR	1454367	Statement	->	84:23:3831:3832	1453685	142	True				
ANR	1454368	Statement	spr	84:25:3833:3835	1453685	143	True				
ANR	1454369	Statement	[	84:28:3836:3836	1453685	144	True				
ANR	1454370	Statement	SPR_BOOKE_MCSR	84:29:3837:3850	1453685	145	True				
ANR	1454371	Statement	]	84:43:3851:3851	1453685	146	True				
ANR	1454372	Statement	","	84:44:3852:3852	1453685	147	True				
ANR	1454373	Statement	env	84:46:3854:3856	1453685	148	True				
ANR	1454374	Statement	->	84:49:3857:3858	1453685	149	True				
ANR	1454375	Statement	spr	84:51:3859:3861	1453685	150	True				
ANR	1454376	Statement	[	84:54:3862:3862	1453685	151	True				
ANR	1454377	Statement	SPR_BOOKE_SPRG8	84:55:3863:3877	1453685	152	True				
ANR	1454378	Statement	]	84:70:3878:3878	1453685	153	True				
ANR	1454379	Statement	","	84:71:3879:3879	1453685	154	True				
ANR	1454380	Statement	env	85:20:3901:3903	1453685	155	True				
ANR	1454381	Statement	->	85:23:3904:3905	1453685	156	True				
ANR	1454382	Statement	spr	85:25:3906:3908	1453685	157	True				
ANR	1454383	Statement	[	85:28:3909:3909	1453685	158	True				
ANR	1454384	Statement	SPR_BOOKE_EPR	85:29:3910:3922	1453685	159	True				
ANR	1454385	Statement	]	85:42:3923:3923	1453685	160	True				
ANR	1454386	Statement	)	85:43:3924:3924	1453685	161	True				
ANR	1454387	ExpressionStatement		85:44:3925:3925	1453685	162	True				
ANR	1454388	Statement	cpu_fprintf	87:8:3962:3972	1453685	163	True				
ANR	1454389	Statement	(	87:19:3973:3973	1453685	164	True				
ANR	1454390	Statement	f	87:20:3974:3974	1453685	165	True				
ANR	1454391	Statement	","	87:21:3975:3975	1453685	166	True				
ANR	1454392	Statement	""" MCAR """	87:23:3977:3984	1453685	167	True				
ANR	1454393	Statement	TARGET_FMT_lx	87:32:3986:3998	1453685	168	True				
ANR	1454394	Statement	"""  PID1 """	87:46:4000:4008	1453685	169	True				
ANR	1454395	Statement	TARGET_FMT_lx	87:56:4010:4022	1453685	170	True				
ANR	1454396	Statement	"""   PID2 """	88:23:4047:4056	1453685	171	True				
ANR	1454397	Statement	TARGET_FMT_lx	88:34:4058:4070	1453685	172	True				
ANR	1454398	Statement	"""    SVR """	88:48:4072:4081	1453685	173	True				
ANR	1454399	Statement	TARGET_FMT_lx	88:59:4083:4095	1453685	174	True				
ANR	1454400	Statement	"""\\n"""	88:73:4097:4100	1453685	175	True				
ANR	1454401	Statement	","	88:77:4101:4101	1453685	176	True				
ANR	1454402	Statement	env	89:20:4123:4125	1453685	177	True				
ANR	1454403	Statement	->	89:23:4126:4127	1453685	178	True				
ANR	1454404	Statement	spr	89:25:4128:4130	1453685	179	True				
ANR	1454405	Statement	[	89:28:4131:4131	1453685	180	True				
ANR	1454406	Statement	SPR_Exxx_MCAR	89:29:4132:4144	1453685	181	True				
ANR	1454407	Statement	]	89:42:4145:4145	1453685	182	True				
ANR	1454408	Statement	","	89:43:4146:4146	1453685	183	True				
ANR	1454409	Statement	env	89:45:4148:4150	1453685	184	True				
ANR	1454410	Statement	->	89:48:4151:4152	1453685	185	True				
ANR	1454411	Statement	spr	89:50:4153:4155	1453685	186	True				
ANR	1454412	Statement	[	89:53:4156:4156	1453685	187	True				
ANR	1454413	Statement	SPR_BOOKE_PID1	89:54:4157:4170	1453685	188	True				
ANR	1454414	Statement	]	89:68:4171:4171	1453685	189	True				
ANR	1454415	Statement	","	89:69:4172:4172	1453685	190	True				
ANR	1454416	Statement	env	90:20:4194:4196	1453685	191	True				
ANR	1454417	Statement	->	90:23:4197:4198	1453685	192	True				
ANR	1454418	Statement	spr	90:25:4199:4201	1453685	193	True				
ANR	1454419	Statement	[	90:28:4202:4202	1453685	194	True				
ANR	1454420	Statement	SPR_BOOKE_PID2	90:29:4203:4216	1453685	195	True				
ANR	1454421	Statement	]	90:43:4217:4217	1453685	196	True				
ANR	1454422	Statement	","	90:44:4218:4218	1453685	197	True				
ANR	1454423	Statement	env	90:46:4220:4222	1453685	198	True				
ANR	1454424	Statement	->	90:49:4223:4224	1453685	199	True				
ANR	1454425	Statement	spr	90:51:4225:4227	1453685	200	True				
ANR	1454426	Statement	[	90:54:4228:4228	1453685	201	True				
ANR	1454427	Statement	SPR_E500_SVR	90:55:4229:4240	1453685	202	True				
ANR	1454428	Statement	]	90:67:4241:4241	1453685	203	True				
ANR	1454429	Statement	)	90:68:4242:4242	1453685	204	True				
ANR	1454430	ExpressionStatement		90:69:4243:4243	1453685	205	True				
ANR	1454431	IfStatement	if ( env -> flags & POWERPC_FLAG_CFAR )		1453685	248					
ANR	1454432	Condition	env -> flags & POWERPC_FLAG_CFAR	97:8:4445:4474	1453685	0	True				
ANR	1454433	BitAndExpression	env -> flags & POWERPC_FLAG_CFAR		1453685	0		&			
ANR	1454434	PtrMemberAccess	env -> flags		1453685	0					
ANR	1454435	Identifier	env		1453685	0					
ANR	1454436	Identifier	flags		1453685	1					
ANR	1454437	Identifier	POWERPC_FLAG_CFAR		1453685	1					
ANR	1454438	CompoundStatement		95:40:4366:4366	1453685	1					
ANR	1454439	Statement	cpu_fprintf	98:8:4487:4497	1453685	0	True				
ANR	1454440	Statement	(	98:19:4498:4498	1453685	1	True				
ANR	1454441	Statement	f	98:20:4499:4499	1453685	2	True				
ANR	1454442	Statement	","	98:21:4500:4500	1453685	3	True				
ANR	1454443	Statement	""" CFAR """	98:23:4502:4509	1453685	4	True				
ANR	1454444	Statement	TARGET_FMT_lx	98:32:4511:4523	1453685	5	True				
ANR	1454445	Statement	"""\\n"""	98:45:4524:4527	1453685	6	True				
ANR	1454446	Statement	","	98:49:4528:4528	1453685	7	True				
ANR	1454447	Statement	env	98:51:4530:4532	1453685	8	True				
ANR	1454448	Statement	->	98:54:4533:4534	1453685	9	True				
ANR	1454449	Statement	cfar	98:56:4535:4538	1453685	10	True				
ANR	1454450	Statement	)	98:60:4539:4539	1453685	11	True				
ANR	1454451	ExpressionStatement		98:61:4540:4540	1453685	12	True				
ANR	1454452	SwitchStatement	switch ( env -> mmu_model )		1453685	249					
ANR	1454453	Condition	env -> mmu_model	101:12:4567:4580	1453685	0	True				
ANR	1454454	PtrMemberAccess	env -> mmu_model		1453685	0					
ANR	1454455	Identifier	env		1453685	0					
ANR	1454456	Identifier	mmu_model		1453685	1					
ANR	1454457	CompoundStatement		99:28:4472:4472	1453685	1					
ANR	1454458	Label	case POWERPC_MMU_32B :	102:4:4589:4609	1453685	0	True				
ANR	1454459	Identifier	POWERPC_MMU_32B		1453685	0					
ANR	1454460	Label	case POWERPC_MMU_601 :	103:4:4615:4635	1453685	1	True				
ANR	1454461	Identifier	POWERPC_MMU_601		1453685	0					
ANR	1454462	Label	case POWERPC_MMU_SOFT_6xx :	104:4:4641:4666	1453685	2	True				
ANR	1454463	Identifier	POWERPC_MMU_SOFT_6xx		1453685	0					
ANR	1454464	Label	case POWERPC_MMU_SOFT_74xx :	105:4:4672:4698	1453685	3	True				
ANR	1454465	Identifier	POWERPC_MMU_SOFT_74xx		1453685	0					
ANR	1454466	Label	case POWERPC_MMU_620 :	107:4:4730:4750	1453685	4	True				
ANR	1454467	Identifier	POWERPC_MMU_620		1453685	0					
ANR	1454468	Label	case POWERPC_MMU_64B :	108:4:4756:4776	1453685	5	True				
ANR	1454469	Identifier	POWERPC_MMU_64B		1453685	0					
ANR	1454470	Statement	cpu_fprintf	110:8:4793:4803	1453685	6	True				
ANR	1454471	Statement	(	110:19:4804:4804	1453685	7	True				
ANR	1454472	Statement	f	110:20:4805:4805	1453685	8	True				
ANR	1454473	Statement	","	110:21:4806:4806	1453685	9	True				
ANR	1454474	Statement	""" SDR1 """	110:23:4808:4815	1453685	10	True				
ANR	1454475	Statement	TARGET_FMT_lx	110:32:4817:4829	1453685	11	True				
ANR	1454476	Statement	"""\\n"""	110:46:4831:4834	1453685	12	True				
ANR	1454477	Statement	","	110:50:4835:4835	1453685	13	True				
ANR	1454478	Statement	env	110:52:4837:4839	1453685	14	True				
ANR	1454479	Statement	->	110:55:4840:4841	1453685	15	True				
ANR	1454480	Statement	spr	110:57:4842:4844	1453685	16	True				
ANR	1454481	Statement	[	110:60:4845:4845	1453685	17	True				
ANR	1454482	Statement	SPR_SDR1	110:61:4846:4853	1453685	18	True				
ANR	1454483	Statement	]	110:69:4854:4854	1453685	19	True				
ANR	1454484	Statement	)	110:70:4855:4855	1453685	20	True				
ANR	1454485	ExpressionStatement		110:71:4856:4856	1453685	21	True				
ANR	1454486	BreakStatement	break ;	111:8:4866:4871	1453685	22	True				
ANR	1454487	Label	case POWERPC_MMU_BOOKE206 :	112:4:4877:4902	1453685	23	True				
ANR	1454488	Identifier	POWERPC_MMU_BOOKE206		1453685	0					
ANR	1454489	Statement	cpu_fprintf	113:8:4912:4922	1453685	24	True				
ANR	1454490	Statement	(	113:19:4923:4923	1453685	25	True				
ANR	1454491	Statement	f	113:20:4924:4924	1453685	26	True				
ANR	1454492	Statement	","	113:21:4925:4925	1453685	27	True				
ANR	1454493	Statement	""" MAS0 """	113:23:4927:4934	1453685	28	True				
ANR	1454494	Statement	TARGET_FMT_lx	113:32:4936:4948	1453685	29	True				
ANR	1454495	Statement	"""  MAS1 """	113:46:4950:4958	1453685	30	True				
ANR	1454496	Statement	TARGET_FMT_lx	113:56:4960:4972	1453685	31	True				
ANR	1454497	Statement	"""   MAS2 """	114:23:4997:5006	1453685	32	True				
ANR	1454498	Statement	TARGET_FMT_lx	114:34:5008:5020	1453685	33	True				
ANR	1454499	Statement	"""   MAS3 """	114:48:5022:5031	1453685	34	True				
ANR	1454500	Statement	TARGET_FMT_lx	114:59:5033:5045	1453685	35	True				
ANR	1454501	Statement	"""\\n"""	114:73:5047:5050	1453685	36	True				
ANR	1454502	Statement	","	114:77:5051:5051	1453685	37	True				
ANR	1454503	Statement	env	115:20:5073:5075	1453685	38	True				
ANR	1454504	Statement	->	115:23:5076:5077	1453685	39	True				
ANR	1454505	Statement	spr	115:25:5078:5080	1453685	40	True				
ANR	1454506	Statement	[	115:28:5081:5081	1453685	41	True				
ANR	1454507	Statement	SPR_BOOKE_MAS0	115:29:5082:5095	1453685	42	True				
ANR	1454508	Statement	]	115:43:5096:5096	1453685	43	True				
ANR	1454509	Statement	","	115:44:5097:5097	1453685	44	True				
ANR	1454510	Statement	env	115:46:5099:5101	1453685	45	True				
ANR	1454511	Statement	->	115:49:5102:5103	1453685	46	True				
ANR	1454512	Statement	spr	115:51:5104:5106	1453685	47	True				
ANR	1454513	Statement	[	115:54:5107:5107	1453685	48	True				
ANR	1454514	Statement	SPR_BOOKE_MAS1	115:55:5108:5121	1453685	49	True				
ANR	1454515	Statement	]	115:69:5122:5122	1453685	50	True				
ANR	1454516	Statement	","	115:70:5123:5123	1453685	51	True				
ANR	1454517	Statement	env	116:20:5145:5147	1453685	52	True				
ANR	1454518	Statement	->	116:23:5148:5149	1453685	53	True				
ANR	1454519	Statement	spr	116:25:5150:5152	1453685	54	True				
ANR	1454520	Statement	[	116:28:5153:5153	1453685	55	True				
ANR	1454521	Statement	SPR_BOOKE_MAS2	116:29:5154:5167	1453685	56	True				
ANR	1454522	Statement	]	116:43:5168:5168	1453685	57	True				
ANR	1454523	Statement	","	116:44:5169:5169	1453685	58	True				
ANR	1454524	Statement	env	116:46:5171:5173	1453685	59	True				
ANR	1454525	Statement	->	116:49:5174:5175	1453685	60	True				
ANR	1454526	Statement	spr	116:51:5176:5178	1453685	61	True				
ANR	1454527	Statement	[	116:54:5179:5179	1453685	62	True				
ANR	1454528	Statement	SPR_BOOKE_MAS3	116:55:5180:5193	1453685	63	True				
ANR	1454529	Statement	]	116:69:5194:5194	1453685	64	True				
ANR	1454530	Statement	)	116:70:5195:5195	1453685	65	True				
ANR	1454531	ExpressionStatement		116:71:5196:5196	1453685	66	True				
ANR	1454532	Statement	cpu_fprintf	117:8:5206:5216	1453685	67	True				
ANR	1454533	Statement	(	117:19:5217:5217	1453685	68	True				
ANR	1454534	Statement	f	117:20:5218:5218	1453685	69	True				
ANR	1454535	Statement	","	117:21:5219:5219	1453685	70	True				
ANR	1454536	Statement	""" MAS4 """	117:23:5221:5228	1453685	71	True				
ANR	1454537	Statement	TARGET_FMT_lx	117:32:5230:5242	1453685	72	True				
ANR	1454538	Statement	"""  MAS6 """	117:46:5244:5252	1453685	73	True				
ANR	1454539	Statement	TARGET_FMT_lx	117:56:5254:5266	1453685	74	True				
ANR	1454540	Statement	"""   MAS7 """	118:23:5291:5300	1453685	75	True				
ANR	1454541	Statement	TARGET_FMT_lx	118:34:5302:5314	1453685	76	True				
ANR	1454542	Statement	"""    PID """	118:48:5316:5325	1453685	77	True				
ANR	1454543	Statement	TARGET_FMT_lx	118:59:5327:5339	1453685	78	True				
ANR	1454544	Statement	"""\\n"""	118:73:5341:5344	1453685	79	True				
ANR	1454545	Statement	","	118:77:5345:5345	1453685	80	True				
ANR	1454546	Statement	env	119:20:5367:5369	1453685	81	True				
ANR	1454547	Statement	->	119:23:5370:5371	1453685	82	True				
ANR	1454548	Statement	spr	119:25:5372:5374	1453685	83	True				
ANR	1454549	Statement	[	119:28:5375:5375	1453685	84	True				
ANR	1454550	Statement	SPR_BOOKE_MAS4	119:29:5376:5389	1453685	85	True				
ANR	1454551	Statement	]	119:43:5390:5390	1453685	86	True				
ANR	1454552	Statement	","	119:44:5391:5391	1453685	87	True				
ANR	1454553	Statement	env	119:46:5393:5395	1453685	88	True				
ANR	1454554	Statement	->	119:49:5396:5397	1453685	89	True				
ANR	1454555	Statement	spr	119:51:5398:5400	1453685	90	True				
ANR	1454556	Statement	[	119:54:5401:5401	1453685	91	True				
ANR	1454557	Statement	SPR_BOOKE_MAS6	119:55:5402:5415	1453685	92	True				
ANR	1454558	Statement	]	119:69:5416:5416	1453685	93	True				
ANR	1454559	Statement	","	119:70:5417:5417	1453685	94	True				
ANR	1454560	Statement	env	120:20:5439:5441	1453685	95	True				
ANR	1454561	Statement	->	120:23:5442:5443	1453685	96	True				
ANR	1454562	Statement	spr	120:25:5444:5446	1453685	97	True				
ANR	1454563	Statement	[	120:28:5447:5447	1453685	98	True				
ANR	1454564	Statement	SPR_BOOKE_MAS7	120:29:5448:5461	1453685	99	True				
ANR	1454565	Statement	]	120:43:5462:5462	1453685	100	True				
ANR	1454566	Statement	","	120:44:5463:5463	1453685	101	True				
ANR	1454567	Statement	env	120:46:5465:5467	1453685	102	True				
ANR	1454568	Statement	->	120:49:5468:5469	1453685	103	True				
ANR	1454569	Statement	spr	120:51:5470:5472	1453685	104	True				
ANR	1454570	Statement	[	120:54:5473:5473	1453685	105	True				
ANR	1454571	Statement	SPR_BOOKE_PID	120:55:5474:5486	1453685	106	True				
ANR	1454572	Statement	]	120:68:5487:5487	1453685	107	True				
ANR	1454573	Statement	)	120:69:5488:5488	1453685	108	True				
ANR	1454574	ExpressionStatement		120:70:5489:5489	1453685	109	True				
ANR	1454575	Statement	cpu_fprintf	121:8:5499:5509	1453685	110	True				
ANR	1454576	Statement	(	121:19:5510:5510	1453685	111	True				
ANR	1454577	Statement	f	121:20:5511:5511	1453685	112	True				
ANR	1454578	Statement	","	121:21:5512:5512	1453685	113	True				
ANR	1454579	Statement	"""MMUCFG """	121:23:5514:5522	1453685	114	True				
ANR	1454580	Statement	TARGET_FMT_lx	121:33:5524:5536	1453685	115	True				
ANR	1454581	Statement	""" TLB0CFG """	121:47:5538:5548	1453685	116	True				
ANR	1454582	Statement	TARGET_FMT_lx	121:59:5550:5562	1453685	117	True				
ANR	1454583	Statement	""" TLB1CFG """	122:23:5587:5597	1453685	118	True				
ANR	1454584	Statement	TARGET_FMT_lx	122:35:5599:5611	1453685	119	True				
ANR	1454585	Statement	"""\\n"""	122:49:5613:5616	1453685	120	True				
ANR	1454586	Statement	","	122:53:5617:5617	1453685	121	True				
ANR	1454587	Statement	env	123:20:5639:5641	1453685	122	True				
ANR	1454588	Statement	->	123:23:5642:5643	1453685	123	True				
ANR	1454589	Statement	spr	123:25:5644:5646	1453685	124	True				
ANR	1454590	Statement	[	123:28:5647:5647	1453685	125	True				
ANR	1454591	Statement	SPR_MMUCFG	123:29:5648:5657	1453685	126	True				
ANR	1454592	Statement	]	123:39:5658:5658	1453685	127	True				
ANR	1454593	Statement	","	123:40:5659:5659	1453685	128	True				
ANR	1454594	Statement	env	123:42:5661:5663	1453685	129	True				
ANR	1454595	Statement	->	123:45:5664:5665	1453685	130	True				
ANR	1454596	Statement	spr	123:47:5666:5668	1453685	131	True				
ANR	1454597	Statement	[	123:50:5669:5669	1453685	132	True				
ANR	1454598	Statement	SPR_BOOKE_TLB0CFG	123:51:5670:5686	1453685	133	True				
ANR	1454599	Statement	]	123:68:5687:5687	1453685	134	True				
ANR	1454600	Statement	","	123:69:5688:5688	1453685	135	True				
ANR	1454601	Statement	env	124:20:5710:5712	1453685	136	True				
ANR	1454602	Statement	->	124:23:5713:5714	1453685	137	True				
ANR	1454603	Statement	spr	124:25:5715:5717	1453685	138	True				
ANR	1454604	Statement	[	124:28:5718:5718	1453685	139	True				
ANR	1454605	Statement	SPR_BOOKE_TLB1CFG	124:29:5719:5735	1453685	140	True				
ANR	1454606	Statement	]	124:46:5736:5736	1453685	141	True				
ANR	1454607	Statement	)	124:47:5737:5737	1453685	142	True				
ANR	1454608	ExpressionStatement		124:48:5738:5738	1453685	143	True				
ANR	1454609	BreakStatement	break ;	125:8:5748:5753	1453685	144	True				
ANR	1454610	Label	default :	126:4:5759:5766	1453685	145	True				
ANR	1454611	Identifier	default		1453685	0					
ANR	1454612	BreakStatement	break ;	127:8:5776:5781	1453685	146	True				
ANR	1454613	Statement	undef	130:1:5797:5801	1453685	250	True				
ANR	1454614	Statement	RGPL	130:7:5803:5806	1453685	251	True				
ANR	1454615	Statement	undef	131:1:5809:5813	1453685	252	True				
ANR	1454616	Statement	RFPL	131:7:5815:5818	1453685	253	True				
ANR	1454617	ReturnType	void		1453685	1					
ANR	1454618	Identifier	cpu_dump_state		1453685	2					
ANR	1454619	ParameterList	"CPUPPCState * env , FILE * f , fprintf_function cpu_fprintf , int flags"		1453685	3					
ANR	1454620	Parameter	CPUPPCState * env	1:21:21:36	1453685	0	True				
ANR	1454621	ParameterType	CPUPPCState *		1453685	0					
ANR	1454622	Identifier	env		1453685	1					
ANR	1454623	Parameter	FILE * f	1:39:39:45	1453685	1	True				
ANR	1454624	ParameterType	FILE *		1453685	0					
ANR	1454625	Identifier	f		1453685	1					
ANR	1454626	Parameter	fprintf_function cpu_fprintf	1:48:48:75	1453685	2	True				
ANR	1454627	ParameterType	fprintf_function		1453685	0					
ANR	1454628	Identifier	cpu_fprintf		1453685	1					
ANR	1454629	Parameter	int flags	2:21:99:107	1453685	3	True				
ANR	1454630	ParameterType	int		1453685	0					
ANR	1454631	Identifier	flags		1453685	1					
ANR	1454632	CFGEntryNode	ENTRY		1453685		True				
ANR	1454633	CFGExitNode	EXIT		1453685		True				
ANR	1454634	Symbol	* * env		1453685						
ANR	1454635	Symbol	a		1453685						
ANR	1454636	Symbol	* env -> crf		1453685						
ANR	1454637	Symbol	POWERPC_EXCP_BOOKE		1453685						
ANR	1454638	Symbol	f		1453685						
ANR	1454639	Symbol	flags		1453685						
ANR	1454640	Symbol	* env		1453685						
ANR	1454641	Symbol	i		1453685						
ANR	1454642	Symbol	env -> mmu_model		1453685						
ANR	1454643	Symbol	env		1453685						
ANR	1454644	Symbol	env -> crf		1453685						
ANR	1454645	Symbol	env -> flags		1453685						
ANR	1454646	Symbol	POWERPC_FLAG_CFAR		1453685						
ANR	1454647	Symbol	cpu_fprintf		1453685						
ANR	1454648	Symbol	* i		1453685						
ANR	1454649	Symbol	RFPL		1453685						
ANR	1454650	Symbol	RGPL		1453685						
ANR	1454651	Symbol	env -> excp_model		1453685						
ANR	1454652	Symbol	env -> fpscr		1453685						
