# Two Eyeriss-like compute cores with pooling, SIMD and a DRAM controller
name: eyeriss_like_dual_core

cores:
  0: eyeriss_like.yaml   # compute A
  1: eyeriss_like.yaml   # compute B
  2: pooling.yaml        # pooling engine
  3: simd.yaml           # SIMD unit
  4: offchip.yaml        # DRAM controller

offchip_core_id: 4       # core that fronts external memory
unit_energy_cost: 0      # default energy per transferred word

core_connectivity:
  # ─── direct link between the two compute cores ───
  - type: link
    cores: [0, 1]
    bandwidth: 32

  # ─── pooling core connected to each compute core ───
  - {type: link, cores: [0, 2], bandwidth: 32}
  - {type: link, cores: [1, 2], bandwidth: 32}

  # ─── SIMD core connected to each compute core ───
  - {type: link, cores: [0, 3], bandwidth: 32}
  - {type: link, cores: [1, 3], bandwidth: 32}

  # ─── shared bus to off-chip DRAM ───
  - type: bus
    cores: [0, 1, 2, 3, 4]   # all on-chip cores + controller
    bandwidth: 128           # wider than point-to-point links
