#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 13 13:15:47 2019
# Process ID: 10712
# Current directory: V:/hardware/m1_for_arty_s7/m1_for_arty_s7
# Command line: vivado.exe -mode batch -source make_prog_files.tcl -notrace
# Log file: V:/hardware/m1_for_arty_s7/m1_for_arty_s7/vivado.log
# Journal file: V:/hardware/m1_for_arty_s7/m1_for_arty_s7\vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.4\patches\AR70530\vivado'
source make_prog_files.tcl -notrace
  Running updatemem ...

****** updatemem v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/updatemem/main.tcl -notrace
Command: update_mem -meminfo ./m1.mmi -data ./bram_s7.elf -proc dummy -bit ./m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper.bit -out m1_for_arty_s7.bit -force
Loading bitfile ./m1_for_arty_s7.runs/impl_1/m1_for_arty_s7_wrapper.bit
Loading data files...
Updating memory content...
Creating bitstream...
Writing bitstream m1_for_arty_s7.bit...
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
update_mem completed successfully
update_mem: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 520.324 ; gain = 462.711
INFO: [Common 17-206] Exiting updatemem at Tue Aug 13 13:16:12 2019...

********************************************
  m1_for_arty_s7.bit correctly generated
********************************************

Command: write_cfgmem -force -format MCS -size 16 -interface SPIx4 -loadbit { up 0 m1_for_arty_s7.bit} m1_for_arty_s7.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile m1_for_arty_s7.bit
Writing file ./m1_for_arty_s7.mcs
Writing log file ./m1_for_arty_s7.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0021728B    Aug 13 13:16:11 2019    m1_for_arty_s7.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully

********************************************
  m1_for_arty_s7.mcs correctly generated
********************************************

INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 13:16:15 2019...
