INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SaoMiao.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SaoMiao
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/signZE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ChsePC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChsePC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/regFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/showwhat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showwhat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SegLED7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/Datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/fnshow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnshow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/insmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ControlUnit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2458] undeclared symbol insmenRW, assumed default net type wire [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
