CSIM(WM): CUPL Simulation Program
Version 5.0a Serial# 
Copyright (c) 1983, 1998 Logical Devices, Inc.
CREATED Thu Aug 18 18:08:47 2016

LISTING FOR SIMULATION FILE: NOXROM V1.si

   1: Name     NOXROM v1;
   2: PartNo   ATF750CL-15XU;
   3: Date     16-08-2016;
   4: Revision 01;
   5: Designer Rui Martins;
   6: Company  Z-Tech;
   7: Assembly None;
   8: Location Portugal;
   9: Device   V750CPPK;
  10: 
  11: /* ATF22V10C-10XU; */
  12: /* G22V10 */
  13: 
  14: FIELD ADDR = [A15,A14,A9,A8,A7,A6,A5,A4,A3,A2,A1,A0];
  15: FIELD CNTR = [CNT2,CNT1,CNT0];
  16: FIELD F_ADDR = [F_A18,F_A17,F_A16,F_A15,F_A14];
  17:
  18: ORDER: !MREQ, ADDR, F_ADDR, !ROMCS, !F_CE, !F_OE, !F_WR, WR_CMD, CNT2, CNT1, CNT0; 
  19: 
  20: 

===================================
                       D!   W      
      !                 R!!!R      
      M                 OFFF_CCC   
      R                 M___CNNN   
      E            F_AD CCOWMTTT   
      Q    ADDR      R  SEERD210   
===================================
Test a sequence of 4 ADDR for all A15,A14 combinations.
Regular ROM access
0001: 1000000000000LLLLLZHHHLLLL
0002: 0000000000000LLLLLHLLHLLLL
Regular RAM access
0003: 1010000000000LLLLLZHHHLLLL
0004: 0010000000000LLLLLZHHHLLLL
0005: 1100000000000LLLLLZHHHLLLL
0006: 0100000000000LLLLLZHHHLLLL
0007: 1110000000000LLLLLZHHHLLLL
0008: 0110000000000LLLLLZHHHLLLL
Test trigger (3x) ADDR sequence, inside ROM area (A15,A14) = (0,0), Should trigger command BANK 'B'10101, and enable output
0009: 1000011111110LLLLLZHHHLLLH
0010: 0000011111110LLLLLHLLHLLLH
0011: 1000011111110LLLLLZHHHLLHL
0012: 0000011111110LLLLLHLLHLLHL
0013: 1000011111110LLLLLZHHHLLHH
0014: 0000011111110LLLLLHLLHLLHH
0015: 1000000010101LLLLLZHHHLHLL
0016: 0000000010101HLHLHHLLHLHLL
Regular ROM access
0017: 1000000000000HLHLHZHHHLLLL
0018: 0000000000000HLHLHHLLHLLLL
Regular ROM access
0019: 1000000000001HLHLHZHHHLLLL
0020: 0000000000001HLHLHHLLHLLLL
Test trigger (3x) ADDR sequence, inside ROM area (A15,A14) = (0,0), Should trigger command BANK 0, and enable output
0021: 1000011111110HLHLHZHHHLLLH
0022: 0000011111110HLHLHHLLHLLLH
0023: 1000011111110HLHLHZHHHLLHL
0024: 0000011111110HLHLHHLLHLLHL
0025: 1000011111110HLHLHZHHHLLHH
0026: 0000011111110HLHLHHLLHLLHH
0027: 1000000000000HLHLHZHHHLHLL
0028: 0000000000000LLLLLHLLHLHLL
Regular RAM access
0029: 1100000000000LLLLLZHHHLLLL
0030: 0100000000000LLLLLZHHHLLLL
Regular RAM access
0031: 1100000000001LLLLLZHHHLLLL
0032: 0100000000001LLLLLZHHHLLLL
Test trigger (3x) ADDR sequence, outside ROM area (A15,A14) != (0,0), should trigger command BANK 'B'01010, but NOT enable output
0033: 1100011111110LLLLLZHHHLLLH
0034: 0100011111110LLLLLZHHHLLLH
0035: 1100011111110LLLLLZHHHLLHL
0036: 0100011111110LLLLLZHHHLLHL
0037: 1100011111110LLLLLZHHHLLHH
0038: 0100011111110LLLLLZHHHLLHH
0039: 1100100001010LLLLLZHHHLHLL
0040: 0100100001010LHLHLZHHHHHLL
0041: 1000001111111LHLHLZHHHHHLH
0042: 0000001111111LHLHLHLHLHHLH
Regular RAM access
0043: 1110000000000LHLHLZHHHHLLL
0044: 0110000000000LHLHLZHHHHLLL
Test trigger (3x) ADDR sequence, inside ROM area (A15,A14) = (0,0), Should trigger command BANK 0, and enable output
0045: 1000011111110LHLHLZHHHHLLH
0046: 0000011111110LHLHLHLLHHLLH
0047: 1000011111110LHLHLZHHHHLHL
0048: 0000011111110LHLHLHLLHHLHL
0049: 1000011111110LHLHLZHHHHLHH
0050: 0000011111110LHLHLHLLHHLHH
0051: 1000000000000LHLHLZHHHHHLL
0052: 0000000000000LLLLLHLLHLHLL
