# CoreBclkSclkAlign Coarse Training Timing Diagram

The following timing diagram shows the training procedure result of coarse training with<br /> BCLK90 as clock and SCLK as data pin and defines the BCLK90 to SCLK phase relationship<br /> by moving BCLK90.

![](GUID-47DA667A-150B-4212-AB57-1BECE2691379-low.png "BCLK90(Clk) SCLK(Dat)â€”Transition Detection")

-   **[CoreBclkSclkAlign Training Parameters](GUID-DFEE93D7-5860-4AA0-AF91-04B2925C08F5.md)**  

-   **[CoreBclkSclkAlign Training Ports](GUID-D63DCB8B-CB32-46DD-8691-5D41B5D46899.md)**  


**Parent topic:**[CoreBclkSclkAlign Training IP](GUID-9429F651-4C5C-416C-9BC8-002896701DED.md)

