{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Datatypes\n",
    "\n",
    "The following table lists all synthesizable data types and their VHDL equivalent. Synthesizable types can be wrapped in type qualifies to produce runtime variable objects.\n",
    "\n",
    "| CoHDL       | VHDL               |\n",
    "|-------------|--------------------|\n",
    "| `Bit`       | `std_logic`        |\n",
    "| `BitVector` | `std_logic_vector` |\n",
    "| `Unsigned`  | `unsigned`         |\n",
    "| `Signed`    | `signed`           |\n",
    "| `int`       | `integer`          |\n",
    "| `bool`      | `boolean`          |\n",
    "| `Enum`      | `enumeration`      |"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Bit\n",
    "\n",
    "The `Bit` type is equivalent to VHDLs `std_logic`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity BitExample is\n",
      "  port (\n",
      "    a : out std_logic;\n",
      "    b : out std_logic;\n",
      "    c : out std_logic;\n",
      "    d : out std_logic;\n",
      "    e : out std_logic;\n",
      "    f : out std_logic;\n",
      "    g : out std_logic;\n",
      "    h : out std_logic;\n",
      "    x : out std_logic;\n",
      "    y : out std_logic;\n",
      "    z : out std_logic\n",
      "    );\n",
      "end BitExample;\n",
      "\n",
      "\n",
      "architecture arch_BitExample of BitExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_a : std_logic;\n",
      "  signal buffer_b : std_logic;\n",
      "  signal buffer_c : std_logic;\n",
      "  signal buffer_d : std_logic;\n",
      "  signal buffer_e : std_logic;\n",
      "  signal buffer_f : std_logic;\n",
      "  signal buffer_g : std_logic;\n",
      "  signal buffer_h : std_logic;\n",
      "  signal buffer_x : std_logic;\n",
      "  signal buffer_y : std_logic;\n",
      "  signal buffer_z : std_logic;\n",
      "  signal temp : std_logic;\n",
      "  signal temp_1 : std_logic;\n",
      "  signal temp_2 : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  a <= buffer_a;\n",
      "  b <= buffer_b;\n",
      "  c <= buffer_c;\n",
      "  d <= buffer_d;\n",
      "  e <= buffer_e;\n",
      "  f <= buffer_f;\n",
      "  g <= buffer_g;\n",
      "  h <= buffer_h;\n",
      "  x <= buffer_x;\n",
      "  y <= buffer_y;\n",
      "  z <= buffer_z;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  buffer_a <= '0';\n",
      "  buffer_b <= '1';\n",
      "  buffer_c <= '0';\n",
      "  buffer_d <= '1';\n",
      "  buffer_e <= '0';\n",
      "  buffer_f <= '1';\n",
      "  buffer_g <= '0';\n",
      "  buffer_h <= '1';\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_operators)\n",
      "  temp <= (buffer_a) and (buffer_b);\n",
      "  buffer_x <= temp;\n",
      "  temp_1 <= (buffer_a) or (buffer_b);\n",
      "  buffer_y <= temp_1;\n",
      "  temp_2 <= (buffer_a) xor (buffer_b);\n",
      "  buffer_z <= temp_2;\n",
      "end architecture arch_BitExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Bit, BitState, Null, Full\n",
    "from cohdl import std\n",
    "\n",
    "class BitExample(Entity):\n",
    "\n",
    "    a = Port.output(Bit)\n",
    "    b = Port.output(Bit)\n",
    "    c = Port.output(Bit)\n",
    "    d = Port.output(Bit)\n",
    "    e = Port.output(Bit)\n",
    "    f = Port.output(Bit)\n",
    "    g = Port.output(Bit)\n",
    "    h = Port.output(Bit)\n",
    "\n",
    "    x = Port.output(Bit)\n",
    "    y = Port.output(Bit)\n",
    "    z = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "\n",
    "            # different ways to assign to a Bit signal\n",
    "\n",
    "            self.a <<= \"0\"\n",
    "            self.b <<= \"1\"\n",
    "            self.c <<= False\n",
    "            self.d <<= True\n",
    "            self.e <<= Null\n",
    "            self.f <<= Full\n",
    "            self.g <<= BitState.LOW\n",
    "            self.h <<= BitState.HIGH\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic_operators():\n",
    "            # Bit implements the basic binary operations\n",
    "            # and, or and xor\n",
    "            self.x <<= self.a & self.b\n",
    "            self.y <<= self.a | self.b\n",
    "            self.z <<= self.a ^ self.b\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(BitExample))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## vector types\n",
    "\n",
    "CoHDL defines three vector types (`BitVector`, `Unsigned` and `Signed`). Each consists of a fixed number of Bits, they differ only in the way arithmetic operators are implemented for them.\n",
    "\n",
    "The following example shows, how the width of the vector types `BitVector`, `Signed` and `Unsigned` is defined. Currently only bitorder 'downto' is supported."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import BitVector, Signed, Unsigned\n",
    "\n",
    "bv_a = BitVector[7:0]\n",
    "bv_b = BitVector[8]   # equivalent to [7:0]\n",
    "\n",
    "s_a = Signed[4:0]\n",
    "s_b = Signed[5]       # equivalent to [4:0]\n",
    "\n",
    "u_a = Unsigned[15:0]\n",
    "u_b = Unsigned[16]    # equivalent to [15:0]"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### assigning and casting vector types\n",
    "\n",
    "The different vector types can be assigned to each other, when the assignment is unambiguous and no bits are lost. The following table lists under which conditions a source value of width `S` can be assigned to a target of width `T`.\n",
    "\n",
    "|source\\target|BitVector|Unsigned|Signed|\n",
    "|-------------|---------|--------|------|\n",
    "|BitVector    | S == T  | S == T |S == T|\n",
    "|Unsigned     | S == T  | S <= T |S <  T|\n",
    "|Signed       | S == T  |   -    |S <= T|\n",
    "\n",
    "The three vector types can be converted into each other using the properties `bitvector`, `signed` and `unsigned`.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity TypeCasts is\n",
      "  port (\n",
      "    output_v : out std_logic_vector(15 downto 0);\n",
      "    output_u : out unsigned(15 downto 0);\n",
      "    output_s : out signed(15 downto 0)\n",
      "    );\n",
      "end TypeCasts;\n",
      "\n",
      "\n",
      "architecture arch_TypeCasts of TypeCasts is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output_v : std_logic_vector(15 downto 0);\n",
      "  signal buffer_output_u : unsigned(15 downto 0);\n",
      "  signal buffer_output_s : signed(15 downto 0);\n",
      "  signal local_u : unsigned(7 downto 0);\n",
      "  signal local_v : std_logic_vector(7 downto 0);\n",
      "  signal local_s : signed(7 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output_v <= buffer_output_v;\n",
      "  output_u <= buffer_output_u;\n",
      "  output_s <= buffer_output_s;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  buffer_output_u <= resize(local_u, 16);\n",
      "  buffer_output_u <= resize(unsigned(local_v), 16);\n",
      "  buffer_output_s <= resize(local_s, 16);\n",
      "  buffer_output_s <= signed(std_logic_vector(resize(local_u, 16)));\n",
      "  buffer_output_s <= resize(signed(local_v), 16);\n",
      "  buffer_output_v <= std_logic_vector(resize(local_u, 16));\n",
      "  buffer_output_v <= std_logic_vector(resize(local_s, 16));\n",
      "end architecture arch_TypeCasts;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signal, Unsigned, Signed, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class TypeCasts(Entity):\n",
    "    output_v = Port.output(BitVector[16])\n",
    "    output_u = Port.output(Unsigned[16])\n",
    "    output_s = Port.output(Signed[16])\n",
    "\n",
    "    def architecture(self):\n",
    "\n",
    "        # local signals, only 8 bit wide to\n",
    "        # demonstrate automatic resize when assigned\n",
    "        # to wider numeric types\n",
    "        local_v = Signal[BitVector[8]]()\n",
    "        local_u = Signal[Unsigned[8]]()\n",
    "        local_s = Signal[Signed[8]]()\n",
    "        \n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.output_u <<= local_u\n",
    "\n",
    "            # The BitVector local_v is cast to Unsigned\n",
    "            # before the assignment to output_u.\n",
    "            self.output_u <<= local_v.unsigned\n",
    "\n",
    "            # Both signed and unsigned values are assignable\n",
    "            # to wider signed objects. Plain BitVectors\n",
    "            # must be cast before assignment.\n",
    "            self.output_s <<= local_s\n",
    "            self.output_s <<= local_u\n",
    "            self.output_s <<= local_v.signed\n",
    "\n",
    "            # Type casts can also appear on the left hand side of assignments\n",
    "            self.output_v.unsigned <<= local_u\n",
    "            self.output_v.signed <<= local_s\n",
    "\n",
    "print(std.VhdlCompiler.to_string(TypeCasts))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### slices\n",
    "\n",
    "CoHDL uses the `[]`-Operator to extract bits and slices from vectors. The return value of these expressions is a reference to the specified bits and can be used as an alias for parts of vectors. This works both in synthesizable and non-synthesizable contexts."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleSlices is\n",
      "  port (\n",
      "    input_v : out std_logic_vector(15 downto 0);\n",
      "    output_v : out std_logic_vector(15 downto 0)\n",
      "    );\n",
      "end ExampleSlices;\n",
      "\n",
      "\n",
      "architecture arch_ExampleSlices of ExampleSlices is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_input_v : std_logic_vector(15 downto 0);\n",
      "  signal buffer_output_v : std_logic_vector(15 downto 0);\n",
      "  signal temp : unsigned(5 downto 0);\n",
      "  signal temp_1 : unsigned(5 downto 0);\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  input_v <= buffer_input_v;\n",
      "  output_v <= buffer_output_v;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_1)\n",
      "  buffer_output_v(15) <= buffer_input_v(0);\n",
      "  temp <= (unsigned(buffer_input_v(5 downto 0))) + (1);\n",
      "  buffer_output_v(10 downto 5) <= std_logic_vector(temp);\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic_2)\n",
      "  buffer_output_v(15) <= buffer_input_v(0);\n",
      "  temp_1 <= (unsigned(buffer_input_v(5 downto 0))) + (1);\n",
      "  buffer_output_v(10 downto 5) <= std_logic_vector(temp_1);\n",
      "end architecture arch_ExampleSlices;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleSlices(Entity):\n",
    "    input_v = Port.output(BitVector[16])\n",
    "    output_v = Port.output(BitVector[16])\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic_1():\n",
    "            self.output_v[15] <<= self.input_v[0]\n",
    "\n",
    "            self.output_v[10:5].unsigned <<= self.input_v[5:0].unsigned + 1\n",
    "\n",
    "        # CoHDL tracks vector slices even when they are defined outside\n",
    "        # synthesizable contexts. Here input_bit and output_bit are defined\n",
    "        # as aliases for bit 0 of input_v and bit 15 of output_v.\n",
    "        input_bit = self.input_v[0]\n",
    "        output_bit = self.output_v[15]\n",
    "\n",
    "        # slice aliases can also be type cast\n",
    "        input_slice = self.input_v[5:0].unsigned\n",
    "        output_slice = self.output_v[10:5].unsigned\n",
    "\n",
    "        # equivalent to logic_1 but using aliases\n",
    "        # instead of explicit slices\n",
    "        @std.concurrent\n",
    "        def logic_2():\n",
    "            output_bit.next = input_bit\n",
    "            output_slice.next = input_slice + 1\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(ExampleSlices))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following example shows, how vector slices can be used in combination with python classes to provide aliases for fields in a configuration register."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Counter is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    config : in std_logic_vector(31 downto 0);\n",
      "    output : out unsigned(31 downto 0)\n",
      "    );\n",
      "end Counter;\n",
      "\n",
      "\n",
      "architecture arch_Counter of Counter is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(31 downto 0);\n",
      "  signal tick : std_logic := '0';\n",
      "  signal cnt : unsigned(15 downto 0) := unsigned(std_logic_vector'(\"0000000000000000\"));\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  process_prescaler: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : boolean;\n",
      "    variable temp_2 : unsigned(15 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      tick <= '0';\n",
      "      temp := (cnt = 0);\n",
      "      temp_1 := temp;\n",
      "      if temp_1 then\n",
      "        cnt <= unsigned(config(31 downto 16));\n",
      "        tick <= '1';\n",
      "      else\n",
      "        temp_2 := (cnt) - (1);\n",
      "        cnt <= temp_2;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  process_output: process(clk)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : boolean;\n",
      "    variable temp_2 : unsigned(31 downto 0);\n",
      "    variable temp_3 : unsigned(31 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := tick = '1';\n",
      "      if temp then\n",
      "        temp_1 := config(1) = '1';\n",
      "        if temp_1 then\n",
      "          temp_2 := (buffer_output) - (1);\n",
      "          buffer_output <= temp_2;\n",
      "        else\n",
      "          temp_3 := (buffer_output) + (1);\n",
      "          buffer_output <= temp_3;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Counter;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "class Config:\n",
    "    def __init__(self, raw: Signal[BitVector]):\n",
    "        self.enable = raw[0]\n",
    "        self.cnt_down = raw[1]\n",
    "        self.prescaler = raw[31:16].unsigned\n",
    "\n",
    "\n",
    "class Counter(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    config = Port.input(BitVector[32])\n",
    "    output = Port.output(Unsigned[32])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        # wrap the config bitvector in a python class that provides\n",
    "        # aliases to the contained register fields\n",
    "        cfg = Config(self.config)\n",
    "\n",
    "        # tick is high for one clock period when the prescaler runs out\n",
    "        tick = Signal[Bit](False)\n",
    "        cnt = Signal[Unsigned[16]](0)\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        def process_prescaler():\n",
    "            if cnt == 0:\n",
    "                cnt.next = cfg.prescaler\n",
    "                tick.push = True\n",
    "            else:\n",
    "                cnt.next = cnt - 1\n",
    "        \n",
    "        # increment or decrement the output counter\n",
    "        # when the prescaler runs out\n",
    "        @std.sequential(clk)\n",
    "        def process_output():\n",
    "            if tick:\n",
    "                if cfg.cnt_down:\n",
    "                    self.output <<= self.output - 1\n",
    "                else:\n",
    "                    self.output <<= self.output + 1\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Counter))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Null and Full\n",
    "\n",
    "CoHDL defines two singleton objects `cohdl.Null` and `cohdl.Full` as a replacement for VHDLs `(others => 'x')` construct. When assigned to vectors they set all bits to `'0'` or `'1'`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ExampleNullFull is\n",
      "  port (\n",
      "    a : out std_logic_vector(0 downto 0);\n",
      "    b : out std_logic_vector(1 downto 0);\n",
      "    c : out std_logic_vector(2 downto 0);\n",
      "    d : out std_logic_vector(3 downto 0);\n",
      "    x : out std_logic\n",
      "    );\n",
      "end ExampleNullFull;\n",
      "\n",
      "\n",
      "architecture arch_ExampleNullFull of ExampleNullFull is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_a : std_logic_vector(0 downto 0);\n",
      "  signal buffer_b : std_logic_vector(1 downto 0);\n",
      "  signal buffer_c : std_logic_vector(2 downto 0);\n",
      "  signal buffer_d : std_logic_vector(3 downto 0);\n",
      "  signal buffer_x : std_logic;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  a <= buffer_a;\n",
      "  b <= buffer_b;\n",
      "  c <= buffer_c;\n",
      "  d <= buffer_d;\n",
      "  x <= buffer_x;\n",
      "  \n",
      "  -- CONCURRENT BLOCK (logic)\n",
      "  buffer_a <= \"0\";\n",
      "  buffer_b <= \"11\";\n",
      "  buffer_c <= \"000\";\n",
      "  buffer_d <= \"1111\";\n",
      "  buffer_x <= '0';\n",
      "end architecture arch_ExampleNullFull;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, BitVector, Bit, Null, Full\n",
    "from cohdl import std\n",
    "\n",
    "class ExampleNullFull(Entity):\n",
    "    a = Port.output(BitVector[1])\n",
    "    b = Port.output(BitVector[2])\n",
    "    c = Port.output(BitVector[3])\n",
    "    d = Port.output(BitVector[4])\n",
    "\n",
    "    x = Port.output(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.concurrent\n",
    "        def logic():\n",
    "            self.a <<= Null\n",
    "            self.b <<= Full\n",
    "            self.c <<= Null\n",
    "            self.d <<= Full\n",
    "\n",
    "            # assigning Null and Full to bits works too\n",
    "            self.x <<= Null\n",
    "        \n",
    "print(std.VhdlCompiler.to_string(ExampleNullFull))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Enums\n",
    "\n",
    "CoHDL provides the submodule `cohdl.enum` that implements part of Pythons standard `enum` module. Types derived from `cohdl.enum.Enum` are synthesizable (can be wrapped in Signals, Variables and Temporaries). As the following example shows CoHDL turns them into VHDL enumeration types."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity EnumExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    output : out unsigned(7 downto 0)\n",
      "    );\n",
      "end EnumExample;\n",
      "\n",
      "\n",
      "architecture arch_EnumExample of EnumExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_output : unsigned(7 downto 0);\n",
      "  type MyEnum is (first, second, third);\n",
      "  signal state : MyEnum := first;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  output <= buffer_output;\n",
      "  \n",
      "\n",
      "  logic_a: process(clk)\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      case state is\n",
      "        when first =>\n",
      "          state <= second;\n",
      "          buffer_output <= unsigned(std_logic_vector'(\"00000001\"));\n",
      "        when second =>\n",
      "          state <= third;\n",
      "          buffer_output <= unsigned(std_logic_vector'(\"00000010\"));\n",
      "        when third =>\n",
      "          state <= first;\n",
      "          buffer_output <= unsigned(std_logic_vector'(\"00000011\"));\n",
      "        when others =>\n",
      "          null;\n",
      "      end case;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_EnumExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, enum\n",
    "from cohdl import std\n",
    "\n",
    "class MyEnum(enum.Enum):\n",
    "    first = enum.auto()\n",
    "    second = enum.auto()\n",
    "    third = enum.auto()\n",
    "\n",
    "class EnumExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    output = Port.output(Unsigned[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        state = Signal[MyEnum](MyEnum.first)\n",
    "\n",
    "        @std.sequential(std.Clock(self.clk))\n",
    "        def logic_a():\n",
    "            nonlocal state\n",
    "\n",
    "            # cohdl supports match statements\n",
    "            # (but no pattern matching)\n",
    "            match state:\n",
    "                case MyEnum.first:\n",
    "                    state <<= MyEnum.second\n",
    "                    self.output <<= 1\n",
    "                case MyEnum.second:\n",
    "                    state <<= MyEnum.third\n",
    "                    self.output <<= 2\n",
    "                case MyEnum.third:\n",
    "                    state <<= MyEnum.first\n",
    "                    self.output <<= 3\n",
    "        \n",
    "\n",
    "print(std.VhdlCompiler.to_string(EnumExample))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "## Arrays\n",
    "\n",
    "Array types are defined using the expression `cohdl.Array[DATA_TYPE, CNT]` where `DATA_TYPE` is a synthesizable datatype and `CNT` is a positive integer."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "from cohdl import Array, Bit\n",
    "\n",
    "# define a new array type 'Array[Bit, 16]'\n",
    "my_array_type = Array[Bit, 16]\n",
    "\n",
    "# define a new object 'my_array' of type 'Array[Bit, 16]'\n",
    "my_array = Array[Bit, 16]()\n",
    "my_array = my_array_type()  # equivalent to previous line"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity ArrayExample is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    addr_in : in unsigned(3 downto 0);\n",
      "    data_in : in std_logic_vector(7 downto 0);\n",
      "    addr_out : in unsigned(3 downto 0);\n",
      "    data_out : out std_logic_vector(7 downto 0)\n",
      "    );\n",
      "end ArrayExample;\n",
      "\n",
      "\n",
      "architecture arch_ArrayExample of ArrayExample is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_data_out : std_logic_vector(7 downto 0);\n",
      "  type array_type is array(0 to 15) of unsigned(7 downto 0);\n",
      "  signal memory : array_type;\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  data_out <= buffer_data_out;\n",
      "  \n",
      "\n",
      "  process_write: process(clk)\n",
      "    variable temp : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := addr_in;\n",
      "      memory(to_integer(temp)) <= unsigned(data_in);\n",
      "    end if;\n",
      "  end process;\n",
      "  \n",
      "\n",
      "  process_read: process(clk)\n",
      "    variable temp : unsigned(3 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := addr_out;\n",
      "      buffer_data_out <= std_logic_vector(memory(to_integer(temp)));\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_ArrayExample;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Signal, Bit, Unsigned, Array, BitVector\n",
    "from cohdl import std\n",
    "\n",
    "\n",
    "class ArrayExample(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "\n",
    "    addr_in = Port.input(Unsigned[4])\n",
    "    data_in = Port.input(BitVector[8])\n",
    "\n",
    "    addr_out = Port.input(Unsigned[4])\n",
    "    data_out = Port.output(BitVector[8])\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "\n",
    "        # like all other synthesizable types array types\n",
    "        # must be type qualified to create runtime variable objects\n",
    "        memory = Signal[Array[Unsigned[8], 16]]()\n",
    "\n",
    "        @std.sequential(clk)\n",
    "        def process_write():\n",
    "            # array elements are accessed using the []-operator\n",
    "            # the arguments type must be one of int, Signed or Unsigned\n",
    "            memory[self.addr_in] <<= self.data_in\n",
    "        \n",
    "        @std.sequential(clk)\n",
    "        def process_read():\n",
    "            self.data_out <<= memory[self.addr_out]\n",
    "        \n",
    "print(std.VhdlCompiler.to_string(ArrayExample))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
