Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/ALU/ALUandALUControl_Tester_isim_beh.exe -prj C:/Xilinx/Projects/ALU/ALUandALUControl_Tester_beh.prj work.ALUandALUControl_Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/ALU/ALU_Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/ALU/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/ALU/ALUandALUControl.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/ALU/ALUandALUControl_Tester.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/ALU/HW.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ALU/ALUandALUControl.v" Line 17: Size mismatch in connection of port <A>. Formal port size is 32-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module ALU_Control
Compiling module ALU
Compiling module ALUandALUControl
Compiling module ALUandALUControl_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/Projects/ALU/ALUandALUControl_Tester_isim_beh.exe
Fuse Memory Usage: 28148 KB
Fuse CPU Usage: 437 ms
