// Seed: 2481565966
module module_0 ();
  always @(id_1 or 1) {1 | (1 == 1), 1, 1} <= 1'b0;
  assign id_1 = id_1 | id_1;
  reg  id_2;
  wire id_3;
  initial begin
    id_2 <= id_1 - 1;
    id_2 = id_2 < id_1;
    $display(1 & 1, id_2);
  end
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  wand  id_3
);
  assign id_0 = 1;
  module_0();
endmodule
