<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_608a12b4</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_608a12b4')">rsnoc_z_H_R_G_T2_U_U_608a12b4</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s8 cl rt"><a href="mod1306.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Toggle" > 51.36</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1306.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1306.html#inst_tag_85974"  onclick="showContent('inst_tag_85974')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 67.21</td>
<td class="s8 cl rt"><a href="mod1306.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Toggle" > 51.36</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1306.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<hr>
<a name="inst_tag_85974"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_85974" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.21</td>
<td class="s8 cl rt"><a href="mod1306.html#Line" > 87.10</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1306.html#Toggle" > 51.36</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1306.html#Branch" > 74.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.04</td>
<td class="s8 cl rt"> 85.99</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 56.63</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2592.html#inst_tag_258474" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_108196" id="tag_urg_inst_108196">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod157.html#inst_tag_12924" id="tag_urg_inst_12924">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod541.html#inst_tag_32411" id="tag_urg_inst_32411">If</a></td>
<td class="s5 cl rt"> 55.53</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 42.49</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod407.html#inst_tag_30903" id="tag_urg_inst_30903">Ifpa</a></td>
<td class="s6 cl rt"> 63.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2274.html#inst_tag_228621" id="tag_urg_inst_228621">Io</a></td>
<td class="s5 cl rt"> 52.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod556.html#inst_tag_32602" id="tag_urg_inst_32602">Ip</a></td>
<td class="s6 cl rt"> 64.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479_0.html#inst_tag_128696" id="tag_urg_inst_128696">Irspp</a></td>
<td class="s5 cl rt"> 54.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod440.html#inst_tag_31063" id="tag_urg_inst_31063">It</a></td>
<td class="s6 cl rt"> 63.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1589.html#inst_tag_147348" id="tag_urg_inst_147348">uci8929b15012</a></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod890.html#inst_tag_69313" id="tag_urg_inst_69313">upc</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_76693" id="tag_urg_inst_76693">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1281.html#inst_tag_85550" id="tag_urg_inst_85550">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2407_0.html#inst_tag_235954" id="tag_urg_inst_235954">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1794_0.html#inst_tag_175150" id="tag_urg_inst_175150">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1052.html#inst_tag_76715" id="tag_urg_inst_76715">uu922e3a49</a></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_31906" id="tag_urg_inst_31906">uua42ce297cd</a></td>
<td class="s7 cl rt"> 74.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_608a12b4'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1306.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>54</td><td>87.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229434</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229439</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>229445</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229453</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229458</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229475</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229481</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>229485</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>229510</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229599</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>229677</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>229688</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229877</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>229882</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>229990</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
229433                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229434     1/1          		if ( ! Sys_Clk_RstN )
229435     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
229436     1/1          		else if ( u_d27a )
229437     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
229438                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229439     1/1          		if ( ! Sys_Clk_RstN )
229440     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
229441     1/1          		else if ( u_d27a )
229442     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
229443                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
229444                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
229445     1/1          		case ( uu_cc5c_caseSel )
229446     1/1          			2'b01   : u_cc5c = 4'b0000 ;
229447     1/1          			2'b10   : u_cc5c = 4'b0100 ;
229448     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
229449     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
229450                  		endcase
229451                  	end
229452                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229453     1/1          		if ( ! Sys_Clk_RstN )
229454     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
229455     1/1          		else if ( u_d27a )
229456     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
229457                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229458     1/1          		if ( ! Sys_Clk_RstN )
229459     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
229460     1/1          		else if ( u_d27a )
229461     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
229462                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
229463                  		.Clk( Sys_Clk )
229464                  	,	.Clk_ClkS( Sys_Clk_ClkS )
229465                  	,	.Clk_En( Sys_Clk_En )
229466                  	,	.Clk_EnS( Sys_Clk_EnS )
229467                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
229468                  	,	.Clk_RstN( Sys_Clk_RstN )
229469                  	,	.Clk_Tm( Sys_Clk_Tm )
229470                  	,	.O( u_bb4d )
229471                  	,	.Reset( NextRsp1 )
229472                  	,	.Set( CxtEn &amp; CxtId )
229473                  	);
229474                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229475     1/1          		if ( ! Sys_Clk_RstN )
229476     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
229477     1/1          		else if ( u_d27a )
229478     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
229479                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
229480                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229481     1/1          		if ( ! Sys_Clk_RstN )
229482     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
229483     1/1          		else if ( u_d27a )
229484     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
229485     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
229486     1/1          			1'b1    : u_1002 = Cxt_0 ;
229487     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
229488                  		endcase
229489                  	end
229490                  	rsnoc_z_H_R_U_B_B_A274 Ib(
229491                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
229492                  	);
229493                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
229494                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
229495                  	);
229496                  	assign uRsp_Status_caseSel =
229497                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
229498                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
229499                  					&amp;	Rsp2_Status == 2'b01
229500                  				&amp;
229501                  				Rsp_Last
229502                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
229503                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
229504                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
229505                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
229506                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
229507                  		}
229508                  		;
229509                  	always @( uRsp_Status_caseSel ) begin
229510     1/1          		case ( uRsp_Status_caseSel )
229511     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
229512     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
229513     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
229514     1/1          			5'b01000 : Rsp_Status = 2'b01 ;
229515     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
229516     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
229517                  		endcase
229518                  	end
229519                  	rsnoc_z_H_R_G_T2_P_U_cf2298fc Ip(
229520                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
229521                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
229522                  	,	.Cxt_Echo( CxtPkt_Echo )
229523                  	,	.Cxt_Head( CxtPkt_Head )
229524                  	,	.Cxt_Len1( CxtPkt_Len1 )
229525                  	,	.Cxt_OpcT( CxtPkt_OpcT )
229526                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
229527                  	,	.CxtUsed( CxtUsed )
229528                  	,	.Rx_CxtId( 1'b1 )
229529                  	,	.Rx_Head( RxPkt_Head )
229530                  	,	.Rx_Last( RxPkt_Last )
229531                  	,	.Rx_Opc( RxPkt_Opc )
229532                  	,	.Rx_Pld( RxPkt_Pld )
229533                  	,	.Rx_Rdy( RxPkt_Rdy )
229534                  	,	.Rx_Status( RxPkt_Status )
229535                  	,	.Rx_Vld( RxPkt_Vld )
229536                  	,	.Sys_Clk( Sys_Clk )
229537                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229538                  	,	.Sys_Clk_En( Sys_Clk_En )
229539                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229540                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229541                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229542                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229543                  	,	.Sys_Pwr_Idle( )
229544                  	,	.Sys_Pwr_WakeUp( )
229545                  	,	.Tx_Data( TxPkt_Data )
229546                  	,	.Tx_Head( TxPkt_Head )
229547                  	,	.Tx_Rdy( TxPkt_Rdy )
229548                  	,	.Tx_Tail( TxPkt_Tail )
229549                  	,	.Tx_Vld( TxPkt_Vld )
229550                  	,	.TxCxtId( TxPktCxtId )
229551                  	,	.TxLast( TxPktLast )
229552                  	);
229553                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
229554                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
229555                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
229556                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
229557                  		.CxtUsed( CxtUsed )
229558                  	,	.FreeCxt( CtxFreeId )
229559                  	,	.FreeVld( CxtFreeVld )
229560                  	,	.NewCxt( CxtId )
229561                  	,	.NewRdy( CxtRdy )
229562                  	,	.NewVld( CxtEn )
229563                  	,	.Sys_Clk( Sys_Clk )
229564                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229565                  	,	.Sys_Clk_En( Sys_Clk_En )
229566                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229567                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229568                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229569                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229570                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
229571                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
229572                  	);
229573                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
229574                  	rsnoc_z_H_R_G_T2_O_U_403bc4fd Io(
229575                  		.Cxt_0( Cxt_0 )
229576                  	,	.CxtUsed( CxtUsed )
229577                  	,	.Rdy( OrdRdy )
229578                  	,	.Req_AddLd0( Req1_AddLd0 )
229579                  	,	.Req_AddMdL( Req1_AddMdL )
229580                  	,	.Req_Len1( Req1_Len1 )
229581                  	,	.Req_OpcT( Req1_OpcT )
229582                  	,	.Req_RouteId( Req1_RouteId )
229583                  	,	.Req_Strm( 1'b0 )
229584                  	,	.ReqRdy( TrnRdy )
229585                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
229586                  	,	.Sys_Clk( Sys_Clk )
229587                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229588                  	,	.Sys_Clk_En( Sys_Clk_En )
229589                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229590                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229591                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229592                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229593                  	,	.Sys_Pwr_Idle( )
229594                  	,	.Sys_Pwr_WakeUp( )
229595                  	);
229596                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
229597                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
229598                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229599     1/1          		if ( ! Sys_Clk_RstN )
229600     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
229601     1/1          		else if ( NextTrn )
229602     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
229603                  	rsnoc_z_H_R_G_T2_T_U_cf2298fc It(
229604                  		.AddrBase( IdInfo_0_AddrBase )
229605                  	,	.Cmd_Echo( Req1_Echo )
229606                  	,	.Cmd_KeyId( Req1_KeyId )
229607                  	,	.Cmd_Len1( Req1_Len1 )
229608                  	,	.Cmd_Lock( Req1_Lock )
229609                  	,	.Cmd_OpcT( Req1_OpcT )
229610                  	,	.Cmd_RawAddr( Req1_RawAddr )
229611                  	,	.Cmd_RouteId( Req1_RouteId )
229612                  	,	.Cmd_Status( Req1_Status )
229613                  	,	.Cmd_User( Req1_User )
229614                  	,	.HitId( Translation_0_Id )
229615                  	,	.Pld_Data( Pld_Data )
229616                  	,	.Pld_Last( Pld_Last )
229617                  	,	.Rdy( TrnRdy )
229618                  	,	.Rx_Data( RxErr_Data )
229619                  	,	.Rx_Head( RxErr_Head )
229620                  	,	.Rx_Rdy( RxErr_Rdy )
229621                  	,	.Rx_Tail( RxErr_Tail )
229622                  	,	.Rx_Vld( RxErr_Vld )
229623                  	,	.Sys_Clk( Sys_Clk )
229624                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229625                  	,	.Sys_Clk_En( Sys_Clk_En )
229626                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229627                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229628                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229629                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229630                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
229631                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
229632                  	,	.Vld( TrnVld )
229633                  	);
229634                  	assign Req1_Addr = Req1_RawAddr;
229635                  	assign PipeIn_Addr = Req1_Addr;
229636                  	assign u_cb9b_0 = PipeIn_Addr;
229637                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
229638                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
229639                  	assign u_c4ee = Req1_Len1 [6:2];
229640                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
229641                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
229642                  	assign PipeIn_BurstType = Req1_BurstType;
229643                  	assign u_cb9b_1 = PipeIn_BurstType;
229644                  	assign u_cb9b_11 = PipeIn_Opc;
229645                  	assign PipeIn_Urg = Req1_Urg;
229646                  	assign u_cb9b_17 = PipeIn_Urg;
229647                  	assign PipeIn_User = Req1_User;
229648                  	assign u_cb9b_19 = PipeIn_User;
229649                  	assign PipeIn_Data = Pld_Data;
229650                  	assign u_cb9b_2 = PipeIn_Data;
229651                  	assign Req1_Fail = Req1_Status == 2'b11;
229652                  	assign PipeIn_Fail = Req1_Fail;
229653                  	assign u_cb9b_4 = PipeIn_Fail;
229654                  	assign PipeIn_Head = ReqHead;
229655                  	assign u_cb9b_6 = PipeIn_Head;
229656                  	assign PipeIn_Last = Pld_Last;
229657                  	assign u_cb9b_7 = PipeIn_Last;
229658                  	assign PipeIn_Len1 = Req1_Len1;
229659                  	assign u_cb9b_8 = PipeIn_Len1;
229660                  	assign PipeIn_Lock = Req1_Lock;
229661                  	assign u_cb9b_9 = PipeIn_Lock;
229662                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
229663                  	assign PostRdy = GenLcl_Req_Rdy;
229664                  	assign PipeOut_Urg = u_d4d9_17;
229665                  	assign PipeOut_Head = u_d4d9_6;
229666                  	assign PipeOutHead = PipeOut_Head;
229667                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
229668                  	assign uReq1_Opc_caseSel =
229669                  		{		Req1_OpcT == 4'b0110
229670                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
229671                  			,	Req1_OpcT == 4'b0011
229672                  			,	Req1_OpcT == 4'b0010
229673                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
229674                  		}
229675                  		;
229676                  	always @( uReq1_Opc_caseSel ) begin
229677     1/1          		case ( uReq1_Opc_caseSel )
229678     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
229679     1/1          			5'b00010 : Req1_Opc = 3'b010 ;
229680     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
229681     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
229682     1/1          			5'b10000 : Req1_Opc = 3'b101 ;
229683     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
229684                  		endcase
229685                  	end
229686                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
229687                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
229688     1/1          		case ( uPipeIn_Opc_caseSel )
229689     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
229690     1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
229691     1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
229692     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
229693     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
229694                  		endcase
229695                  	end
229696                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
229697                  		.Rx_0( u_cb9b_0 )
229698                  	,	.Rx_1( u_cb9b_1 )
229699                  	,	.Rx_11( u_cb9b_11 )
229700                  	,	.Rx_14( 1'b0 )
229701                  	,	.Rx_15( 1'b0 )
229702                  	,	.Rx_17( u_cb9b_17 )
229703                  	,	.Rx_19( u_cb9b_19 )
229704                  	,	.Rx_2( u_cb9b_2 )
229705                  	,	.Rx_4( u_cb9b_4 )
229706                  	,	.Rx_6( u_cb9b_6 )
229707                  	,	.Rx_7( u_cb9b_7 )
229708                  	,	.Rx_8( u_cb9b_8 )
229709                  	,	.Rx_9( u_cb9b_9 )
229710                  	,	.RxRdy( ReqRdy )
229711                  	,	.RxVld( ReqVld )
229712                  	,	.Sys_Clk( Sys_Clk )
229713                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229714                  	,	.Sys_Clk_En( Sys_Clk_En )
229715                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229716                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229717                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229718                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229719                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
229720                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
229721                  	,	.Tx_0( u_d4d9_0 )
229722                  	,	.Tx_1( u_d4d9_1 )
229723                  	,	.Tx_11( u_d4d9_11 )
229724                  	,	.Tx_14( u_d4d9_14 )
229725                  	,	.Tx_15( u_d4d9_15 )
229726                  	,	.Tx_17( u_d4d9_17 )
229727                  	,	.Tx_19( u_d4d9_19 )
229728                  	,	.Tx_2( u_d4d9_2 )
229729                  	,	.Tx_4( u_d4d9_4 )
229730                  	,	.Tx_6( u_d4d9_6 )
229731                  	,	.Tx_7( u_d4d9_7 )
229732                  	,	.Tx_8( u_d4d9_8 )
229733                  	,	.Tx_9( u_d4d9_9 )
229734                  	,	.TxRdy( PipeOutRdy )
229735                  	,	.TxVld( PipeOutVld )
229736                  	);
229737                  	assign PipeOut_Addr = u_d4d9_0;
229738                  	assign GenLcl_Req_Addr = PipeOut_Addr;
229739                  	assign PipeOut_Data = u_d4d9_2;
229740                  	assign MyDatum = PipeOut_Data [35:0];
229741                  	assign MyData = { 2'b0 , MyDatum };
229742                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
229743                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
229744                  	);
229745                  	assign PipeOut_Fail = u_d4d9_4;
229746                  	assign NullBe = PipeOut_Fail;
229747                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
229748                  	assign GenLcl_Req_Vld = PostVld;
229749                  	assign PipeOut_Last = u_d4d9_7;
229750                  	assign GenLcl_Req_Last = PipeOut_Last;
229751                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
229752                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
229753                  	assign PipeOut_BurstType = u_d4d9_1;
229754                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
229755                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
229756                  	assign PipeOut_Len1 = u_d4d9_8;
229757                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
229758                  	assign PipeOut_Lock = u_d4d9_9;
229759                  	assign GenLcl_Req_Lock = PipeOut_Lock;
229760                  	assign PipeOut_Opc = u_d4d9_11;
229761                  	assign GenLcl_Req_Opc = PipeOut_Opc;
229762                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
229763                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
229764                  	assign PipeOut_SeqUnique = u_d4d9_15;
229765                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
229766                  	assign PipeOut_User = u_d4d9_19;
229767                  	assign GenLcl_Req_User = PipeOut_User;
229768                  	assign Rsp0_Rdy = Rsp1_Rdy;
229769                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
229770                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
229771                  		.Clk( Sys_Clk )
229772                  	,	.Clk_ClkS( Sys_Clk_ClkS )
229773                  	,	.Clk_En( Sys_Clk_En )
229774                  	,	.Clk_EnS( Sys_Clk_EnS )
229775                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
229776                  	,	.Clk_RstN( Sys_Clk_RstN )
229777                  	,	.Clk_Tm( Sys_Clk_Tm )
229778                  	,	.En( GenLcl_Req_Vld )
229779                  	,	.O( u_43f9 )
229780                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
229781                  	,	.Set( NullBe &amp; PipeOutHead )
229782                  	);
229783                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
229784                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
229785                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
229786                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
229787                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
229788                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
229789                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
229790                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
229791                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
229792                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
229793                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
229794                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
229795                  	,	.GenLcl_Req_User( GenLcl_Req_User )
229796                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
229797                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
229798                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
229799                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
229800                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
229801                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
229802                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
229803                  	,	.GenPrt_Req_Addr( u_Req_Addr )
229804                  	,	.GenPrt_Req_Be( u_Req_Be )
229805                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
229806                  	,	.GenPrt_Req_Data( u_Req_Data )
229807                  	,	.GenPrt_Req_Last( u_Req_Last )
229808                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
229809                  	,	.GenPrt_Req_Lock( u_Req_Lock )
229810                  	,	.GenPrt_Req_Opc( u_Req_Opc )
229811                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
229812                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
229813                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
229814                  	,	.GenPrt_Req_User( u_Req_User )
229815                  	,	.GenPrt_Req_Vld( u_Req_Vld )
229816                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
229817                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
229818                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
229819                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
229820                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
229821                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
229822                  	);
229823                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
229824                  		.GenLcl_Req_Addr( u_Req_Addr )
229825                  	,	.GenLcl_Req_Be( u_Req_Be )
229826                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
229827                  	,	.GenLcl_Req_Data( u_Req_Data )
229828                  	,	.GenLcl_Req_Last( u_Req_Last )
229829                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
229830                  	,	.GenLcl_Req_Lock( u_Req_Lock )
229831                  	,	.GenLcl_Req_Opc( u_Req_Opc )
229832                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
229833                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
229834                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
229835                  	,	.GenLcl_Req_User( u_Req_User )
229836                  	,	.GenLcl_Req_Vld( u_Req_Vld )
229837                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
229838                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
229839                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
229840                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
229841                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
229842                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
229843                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
229844                  	,	.GenPrt_Req_Be( Gen_Req_Be )
229845                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
229846                  	,	.GenPrt_Req_Data( Gen_Req_Data )
229847                  	,	.GenPrt_Req_Last( Gen_Req_Last )
229848                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
229849                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
229850                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
229851                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
229852                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
229853                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
229854                  	,	.GenPrt_Req_User( Gen_Req_User )
229855                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
229856                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
229857                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
229858                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
229859                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
229860                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
229861                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
229862                  	,	.Sys_Clk( Sys_Clk )
229863                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
229864                  	,	.Sys_Clk_En( Sys_Clk_En )
229865                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
229866                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
229867                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
229868                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
229869                  	,	.Sys_Pwr_Idle( u_70_Idle )
229870                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
229871                  	);
229872                  	assign IdInfo_0_Id = Translation_0_Id;
229873                  	assign IdInfo_1_Id = Req1_KeyId;
229874                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
229875                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
229876                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229877     1/1          		if ( ! Sys_Clk_RstN )
229878     1/1          			Load &lt;= #1.0 ( 2'b0 );
229879     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
229880                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
229881                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
229882     1/1          		if ( ! Sys_Clk_RstN )
229883     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
229884     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
229885                  	assign RxInt_Rdy = RxIn_Rdy;
229886                  	assign Rx_Rdy = RxInt_Rdy;
229887                  	assign WakeUp_Rx = Rx_Vld;
229888                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
229889                  	assign u_5446 = RxIn_Data [110:94];
229890                  	assign Translation_0_Aperture = u_5446 [16:5];
229891                  	assign TxBypData = TxIn_Data [37:0];
229892                  	assign TxLcl_Data =
229893                  		{			{	TxIn_Data [111]
229894                  			,	TxIn_Data [110:94]
229895                  			,	TxIn_Data [93:90]
229896                  			,	TxIn_Data [89:88]
229897                  			,	TxIn_Data [87:81]
229898                  			,	TxIn_Data [80:49]
229899                  			,	TxIn_Data [48:41]
229900                  			,	TxIn_Data [40:38]
229901                  			}
229902                  		,
229903                  		TxBypData
229904                  		};
229905                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
229906                  	assign TxLcl_Head = TxIn_Head;
229907                  	assign Tx_Head = TxLcl_Head;
229908                  	assign TxLcl_Tail = TxIn_Tail;
229909                  	assign Tx_Tail = TxLcl_Tail;
229910                  	assign TxLcl_Vld = TxIn_Vld;
229911                  	assign Tx_Vld = TxLcl_Vld;
229912                  	assign WakeUp_Other = 1'b0;
229913                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
229914                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
229915                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
229916                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
229917                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
229918                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
229919                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
229920                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
229921                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
229922                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
229923                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
229924                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
229925                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
229926                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
229927                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
229928                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
229929                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
229930                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
229931                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
229932                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
229933                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
229934                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
229935                  	assign u_3ded_Data_Last = RxIn_Data [37];
229936                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
229937                  	assign u_3ded_Data_Err = RxIn_Data [36];
229938                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
229939                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
229940                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
229941                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
229942                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
229943                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
229944                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
229945                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
229946                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
229947                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
229948                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
229949                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
229950                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
229951                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
229952                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
229953                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
229954                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
229955                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
229956                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
229957                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
229958                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
229959                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
229960                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
229961                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
229962                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
229963                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
229964                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
229965                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
229966                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
229967                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
229968                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
229969                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
229970                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
229971                  	assign u_6807_Data_Last = TxIn_Data [37];
229972                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
229973                  	assign u_6807_Data_Err = TxIn_Data [36];
229974                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
229975                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
229976                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
229977                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
229978                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
229979                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
229980                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
229981                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
229982                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
229983                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
229984                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
229985                  	assign u_5ddf = CxtUsed;
229986                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
229987                  	// synopsys translate_off
229988                  	// synthesis translate_off
229989                  	always @( posedge Sys_Clk )
229990     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
229991     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
229992     <font color = "grey">unreachable  </font>				dontStop = 0;
229993     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
229994     <font color = "grey">unreachable  </font>				if (!dontStop) begin
229995     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
229996     <font color = "grey">unreachable  </font>					$stop;
229997                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
229998                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1306.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229437
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229442
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229456
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229461
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229478
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229484
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229641
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       229874
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1306.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">530</td>
<td class="rt">51.36 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">265</td>
<td class="rt">51.36 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">265</td>
<td class="rt">51.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">530</td>
<td class="rt">51.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">265</td>
<td class="rt">51.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">265</td>
<td class="rt">51.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1306.html" >rsnoc_z_H_R_G_T2_U_U_608a12b4</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">43</td>
<td class="rt">74.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">229641</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">229874</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229434</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229439</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">229445</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229453</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229458</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229475</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">229481</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">229485</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">229510</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">229599</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">229677</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">229688</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">229877</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">229882</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229641     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229874     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229434     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229435     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
229436     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229437     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229439     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229440     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
229441     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229442     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229445     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
229446     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
229447     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
229448     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
229449     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229453     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229454     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
229455     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229456     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229458     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229459     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
229460     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229461     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229475     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229476     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
229477     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229478     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229481     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229482     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
229483     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
229484     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229485     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
229486     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
229487     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229510     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
229511     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
229512     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
229513     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
229514     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
229515     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
229516     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229599     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229600     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
229601     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
229602     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229677     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
229678     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
229679     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
229680     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
229681     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
229682     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
229683     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229688     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
229689     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
229690     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
229691     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
229692     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
229693     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229877     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229878     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
229879     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
229882     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
229883     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
229884     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_85974">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_608a12b4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
