// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calcLayerDetAndTrace (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        det0_V_V,
        det0_V_V_ap_vld,
        det1_V_V3,
        det1_V_V3_ap_vld,
        det2_V_V6,
        det2_V_V6_ap_vld,
        sum_V_dout,
        sum_V_empty_n,
        sum_V_read
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] det0_V_V;
output   det0_V_V_ap_vld;
output  [31:0] det1_V_V3;
output   det1_V_V3_ap_vld;
output  [31:0] det2_V_V6;
output   det2_V_V6_ap_vld;
input  [31:0] sum_V_dout;
input   sum_V_empty_n;
output   sum_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg det0_V_V_ap_vld;
reg det1_V_V3_ap_vld;
reg det2_V_V6_ap_vld;
reg sum_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [175:0] MSB_V;
reg   [14:0] sumBuf_address0;
reg    sumBuf_ce0;
reg    sumBuf_we0;
wire   [31:0] sumBuf_q0;
reg   [14:0] sumBuf_address1;
reg    sumBuf_ce1;
wire   [31:0] sumBuf_q1;
wire   [1:0] sizes_address0;
reg    sizes_ce0;
wire   [4:0] sizes_q0;
reg    Dx_V_0_ce0;
wire   [31:0] Dx_V_0_q0;
reg    Dx_V_1_ce0;
wire   [31:0] Dx_V_1_q0;
reg    Dx_V_2_ce0;
wire   [31:0] Dx_V_2_q0;
reg    Dx_V_3_ce0;
wire   [31:0] Dx_V_3_q0;
reg    Dx_V_4_ce0;
wire   [31:0] Dx_V_4_q0;
reg    Dy_V_0_ce0;
wire   [31:0] Dy_V_0_q0;
reg    Dy_V_1_ce0;
wire   [31:0] Dy_V_1_q0;
reg    Dy_V_2_ce0;
wire   [31:0] Dy_V_2_q0;
reg    Dy_V_3_ce0;
wire   [31:0] Dy_V_3_q0;
reg    Dy_V_4_ce0;
wire   [31:0] Dy_V_4_q0;
wire   [3:0] Dxy_V_2_address0;
reg    Dxy_V_2_ce0;
wire   [14:0] Dxy_V_2_q0;
wire   [3:0] Dxy_V_3_address0;
reg    Dxy_V_3_ce0;
wire   [14:0] Dxy_V_3_q0;
wire   [3:0] Dxy_V_0_address0;
reg    Dxy_V_0_ce0;
wire   [13:0] Dxy_V_0_q0;
wire   [3:0] Dxy_V_1_address0;
reg    Dxy_V_1_ce0;
wire   [13:0] Dxy_V_1_q0;
wire   [3:0] Dxy_V_4_address0;
reg    Dxy_V_4_ce0;
wire   [7:0] Dxy_V_4_q0;
reg    sum_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond2_i_fu_710_p2;
wire   [9:0] r_fu_456_p2;
reg   [9:0] r_reg_1399;
wire    ap_CS_fsm_state2;
wire   [31:0] rIndex_1_fu_474_p3;
reg   [31:0] rIndex_1_reg_1404;
wire   [0:0] exitcond1_i_fu_450_p2;
wire  signed [15:0] tmp_1_fu_1371_p2;
reg  signed [15:0] tmp_1_reg_1412;
wire   [5:0] val_assign_cast_i_fu_702_p1;
reg   [5:0] val_assign_cast_i_reg_1417;
wire   [10:0] c_cast_i_fu_706_p1;
reg   [10:0] c_cast_i_reg_1422;
reg    ap_block_state3;
wire   [9:0] c_fu_716_p2;
reg   [9:0] c_reg_1430;
wire   [1:0] k_fu_742_p2;
reg   [1:0] k_reg_1438;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond_i_fu_736_p2;
wire   [10:0] cOffset_fu_765_p2;
reg   [10:0] cOffset_reg_1448;
wire    ap_CS_fsm_state5;
wire   [0:0] or_cond_i_fu_783_p2;
reg   [0:0] or_cond_i_reg_1455;
wire  signed [5:0] rOffset_fu_789_p2;
reg   [5:0] rOffset_reg_1464;
wire   [31:0] grp_calcHaarPattern_x_y_fu_416_ap_return;
reg  signed [31:0] tmp_26_i2_reg_1471;
wire    ap_CS_fsm_state6;
wire    grp_calcHaarPattern_x_y_fu_416_ap_ready;
wire    grp_calcHaarPattern_x_y_fu_416_ap_done;
reg   [31:0] tmp_27_i1_reg_1476;
wire    ap_CS_fsm_state8;
wire   [4:0] tmp_17_cast_fu_803_p1;
reg   [4:0] tmp_17_cast_reg_1481;
wire  signed [22:0] tmp_i1_cast7_fu_807_p1;
reg  signed [22:0] tmp_i1_cast7_reg_1486;
wire  signed [22:0] tmp_1_i_cast_fu_819_p1;
reg  signed [22:0] tmp_1_i_cast_reg_1492;
wire   [2:0] kn_fu_829_p2;
reg   [2:0] kn_reg_1501;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond_i2_fu_823_p2;
wire   [42:0] r_V_4_fu_857_p2;
reg   [42:0] r_V_4_reg_1531;
reg   [4:0] tmp_52_reg_1536;
wire    ap_CS_fsm_state10;
wire   [4:0] tmp_57_fu_919_p1;
reg   [4:0] tmp_57_reg_1541;
wire   [0:0] tmp_58_fu_935_p2;
reg   [0:0] tmp_58_reg_1546;
wire   [7:0] tmp_60_fu_941_p1;
reg   [7:0] tmp_60_reg_1553;
reg   [3:0] tmp_75_reg_1559;
wire   [4:0] tmp_80_fu_1001_p1;
reg   [4:0] tmp_80_reg_1564;
wire   [0:0] tmp_81_fu_1017_p2;
reg   [0:0] tmp_81_reg_1569;
wire   [7:0] tmp_83_fu_1023_p1;
reg   [7:0] tmp_83_reg_1576;
reg   [7:0] Dxy_V_4_load_reg_1582;
wire  signed [15:0] tmp_74_fu_1113_p1;
reg  signed [15:0] tmp_74_reg_1587;
wire    ap_CS_fsm_state11;
wire  signed [15:0] tmp_97_fu_1203_p1;
reg  signed [15:0] tmp_97_reg_1592;
wire  signed [15:0] tmp_7_fu_1377_p2;
reg  signed [15:0] tmp_7_reg_1597;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
(* use_dsp48 = "no" *) wire   [15:0] tmp_13_fu_1251_p2;
reg   [15:0] tmp_13_reg_1613;
(* use_dsp48 = "no" *) wire   [15:0] tmp_14_fu_1256_p2;
reg   [15:0] tmp_14_reg_1618;
wire    ap_CS_fsm_state14;
wire   [31:0] tmp_20_i_fu_1269_p2;
reg   [31:0] tmp_20_i_reg_1633;
wire  signed [31:0] tmp_V_fu_1280_p2;
reg  signed [31:0] tmp_V_reg_1638;
wire    ap_CS_fsm_state15;
wire   [31:0] r_V_i_fu_1289_p2;
reg   [31:0] r_V_i_reg_1643;
wire    ap_CS_fsm_state16;
wire   [31:0] d_V_fu_1294_p2;
wire    ap_CS_fsm_state17;
wire   [63:0] r_V_7_fu_1305_p2;
reg   [63:0] r_V_7_reg_1653;
wire    ap_CS_fsm_state18;
wire   [72:0] r_V_9_fu_1318_p2;
reg   [72:0] r_V_9_reg_1658;
wire    grp_calcHaarPattern_x_y_fu_416_ap_start;
wire    grp_calcHaarPattern_x_y_fu_416_ap_idle;
wire   [14:0] grp_calcHaarPattern_x_y_fu_416_sumBuf_address0;
wire    grp_calcHaarPattern_x_y_fu_416_sumBuf_ce0;
wire   [14:0] grp_calcHaarPattern_x_y_fu_416_sumBuf_address1;
wire    grp_calcHaarPattern_x_y_fu_416_sumBuf_ce1;
wire   [3:0] grp_calcHaarPattern_x_y_fu_416_box_0_V_address0;
wire    grp_calcHaarPattern_x_y_fu_416_box_0_V_ce0;
reg   [31:0] grp_calcHaarPattern_x_y_fu_416_box_0_V_q0;
wire   [3:0] grp_calcHaarPattern_x_y_fu_416_box_1_V_address0;
wire    grp_calcHaarPattern_x_y_fu_416_box_1_V_ce0;
reg   [31:0] grp_calcHaarPattern_x_y_fu_416_box_1_V_q0;
wire   [3:0] grp_calcHaarPattern_x_y_fu_416_box_2_V_address0;
wire    grp_calcHaarPattern_x_y_fu_416_box_2_V_ce0;
reg   [31:0] grp_calcHaarPattern_x_y_fu_416_box_2_V_q0;
wire   [3:0] grp_calcHaarPattern_x_y_fu_416_box_3_V_address0;
wire    grp_calcHaarPattern_x_y_fu_416_box_3_V_ce0;
reg   [31:0] grp_calcHaarPattern_x_y_fu_416_box_3_V_q0;
wire   [3:0] grp_calcHaarPattern_x_y_fu_416_box_4_V_address0;
wire    grp_calcHaarPattern_x_y_fu_416_box_4_V_ce0;
reg   [31:0] grp_calcHaarPattern_x_y_fu_416_box_4_V_q0;
reg   [31:0] rIndex_i_reg_347;
reg    ap_block_state1;
reg   [9:0] val_assign_reg_358;
reg   [9:0] c_i_reg_370;
reg   [1:0] k_i_reg_381;
wire    ap_CS_fsm_state19;
reg  signed [31:0] p_Val2_11_reg_393;
reg   [2:0] kn_i_reg_405;
reg    grp_calcHaarPattern_x_y_fu_416_ap_start_reg;
wire    ap_CS_fsm_state7;
wire  signed [63:0] tmp_15_cast_fu_731_p1;
wire   [63:0] tmp_23_i_fu_748_p1;
wire   [63:0] tmp_18_cast_fu_844_p1;
wire   [63:0] tmp_22_cast_fu_1224_p1;
wire   [63:0] tmp_23_cast_fu_1246_p1;
wire   [63:0] tmp_27_cast_fu_1261_p1;
wire   [63:0] tmp_28_cast_fu_1265_p1;
wire   [175:0] p_Result_3_fu_496_p5;
wire   [0:0] tmp_i_32_fu_482_p2;
reg   [175:0] p_Val2_s_fu_188;
wire   [175:0] ret_V_fu_534_p3;
wire   [175:0] p_Result_2_fu_679_p2;
wire   [31:0] p_Val2_12_fu_1362_p2;
wire   [0:0] tmp_i_fu_462_p2;
wire   [31:0] rIndex_fu_468_p2;
wire   [7:0] tmp_47_fu_488_p1;
wire   [167:0] tmp_48_fu_524_p1;
wire   [167:0] r_V_8_fu_514_p4;
wire   [167:0] tmp_s_fu_528_p2;
wire   [4:0] tmp_fu_446_p1;
wire   [7:0] Lo_assign_fu_547_p3;
wire   [7:0] Hi_assign_fu_555_p2;
wire   [0:0] tmp_29_fu_565_p2;
wire   [7:0] tmp_30_fu_571_p2;
wire   [7:0] tmp_31_fu_577_p3;
wire   [7:0] tmp_33_fu_593_p3;
wire   [7:0] tmp_32_fu_585_p3;
wire   [7:0] tmp_34_fu_601_p2;
wire   [175:0] tmp_V_2_fu_561_p1;
wire   [175:0] tmp_35_fu_607_p1;
wire   [175:0] tmp_38_fu_619_p2;
reg   [175:0] tmp_39_fu_625_p4;
wire   [175:0] tmp_36_fu_611_p1;
wire   [175:0] tmp_37_fu_615_p1;
wire   [175:0] tmp_41_fu_643_p2;
wire   [175:0] tmp_42_fu_649_p2;
wire   [175:0] p_demorgan_fu_655_p2;
wire   [175:0] tmp_43_fu_661_p2;
wire   [175:0] tmp_40_fu_635_p3;
wire   [175:0] tmp_44_fu_667_p2;
wire   [175:0] tmp_45_fu_673_p2;
wire   [4:0] val_assign_i_fu_694_p3;
wire   [15:0] tmp_19_i_cast_fu_722_p1;
(* use_dsp48 = "no" *) wire   [15:0] tmp_2_fu_726_p2;
wire   [10:0] sizes_load_cast2_i_fu_757_p1;
wire   [9:0] sizes_load_cast2_i_c_fu_761_p1;
wire   [0:0] tmp_24_i_fu_771_p2;
wire   [0:0] tmp_25_i_fu_777_p2;
wire   [5:0] sizes_load_cast3_i_fu_753_p1;
wire   [3:0] tmp_3_fu_795_p3;
wire  signed [6:0] tmp_i1_cast_fu_810_p1;
wire   [6:0] tmp_1_i_fu_813_p2;
wire   [4:0] tmp_i3_cast_fu_835_p1;
wire   [4:0] tmp_4_fu_839_p2;
wire  signed [31:0] r_V_4_fu_857_p0;
wire   [4:0] tmp_56_fu_873_p4;
wire   [22:0] tmp_4_i_cast_fu_883_p1;
wire   [22:0] tmp_5_i_fu_887_p2;
wire   [25:0] tmp_5_fu_892_p3;
wire  signed [26:0] tmp_7_i_cast_fu_900_p1;
wire  signed [26:0] Hi_assign_1_fu_904_p2;
wire   [22:0] tmp_8_i_fu_914_p2;
wire   [25:0] tmp_6_fu_923_p3;
wire  signed [31:0] Lo_assign_1_fu_931_p1;
wire  signed [31:0] Hi_assign_1_cast_fu_910_p1;
wire   [3:0] tmp_79_fu_955_p4;
wire   [22:0] tmp_13_i_cast_fu_965_p1;
wire   [22:0] tmp_14_i_fu_969_p2;
wire   [25:0] tmp_10_fu_974_p3;
wire  signed [26:0] tmp_16_i_cast_fu_982_p1;
wire  signed [26:0] Hi_assign_2_fu_986_p2;
wire   [22:0] tmp_17_i_fu_996_p2;
wire   [25:0] tmp_11_fu_1005_p3;
wire  signed [31:0] Lo_assign_2_fu_1013_p1;
wire  signed [31:0] Hi_assign_2_cast_fu_992_p1;
wire   [7:0] tmp_59_fu_1027_p3;
wire   [7:0] tmp_62_fu_1044_p2;
wire   [7:0] tmp_64_fu_1055_p2;
reg   [175:0] tmp_61_fu_1034_p4;
wire   [7:0] tmp_63_fu_1049_p2;
wire   [7:0] tmp_65_fu_1060_p3;
wire   [7:0] tmp_67_fu_1074_p3;
wire   [7:0] tmp_68_fu_1081_p2;
wire   [175:0] tmp_66_fu_1067_p3;
wire   [175:0] tmp_69_fu_1087_p1;
wire   [175:0] tmp_70_fu_1091_p1;
wire   [175:0] tmp_71_fu_1095_p2;
wire   [175:0] tmp_72_fu_1101_p2;
wire   [175:0] p_Result_s_fu_1107_p2;
wire   [7:0] tmp_82_fu_1117_p3;
wire   [7:0] tmp_85_fu_1134_p2;
wire   [7:0] tmp_87_fu_1145_p2;
reg   [175:0] tmp_84_fu_1124_p4;
wire   [7:0] tmp_86_fu_1139_p2;
wire   [7:0] tmp_88_fu_1150_p3;
wire   [7:0] tmp_90_fu_1164_p3;
wire   [7:0] tmp_91_fu_1171_p2;
wire   [175:0] tmp_89_fu_1157_p3;
wire   [175:0] tmp_92_fu_1177_p1;
wire   [175:0] tmp_93_fu_1181_p1;
wire   [175:0] tmp_94_fu_1185_p2;
wire   [175:0] tmp_95_fu_1191_p2;
wire   [175:0] p_Result_1_fu_1197_p2;
wire   [15:0] tmp_53_fu_1207_p1;
wire   [15:0] tmp_54_fu_1210_p1;
wire   [15:0] tmp_55_fu_1213_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp_8_fu_1219_p2;
wire   [15:0] tmp_76_fu_1229_p1;
wire   [15:0] tmp_77_fu_1232_p1;
wire   [15:0] tmp_78_fu_1235_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp_9_fu_1241_p2;
wire  signed [15:0] tmp_12_fu_1382_p2;
wire   [31:0] tmp_21_i6_fu_1275_p2;
wire  signed [7:0] r_V_i_fu_1289_p1;
wire  signed [31:0] r_V_7_fu_1305_p0;
wire  signed [31:0] r_V_7_fu_1305_p1;
wire  signed [31:0] r_V_9_fu_1318_p0;
wire  signed [42:0] r_V_9_fu_1318_p1;
wire   [73:0] lhs_V_fu_1324_p3;
wire  signed [73:0] rhs_V_1_cast_i_fu_1331_p1;
wire   [73:0] ret_V_1_fu_1334_p2;
wire   [0:0] tmp_51_fu_1350_p3;
wire   [31:0] tmp_35_cast_i_fu_1358_p1;
wire   [31:0] p_Val2_5_fu_1340_p4;
wire   [10:0] tmp_1_fu_1371_p0;
wire  signed [15:0] tmp_1_fu_1371_p1;
wire   [10:0] tmp_7_fu_1377_p1;
wire   [10:0] tmp_12_fu_1382_p1;
reg   [18:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 19'd1;
#0 MSB_V = 176'd0;
#0 grp_calcHaarPattern_x_y_fu_416_ap_start_reg = 1'b0;
end

calcLayerDetAndTrcud #(
    .DataWidth( 32 ),
    .AddressRange( 17622 ),
    .AddressWidth( 15 ))
sumBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sumBuf_address0),
    .ce0(sumBuf_ce0),
    .we0(sumBuf_we0),
    .d0(sum_V_dout),
    .q0(sumBuf_q0),
    .address1(sumBuf_address1),
    .ce1(sumBuf_ce1),
    .q1(sumBuf_q1)
);

calcLayerDetAndTrdEe #(
    .DataWidth( 5 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
sizes_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sizes_address0),
    .ce0(sizes_ce0),
    .q0(sizes_q0)
);

calcLayerDetAndTreOg #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dx_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_0_V_address0),
    .ce0(Dx_V_0_ce0),
    .q0(Dx_V_0_q0)
);

calcLayerDetAndTrfYi #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dx_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_1_V_address0),
    .ce0(Dx_V_1_ce0),
    .q0(Dx_V_1_q0)
);

calcLayerDetAndTrg8j #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dx_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_2_V_address0),
    .ce0(Dx_V_2_ce0),
    .q0(Dx_V_2_q0)
);

calcLayerDetAndTrhbi #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dx_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_3_V_address0),
    .ce0(Dx_V_3_ce0),
    .q0(Dx_V_3_q0)
);

calcLayerDetAndTribs #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dx_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_4_V_address0),
    .ce0(Dx_V_4_ce0),
    .q0(Dx_V_4_q0)
);

calcLayerDetAndTrfYi #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dy_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_0_V_address0),
    .ce0(Dy_V_0_ce0),
    .q0(Dy_V_0_q0)
);

calcLayerDetAndTreOg #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dy_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_1_V_address0),
    .ce0(Dy_V_1_ce0),
    .q0(Dy_V_1_q0)
);

calcLayerDetAndTrhbi #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dy_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_2_V_address0),
    .ce0(Dy_V_2_ce0),
    .q0(Dy_V_2_q0)
);

calcLayerDetAndTrg8j #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dy_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_3_V_address0),
    .ce0(Dy_V_3_ce0),
    .q0(Dy_V_3_q0)
);

calcLayerDetAndTribs #(
    .DataWidth( 32 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
Dy_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_calcHaarPattern_x_y_fu_416_box_4_V_address0),
    .ce0(Dy_V_4_ce0),
    .q0(Dy_V_4_q0)
);

calcLayerDetAndTrocq #(
    .DataWidth( 15 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Dxy_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Dxy_V_2_address0),
    .ce0(Dxy_V_2_ce0),
    .q0(Dxy_V_2_q0)
);

calcLayerDetAndTrpcA #(
    .DataWidth( 15 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Dxy_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Dxy_V_3_address0),
    .ce0(Dxy_V_3_ce0),
    .q0(Dxy_V_3_q0)
);

calcLayerDetAndTrqcK #(
    .DataWidth( 14 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Dxy_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Dxy_V_0_address0),
    .ce0(Dxy_V_0_ce0),
    .q0(Dxy_V_0_q0)
);

calcLayerDetAndTrrcU #(
    .DataWidth( 14 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Dxy_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Dxy_V_1_address0),
    .ce0(Dxy_V_1_ce0),
    .q0(Dxy_V_1_q0)
);

calcLayerDetAndTrsc4 #(
    .DataWidth( 8 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
Dxy_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Dxy_V_4_address0),
    .ce0(Dxy_V_4_ce0),
    .q0(Dxy_V_4_q0)
);

calcHaarPattern_x_y grp_calcHaarPattern_x_y_fu_416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_calcHaarPattern_x_y_fu_416_ap_start),
    .ap_done(grp_calcHaarPattern_x_y_fu_416_ap_done),
    .ap_idle(grp_calcHaarPattern_x_y_fu_416_ap_idle),
    .ap_ready(grp_calcHaarPattern_x_y_fu_416_ap_ready),
    .sumBuf_address0(grp_calcHaarPattern_x_y_fu_416_sumBuf_address0),
    .sumBuf_ce0(grp_calcHaarPattern_x_y_fu_416_sumBuf_ce0),
    .sumBuf_q0(sumBuf_q0),
    .sumBuf_address1(grp_calcHaarPattern_x_y_fu_416_sumBuf_address1),
    .sumBuf_ce1(grp_calcHaarPattern_x_y_fu_416_sumBuf_ce1),
    .sumBuf_q1(sumBuf_q1),
    .box_0_V_address0(grp_calcHaarPattern_x_y_fu_416_box_0_V_address0),
    .box_0_V_ce0(grp_calcHaarPattern_x_y_fu_416_box_0_V_ce0),
    .box_0_V_q0(grp_calcHaarPattern_x_y_fu_416_box_0_V_q0),
    .box_1_V_address0(grp_calcHaarPattern_x_y_fu_416_box_1_V_address0),
    .box_1_V_ce0(grp_calcHaarPattern_x_y_fu_416_box_1_V_ce0),
    .box_1_V_q0(grp_calcHaarPattern_x_y_fu_416_box_1_V_q0),
    .box_2_V_address0(grp_calcHaarPattern_x_y_fu_416_box_2_V_address0),
    .box_2_V_ce0(grp_calcHaarPattern_x_y_fu_416_box_2_V_ce0),
    .box_2_V_q0(grp_calcHaarPattern_x_y_fu_416_box_2_V_q0),
    .box_3_V_address0(grp_calcHaarPattern_x_y_fu_416_box_3_V_address0),
    .box_3_V_ce0(grp_calcHaarPattern_x_y_fu_416_box_3_V_ce0),
    .box_3_V_q0(grp_calcHaarPattern_x_y_fu_416_box_3_V_q0),
    .box_4_V_address0(grp_calcHaarPattern_x_y_fu_416_box_4_V_address0),
    .box_4_V_ce0(grp_calcHaarPattern_x_y_fu_416_box_4_V_ce0),
    .box_4_V_q0(grp_calcHaarPattern_x_y_fu_416_box_4_V_q0),
    .box_V_offset(k_i_reg_381),
    .sumBufIndex_V(p_Val2_s_fu_188),
    .rOffset(rOffset_reg_1464),
    .cOffset(cOffset_reg_1448),
    .ap_return(grp_calcHaarPattern_x_y_fu_416_ap_return)
);

surf_Simplified_mtde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
surf_Simplified_mtde_U29(
    .din0(tmp_1_fu_1371_p0),
    .din1(tmp_1_fu_1371_p1),
    .dout(tmp_1_fu_1371_p2)
);

surf_Simplified_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
surf_Simplified_mbkb_U30(
    .din0(tmp_74_reg_1587),
    .din1(tmp_7_fu_1377_p1),
    .dout(tmp_7_fu_1377_p2)
);

surf_Simplified_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
surf_Simplified_mbkb_U31(
    .din0(tmp_97_reg_1592),
    .din1(tmp_12_fu_1382_p1),
    .dout(tmp_12_fu_1382_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond1_i_fu_450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_calcHaarPattern_x_y_fu_416_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | ((or_cond_i_fu_783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_calcHaarPattern_x_y_fu_416_ap_start_reg <= 1'b1;
        end else if ((grp_calcHaarPattern_x_y_fu_416_ap_ready == 1'b1)) begin
            grp_calcHaarPattern_x_y_fu_416_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c_i_reg_370 <= c_reg_1430;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_i_fu_450_p2 == 1'd0))) begin
        c_i_reg_370 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        k_i_reg_381 <= k_reg_1438;
    end else if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd0))) begin
        k_i_reg_381 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        kn_i_reg_405 <= kn_reg_1501;
    end else if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        kn_i_reg_405 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Val2_11_reg_393 <= d_V_fu_1294_p2;
    end else if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_11_reg_393 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_i_fu_450_p2 == 1'd0))) begin
        if ((tmp_i_32_fu_482_p2 == 1'd1)) begin
            p_Val2_s_fu_188 <= p_Result_2_fu_679_p2;
        end else if ((tmp_i_32_fu_482_p2 == 1'd0)) begin
            p_Val2_s_fu_188 <= ret_V_fu_534_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd1))) begin
        rIndex_i_reg_347 <= rIndex_1_reg_1404;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rIndex_i_reg_347 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd1))) begin
        val_assign_reg_358 <= r_reg_1399;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        val_assign_reg_358 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Dxy_V_4_load_reg_1582 <= Dxy_V_4_q0;
        tmp_52_reg_1536 <= {{Dxy_V_2_q0[14:10]}};
        tmp_57_reg_1541 <= tmp_57_fu_919_p1;
        tmp_58_reg_1546 <= tmp_58_fu_935_p2;
        tmp_60_reg_1553[7 : 3] <= tmp_60_fu_941_p1[7 : 3];
        tmp_75_reg_1559 <= {{Dxy_V_0_q0[13:10]}};
        tmp_80_reg_1564 <= tmp_80_fu_1001_p1;
        tmp_81_reg_1569 <= tmp_81_fu_1017_p2;
        tmp_83_reg_1576[7 : 3] <= tmp_83_fu_1023_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_i_32_fu_482_p2 == 1'd0) & (exitcond1_i_fu_450_p2 == 1'd0))) begin
        MSB_V <= p_Result_3_fu_496_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        cOffset_reg_1448 <= cOffset_fu_765_p2;
        or_cond_i_reg_1455 <= or_cond_i_fu_783_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        c_cast_i_reg_1422[9 : 0] <= c_cast_i_fu_706_p1[9 : 0];
        c_reg_1430 <= c_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_reg_1438 <= k_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        kn_reg_1501 <= kn_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_i_fu_450_p2 == 1'd0))) begin
        rIndex_1_reg_1404 <= rIndex_1_fu_474_p3;
        tmp_1_reg_1412 <= tmp_1_fu_1371_p2;
        val_assign_cast_i_reg_1417[4 : 0] <= val_assign_cast_i_fu_702_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_fu_783_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        rOffset_reg_1464 <= rOffset_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i2_fu_823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        r_V_4_reg_1531[42 : 1] <= r_V_4_fu_857_p2[42 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_V_7_reg_1653 <= r_V_7_fu_1305_p2;
        r_V_9_reg_1658[72 : 1] <= r_V_9_fu_1318_p2[72 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_i_reg_1643 <= r_V_i_fu_1289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_reg_1399 <= r_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_13_reg_1613 <= tmp_13_fu_1251_p2;
        tmp_14_reg_1618 <= tmp_14_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_17_cast_reg_1481[3 : 2] <= tmp_17_cast_fu_803_p1[3 : 2];
        tmp_1_i_cast_reg_1492 <= tmp_1_i_cast_fu_819_p1;
        tmp_27_i1_reg_1476 <= grp_calcHaarPattern_x_y_fu_416_ap_return;
        tmp_i1_cast7_reg_1486 <= tmp_i1_cast7_fu_807_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_20_i_reg_1633 <= tmp_20_i_fu_1269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_26_i2_reg_1471 <= grp_calcHaarPattern_x_y_fu_416_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_74_reg_1587 <= tmp_74_fu_1113_p1;
        tmp_97_reg_1592 <= tmp_97_fu_1203_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_7_reg_1597 <= tmp_7_fu_1377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_V_reg_1638 <= tmp_V_fu_1280_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Dx_V_0_ce0 = grp_calcHaarPattern_x_y_fu_416_box_0_V_ce0;
    end else begin
        Dx_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Dx_V_1_ce0 = grp_calcHaarPattern_x_y_fu_416_box_1_V_ce0;
    end else begin
        Dx_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Dx_V_2_ce0 = grp_calcHaarPattern_x_y_fu_416_box_2_V_ce0;
    end else begin
        Dx_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Dx_V_3_ce0 = grp_calcHaarPattern_x_y_fu_416_box_3_V_ce0;
    end else begin
        Dx_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Dx_V_4_ce0 = grp_calcHaarPattern_x_y_fu_416_box_4_V_ce0;
    end else begin
        Dx_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Dxy_V_0_ce0 = 1'b1;
    end else begin
        Dxy_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Dxy_V_1_ce0 = 1'b1;
    end else begin
        Dxy_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Dxy_V_2_ce0 = 1'b1;
    end else begin
        Dxy_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Dxy_V_3_ce0 = 1'b1;
    end else begin
        Dxy_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Dxy_V_4_ce0 = 1'b1;
    end else begin
        Dxy_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Dy_V_0_ce0 = grp_calcHaarPattern_x_y_fu_416_box_0_V_ce0;
    end else begin
        Dy_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Dy_V_1_ce0 = grp_calcHaarPattern_x_y_fu_416_box_1_V_ce0;
    end else begin
        Dy_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Dy_V_2_ce0 = grp_calcHaarPattern_x_y_fu_416_box_2_V_ce0;
    end else begin
        Dy_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Dy_V_3_ce0 = grp_calcHaarPattern_x_y_fu_416_box_3_V_ce0;
    end else begin
        Dy_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Dy_V_4_ce0 = grp_calcHaarPattern_x_y_fu_416_box_4_V_ce0;
    end else begin
        Dy_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_fu_450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_fu_450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((k_i_reg_381 == 2'd0) & (or_cond_i_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        det0_V_V_ap_vld = 1'b1;
    end else begin
        det0_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((k_i_reg_381 == 2'd1) & (or_cond_i_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        det1_V_V3_ap_vld = 1'b1;
    end else begin
        det1_V_V3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((k_i_reg_381 == 2'd2) & (or_cond_i_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        det2_V_V6_ap_vld = 1'b1;
    end else begin
        det2_V_V6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_calcHaarPattern_x_y_fu_416_box_0_V_q0 = Dy_V_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_calcHaarPattern_x_y_fu_416_box_0_V_q0 = Dx_V_0_q0;
    end else begin
        grp_calcHaarPattern_x_y_fu_416_box_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_calcHaarPattern_x_y_fu_416_box_1_V_q0 = Dy_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_calcHaarPattern_x_y_fu_416_box_1_V_q0 = Dx_V_1_q0;
    end else begin
        grp_calcHaarPattern_x_y_fu_416_box_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_calcHaarPattern_x_y_fu_416_box_2_V_q0 = Dy_V_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_calcHaarPattern_x_y_fu_416_box_2_V_q0 = Dx_V_2_q0;
    end else begin
        grp_calcHaarPattern_x_y_fu_416_box_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_calcHaarPattern_x_y_fu_416_box_3_V_q0 = Dy_V_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_calcHaarPattern_x_y_fu_416_box_3_V_q0 = Dx_V_3_q0;
    end else begin
        grp_calcHaarPattern_x_y_fu_416_box_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_calcHaarPattern_x_y_fu_416_box_4_V_q0 = Dy_V_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_calcHaarPattern_x_y_fu_416_box_4_V_q0 = Dx_V_4_q0;
    end else begin
        grp_calcHaarPattern_x_y_fu_416_box_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sizes_ce0 = 1'b1;
    end else begin
        sizes_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sumBuf_address0 = tmp_28_cast_fu_1265_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sumBuf_address0 = tmp_22_cast_fu_1224_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sumBuf_address0 = tmp_15_cast_fu_731_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        sumBuf_address0 = grp_calcHaarPattern_x_y_fu_416_sumBuf_address0;
    end else begin
        sumBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sumBuf_address1 = tmp_27_cast_fu_1261_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        sumBuf_address1 = tmp_23_cast_fu_1246_p1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        sumBuf_address1 = grp_calcHaarPattern_x_y_fu_416_sumBuf_address1;
    end else begin
        sumBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        sumBuf_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        sumBuf_ce0 = grp_calcHaarPattern_x_y_fu_416_sumBuf_ce0;
    end else begin
        sumBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        sumBuf_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        sumBuf_ce1 = grp_calcHaarPattern_x_y_fu_416_sumBuf_ce1;
    end else begin
        sumBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd0))) begin
        sumBuf_we0 = 1'b1;
    end else begin
        sumBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd0))) begin
        sum_V_blk_n = sum_V_empty_n;
    end else begin
        sum_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd0))) begin
        sum_V_read = 1'b1;
    end else begin
        sum_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_i_fu_450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (exitcond2_i_fu_710_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond_i_fu_736_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (or_cond_i_fu_783_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_calcHaarPattern_x_y_fu_416_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond_i2_fu_823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Dxy_V_0_address0 = tmp_18_cast_fu_844_p1;

assign Dxy_V_1_address0 = tmp_18_cast_fu_844_p1;

assign Dxy_V_2_address0 = tmp_18_cast_fu_844_p1;

assign Dxy_V_3_address0 = tmp_18_cast_fu_844_p1;

assign Dxy_V_4_address0 = tmp_18_cast_fu_844_p1;

assign Hi_assign_1_cast_fu_910_p1 = Hi_assign_1_fu_904_p2;

assign Hi_assign_1_fu_904_p2 = ($signed(tmp_7_i_cast_fu_900_p1) + $signed(27'd134217727));

assign Hi_assign_2_cast_fu_992_p1 = Hi_assign_2_fu_986_p2;

assign Hi_assign_2_fu_986_p2 = ($signed(tmp_16_i_cast_fu_982_p1) + $signed(27'd134217727));

assign Hi_assign_fu_555_p2 = (8'd7 | Lo_assign_fu_547_p3);

assign Lo_assign_1_fu_931_p1 = $signed(tmp_6_fu_923_p3);

assign Lo_assign_2_fu_1013_p1 = $signed(tmp_11_fu_1005_p3);

assign Lo_assign_fu_547_p3 = {{tmp_fu_446_p1}, {3'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((sum_V_empty_n == 1'b0) & (exitcond2_i_fu_710_p2 == 1'd0));
end

assign cOffset_fu_765_p2 = (c_cast_i_reg_1422 - sizes_load_cast2_i_fu_757_p1);

assign c_cast_i_fu_706_p1 = c_i_reg_370;

assign c_fu_716_p2 = (c_i_reg_370 + 10'd1);

assign d_V_fu_1294_p2 = ($signed(p_Val2_11_reg_393) + $signed(r_V_i_reg_1643));

assign det0_V_V = p_Val2_12_fu_1362_p2;

assign det1_V_V3 = p_Val2_12_fu_1362_p2;

assign det2_V_V6 = p_Val2_12_fu_1362_p2;

assign exitcond1_i_fu_450_p2 = ((val_assign_reg_358 == 10'd601) ? 1'b1 : 1'b0);

assign exitcond2_i_fu_710_p2 = ((c_i_reg_370 == 10'd801) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_823_p2 = ((kn_i_reg_405 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_i_fu_736_p2 = ((k_i_reg_381 == 2'd3) ? 1'b1 : 1'b0);

assign grp_calcHaarPattern_x_y_fu_416_ap_start = grp_calcHaarPattern_x_y_fu_416_ap_start_reg;

assign k_fu_742_p2 = (k_i_reg_381 + 2'd1);

assign kn_fu_829_p2 = (kn_i_reg_405 + 3'd1);

assign lhs_V_fu_1324_p3 = {{r_V_7_reg_1653}, {10'd0}};

assign or_cond_i_fu_783_p2 = (tmp_25_i_fu_777_p2 & tmp_24_i_fu_771_p2);

assign p_Result_1_fu_1197_p2 = (tmp_95_fu_1191_p2 & tmp_94_fu_1185_p2);

assign p_Result_2_fu_679_p2 = (tmp_45_fu_673_p2 | tmp_44_fu_667_p2);

assign p_Result_3_fu_496_p5 = {{tmp_47_fu_488_p1}, {MSB_V[167:0]}};

assign p_Result_s_fu_1107_p2 = (tmp_72_fu_1101_p2 & tmp_71_fu_1095_p2);

assign p_Val2_12_fu_1362_p2 = (tmp_35_cast_i_fu_1358_p1 + p_Val2_5_fu_1340_p4);

assign p_Val2_5_fu_1340_p4 = {{ret_V_1_fu_1334_p2[51:20]}};

assign p_demorgan_fu_655_p2 = (tmp_42_fu_649_p2 & tmp_41_fu_643_p2);

assign rIndex_1_fu_474_p3 = ((tmp_i_fu_462_p2[0:0] === 1'b1) ? rIndex_fu_468_p2 : 32'd0);

assign rIndex_fu_468_p2 = (rIndex_i_reg_347 + 32'd1);

assign rOffset_fu_789_p2 = (val_assign_cast_i_reg_1417 - sizes_load_cast3_i_fu_753_p1);

assign r_V_4_fu_857_p0 = p_Val2_11_reg_393;

assign r_V_4_fu_857_p2 = ($signed(r_V_4_fu_857_p0) * $signed('h39A));

assign r_V_7_fu_1305_p0 = tmp_27_i1_reg_1476;

assign r_V_7_fu_1305_p1 = tmp_26_i2_reg_1471;

assign r_V_7_fu_1305_p2 = ($signed(r_V_7_fu_1305_p0) * $signed(r_V_7_fu_1305_p1));

assign r_V_8_fu_514_p4 = {{p_Val2_s_fu_188[175:8]}};

assign r_V_9_fu_1318_p0 = p_Val2_11_reg_393;

assign r_V_9_fu_1318_p1 = r_V_4_reg_1531;

assign r_V_9_fu_1318_p2 = ($signed(r_V_9_fu_1318_p0) * $signed(r_V_9_fu_1318_p1));

assign r_V_i_fu_1289_p1 = Dxy_V_4_load_reg_1582;

assign r_V_i_fu_1289_p2 = ($signed(tmp_V_reg_1638) * $signed(r_V_i_fu_1289_p1));

assign r_fu_456_p2 = (10'd1 + val_assign_reg_358);

assign ret_V_1_fu_1334_p2 = ($signed(lhs_V_fu_1324_p3) - $signed(rhs_V_1_cast_i_fu_1331_p1));

assign ret_V_fu_534_p3 = {{tmp_47_fu_488_p1}, {tmp_s_fu_528_p2}};

assign rhs_V_1_cast_i_fu_1331_p1 = $signed(r_V_9_reg_1658);

assign sizes_address0 = tmp_23_i_fu_748_p1;

assign sizes_load_cast2_i_c_fu_761_p1 = sizes_q0;

assign sizes_load_cast2_i_fu_757_p1 = sizes_q0;

assign sizes_load_cast3_i_fu_753_p1 = sizes_q0;

assign tmp_10_fu_974_p3 = {{tmp_14_i_fu_969_p2}, {3'd0}};

assign tmp_11_fu_1005_p3 = {{tmp_17_i_fu_996_p2}, {3'd0}};

assign tmp_12_fu_1382_p1 = 16'd801;

assign tmp_13_fu_1251_p2 = ($signed(tmp_12_fu_1382_p2) + $signed(tmp_55_fu_1213_p2));

assign tmp_13_i_cast_fu_965_p1 = tmp_79_fu_955_p4;

assign tmp_14_fu_1256_p2 = ($signed(tmp_12_fu_1382_p2) + $signed(tmp_78_fu_1235_p2));

assign tmp_14_i_fu_969_p2 = ($signed(tmp_13_i_cast_fu_965_p1) + $signed(tmp_1_i_cast_reg_1492));

assign tmp_15_cast_fu_731_p1 = $signed(tmp_2_fu_726_p2);

assign tmp_16_i_cast_fu_982_p1 = $signed(tmp_10_fu_974_p3);

assign tmp_17_cast_fu_803_p1 = tmp_3_fu_795_p3;

assign tmp_17_i_fu_996_p2 = ($signed(tmp_i1_cast7_reg_1486) + $signed(tmp_13_i_cast_fu_965_p1));

assign tmp_18_cast_fu_844_p1 = tmp_4_fu_839_p2;

assign tmp_19_i_cast_fu_722_p1 = c_i_reg_370;

assign tmp_1_fu_1371_p0 = 16'd801;

assign tmp_1_fu_1371_p1 = rIndex_1_fu_474_p3[15:0];

assign tmp_1_i_cast_fu_819_p1 = $signed(tmp_1_i_fu_813_p2);

assign tmp_1_i_fu_813_p2 = ($signed(tmp_i1_cast_fu_810_p1) + $signed(7'd1));

assign tmp_20_i_fu_1269_p2 = (sumBuf_q0 - sumBuf_q1);

assign tmp_21_i6_fu_1275_p2 = (tmp_20_i_reg_1633 - sumBuf_q1);

assign tmp_22_cast_fu_1224_p1 = tmp_8_fu_1219_p2;

assign tmp_23_cast_fu_1246_p1 = tmp_9_fu_1241_p2;

assign tmp_23_i_fu_748_p1 = k_i_reg_381;

assign tmp_24_i_fu_771_p2 = ((val_assign_reg_358 > sizes_load_cast2_i_c_fu_761_p1) ? 1'b1 : 1'b0);

assign tmp_25_i_fu_777_p2 = (($signed(cOffset_fu_765_p2) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign tmp_27_cast_fu_1261_p1 = tmp_13_reg_1613;

assign tmp_28_cast_fu_1265_p1 = tmp_14_reg_1618;

assign tmp_29_fu_565_p2 = ((Lo_assign_fu_547_p3 > Hi_assign_fu_555_p2) ? 1'b1 : 1'b0);

assign tmp_2_fu_726_p2 = ($signed(tmp_1_reg_1412) + $signed(tmp_19_i_cast_fu_722_p1));

assign tmp_30_fu_571_p2 = ($signed(8'd175) - $signed(Lo_assign_fu_547_p3));

assign tmp_31_fu_577_p3 = ((tmp_29_fu_565_p2[0:0] === 1'b1) ? Lo_assign_fu_547_p3 : Hi_assign_fu_555_p2);

assign tmp_32_fu_585_p3 = ((tmp_29_fu_565_p2[0:0] === 1'b1) ? Hi_assign_fu_555_p2 : Lo_assign_fu_547_p3);

assign tmp_33_fu_593_p3 = ((tmp_29_fu_565_p2[0:0] === 1'b1) ? tmp_30_fu_571_p2 : Lo_assign_fu_547_p3);

assign tmp_34_fu_601_p2 = ($signed(8'd175) - $signed(tmp_31_fu_577_p3));

assign tmp_35_cast_i_fu_1358_p1 = tmp_51_fu_1350_p3;

assign tmp_35_fu_607_p1 = tmp_33_fu_593_p3;

assign tmp_36_fu_611_p1 = tmp_32_fu_585_p3;

assign tmp_37_fu_615_p1 = tmp_34_fu_601_p2;

assign tmp_38_fu_619_p2 = tmp_V_2_fu_561_p1 << tmp_35_fu_607_p1;

integer ap_tvar_int_0;

always @ (tmp_38_fu_619_p2) begin
    for (ap_tvar_int_0 = 176 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 175 - 0) begin
            tmp_39_fu_625_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_39_fu_625_p4[ap_tvar_int_0] = tmp_38_fu_619_p2[175 - ap_tvar_int_0];
        end
    end
end

assign tmp_3_fu_795_p3 = {{k_i_reg_381}, {2'd0}};

assign tmp_40_fu_635_p3 = ((tmp_29_fu_565_p2[0:0] === 1'b1) ? tmp_39_fu_625_p4 : tmp_38_fu_619_p2);

assign tmp_41_fu_643_p2 = 176'd95780971304118053647396689196894323976171195136475135 << tmp_36_fu_611_p1;

assign tmp_42_fu_649_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_37_fu_615_p1;

assign tmp_43_fu_661_p2 = (p_demorgan_fu_655_p2 ^ 176'd95780971304118053647396689196894323976171195136475135);

assign tmp_44_fu_667_p2 = (tmp_43_fu_661_p2 & p_Val2_s_fu_188);

assign tmp_45_fu_673_p2 = (tmp_40_fu_635_p3 & p_demorgan_fu_655_p2);

assign tmp_47_fu_488_p1 = p_Val2_s_fu_188[7:0];

assign tmp_48_fu_524_p1 = MSB_V[167:0];

assign tmp_4_fu_839_p2 = (tmp_17_cast_reg_1481 + tmp_i3_cast_fu_835_p1);

assign tmp_4_i_cast_fu_883_p1 = tmp_56_fu_873_p4;

assign tmp_51_fu_1350_p3 = ret_V_1_fu_1334_p2[32'd19];

assign tmp_53_fu_1207_p1 = cOffset_reg_1448;

assign tmp_54_fu_1210_p1 = tmp_52_reg_1536;

assign tmp_55_fu_1213_p2 = (tmp_53_fu_1207_p1 + tmp_54_fu_1210_p1);

assign tmp_56_fu_873_p4 = {{Dxy_V_3_q0[14:10]}};

assign tmp_57_fu_919_p1 = tmp_8_i_fu_914_p2[4:0];

assign tmp_58_fu_935_p2 = ((Lo_assign_1_fu_931_p1 > Hi_assign_1_cast_fu_910_p1) ? 1'b1 : 1'b0);

assign tmp_59_fu_1027_p3 = {{tmp_57_reg_1541}, {3'd0}};

assign tmp_5_fu_892_p3 = {{tmp_5_i_fu_887_p2}, {3'd0}};

assign tmp_5_i_fu_887_p2 = ($signed(tmp_4_i_cast_fu_883_p1) + $signed(tmp_1_i_cast_reg_1492));

assign tmp_60_fu_941_p1 = Hi_assign_1_fu_904_p2[7:0];

integer ap_tvar_int_1;

always @ (p_Val2_s_fu_188) begin
    for (ap_tvar_int_1 = 176 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 175 - 0) begin
            tmp_61_fu_1034_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_61_fu_1034_p4[ap_tvar_int_1] = p_Val2_s_fu_188[175 - ap_tvar_int_1];
        end
    end
end

assign tmp_62_fu_1044_p2 = (tmp_59_fu_1027_p3 - tmp_60_reg_1553);

assign tmp_63_fu_1049_p2 = ($signed(8'd175) - $signed(tmp_59_fu_1027_p3));

assign tmp_64_fu_1055_p2 = (tmp_60_reg_1553 - tmp_59_fu_1027_p3);

assign tmp_65_fu_1060_p3 = ((tmp_58_reg_1546[0:0] === 1'b1) ? tmp_62_fu_1044_p2 : tmp_64_fu_1055_p2);

assign tmp_66_fu_1067_p3 = ((tmp_58_reg_1546[0:0] === 1'b1) ? tmp_61_fu_1034_p4 : p_Val2_s_fu_188);

assign tmp_67_fu_1074_p3 = ((tmp_58_reg_1546[0:0] === 1'b1) ? tmp_63_fu_1049_p2 : tmp_59_fu_1027_p3);

assign tmp_68_fu_1081_p2 = ($signed(8'd175) - $signed(tmp_65_fu_1060_p3));

assign tmp_69_fu_1087_p1 = tmp_67_fu_1074_p3;

assign tmp_6_fu_923_p3 = {{tmp_8_i_fu_914_p2}, {3'd0}};

assign tmp_70_fu_1091_p1 = tmp_68_fu_1081_p2;

assign tmp_71_fu_1095_p2 = tmp_66_fu_1067_p3 >> tmp_69_fu_1087_p1;

assign tmp_72_fu_1101_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_70_fu_1091_p1;

assign tmp_74_fu_1113_p1 = p_Result_s_fu_1107_p2[15:0];

assign tmp_76_fu_1229_p1 = cOffset_reg_1448;

assign tmp_77_fu_1232_p1 = tmp_75_reg_1559;

assign tmp_78_fu_1235_p2 = (tmp_76_fu_1229_p1 + tmp_77_fu_1232_p1);

assign tmp_79_fu_955_p4 = {{Dxy_V_1_q0[13:10]}};

assign tmp_7_fu_1377_p1 = 16'd801;

assign tmp_7_i_cast_fu_900_p1 = $signed(tmp_5_fu_892_p3);

assign tmp_80_fu_1001_p1 = tmp_17_i_fu_996_p2[4:0];

assign tmp_81_fu_1017_p2 = ((Lo_assign_2_fu_1013_p1 > Hi_assign_2_cast_fu_992_p1) ? 1'b1 : 1'b0);

assign tmp_82_fu_1117_p3 = {{tmp_80_reg_1564}, {3'd0}};

assign tmp_83_fu_1023_p1 = Hi_assign_2_fu_986_p2[7:0];

integer ap_tvar_int_2;

always @ (p_Val2_s_fu_188) begin
    for (ap_tvar_int_2 = 176 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 175 - 0) begin
            tmp_84_fu_1124_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_84_fu_1124_p4[ap_tvar_int_2] = p_Val2_s_fu_188[175 - ap_tvar_int_2];
        end
    end
end

assign tmp_85_fu_1134_p2 = (tmp_82_fu_1117_p3 - tmp_83_reg_1576);

assign tmp_86_fu_1139_p2 = ($signed(8'd175) - $signed(tmp_82_fu_1117_p3));

assign tmp_87_fu_1145_p2 = (tmp_83_reg_1576 - tmp_82_fu_1117_p3);

assign tmp_88_fu_1150_p3 = ((tmp_81_reg_1569[0:0] === 1'b1) ? tmp_85_fu_1134_p2 : tmp_87_fu_1145_p2);

assign tmp_89_fu_1157_p3 = ((tmp_81_reg_1569[0:0] === 1'b1) ? tmp_84_fu_1124_p4 : p_Val2_s_fu_188);

assign tmp_8_fu_1219_p2 = ($signed(tmp_7_reg_1597) + $signed(tmp_55_fu_1213_p2));

assign tmp_8_i_fu_914_p2 = ($signed(tmp_i1_cast7_reg_1486) + $signed(tmp_4_i_cast_fu_883_p1));

assign tmp_90_fu_1164_p3 = ((tmp_81_reg_1569[0:0] === 1'b1) ? tmp_86_fu_1139_p2 : tmp_82_fu_1117_p3);

assign tmp_91_fu_1171_p2 = ($signed(8'd175) - $signed(tmp_88_fu_1150_p3));

assign tmp_92_fu_1177_p1 = tmp_90_fu_1164_p3;

assign tmp_93_fu_1181_p1 = tmp_91_fu_1171_p2;

assign tmp_94_fu_1185_p2 = tmp_89_fu_1157_p3 >> tmp_92_fu_1177_p1;

assign tmp_95_fu_1191_p2 = 176'd95780971304118053647396689196894323976171195136475135 >> tmp_93_fu_1181_p1;

assign tmp_97_fu_1203_p1 = p_Result_1_fu_1197_p2[15:0];

assign tmp_9_fu_1241_p2 = ($signed(tmp_7_reg_1597) + $signed(tmp_78_fu_1235_p2));

assign tmp_V_2_fu_561_p1 = val_assign_reg_358;

assign tmp_V_fu_1280_p2 = (tmp_21_i6_fu_1275_p2 + sumBuf_q0);

assign tmp_fu_446_p1 = val_assign_reg_358[4:0];

assign tmp_i1_cast7_fu_807_p1 = $signed(rOffset_reg_1464);

assign tmp_i1_cast_fu_810_p1 = $signed(rOffset_reg_1464);

assign tmp_i3_cast_fu_835_p1 = kn_i_reg_405;

assign tmp_i_32_fu_482_p2 = ((val_assign_reg_358 < 10'd22) ? 1'b1 : 1'b0);

assign tmp_i_fu_462_p2 = (($signed(rIndex_i_reg_347) < $signed(32'd21)) ? 1'b1 : 1'b0);

assign tmp_s_fu_528_p2 = (tmp_48_fu_524_p1 | r_V_8_fu_514_p4);

assign val_assign_cast_i_fu_702_p1 = val_assign_i_fu_694_p3;

assign val_assign_i_fu_694_p3 = ((tmp_i_32_fu_482_p2[0:0] === 1'b1) ? tmp_fu_446_p1 : 5'd21);

always @ (posedge ap_clk) begin
    val_assign_cast_i_reg_1417[5] <= 1'b0;
    c_cast_i_reg_1422[10] <= 1'b0;
    tmp_17_cast_reg_1481[1:0] <= 2'b00;
    tmp_17_cast_reg_1481[4] <= 1'b0;
    r_V_4_reg_1531[0] <= 1'b0;
    tmp_60_reg_1553[2:0] <= 3'b111;
    tmp_83_reg_1576[2:0] <= 3'b111;
    r_V_9_reg_1658[0] <= 1'b0;
end

endmodule //calcLayerDetAndTrace
