
*** Running vivado
    with args -log sys_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_bd_wrapper.tcl


****** Vivado v2018.3_AR72075 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sys_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1354.590 ; gain = 0.000 ; free physical = 275 ; free virtual = 68924
Command: synth_design -top sys_bd_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20339 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1463.594 ; gain = 101.000 ; free physical = 285 ; free virtual = 68781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_bd_wrapper' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/hdl/sys_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'sys_bd' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2046]
INFO: [Synth 8-638] synthesizing module 'sys_bd_axi_bram_ctrl_0_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_0/synth/sys_bd_axi_bram_ctrl_0_0.vhd:115]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_0/synth/sys_bd_axi_bram_ctrl_0_0.vhd:279]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (1#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24995]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_1_0_SRL_FIFO' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (2#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (3#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (4#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (5#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (6#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_1_0_SRL_FIFO' (7#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24906]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (8#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (9#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (10#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_axi_bram_ctrl_0_0' (13#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_0/synth/sys_bd_axi_bram_ctrl_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'sys_bd_axi_bram_ctrl_0_bram_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_bram_0/synth/sys_bd_axi_bram_ctrl_0_bram_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sys_bd_axi_bram_ctrl_0_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_bram_0/synth/sys_bd_axi_bram_ctrl_0_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_axi_bram_ctrl_0_bram_0' (24#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_bram_ctrl_0_bram_0/synth/sys_bd_axi_bram_ctrl_0_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'sys_bd_axi_bram_ctrl_0_bram_0' requires 16 connections, but only 14 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2434]
INFO: [Synth 8-638] synthesizing module 'sys_bd_axi_cdma_0_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_cdma_0_0/synth/sys_bd_axi_cdma_0_0.vhd:143]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_cdma' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:15016' bound to instance 'U0' of component 'axi_cdma' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_cdma_0_0/synth/sys_bd_axi_cdma_0_0.vhd:345]
INFO: [Synth 8-638] synthesizing module 'axi_cdma' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:15316]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_cdma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_wrap' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:13098]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_SOFT_RST_TIME_CLKS bound to: 8 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:984]
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_SOFT_RST_TIME_CLKS bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1019]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1020]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1024]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 1 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen' (25#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 0 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized0' (25#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
	Parameter C_INCLUDE_SYNCHRO bound to: 0 - type: integer 
	Parameter C_POS_EDGE_TRIG bound to: 1 - type: integer 
	Parameter C_PULSE_WIDTH_CLKS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized1' (25#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element sig_axilite_por2rst_out_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:1197]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reset' (26#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:984]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reg_module' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:5308]
	Parameter C_CDMA_BUILD_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_cdma_lite_if' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2173]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2269]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2422]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2254]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2383]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2254]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2383]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:3164]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:3164]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_lite_if' (27#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2173]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_register' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:3808]
	Parameter C_CDMA_BUILD_MODE bound to: 1 - type: integer 
	Parameter C_NUM_REGISTERS bound to: 16 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_register' (28#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:3808]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reg_module' (29#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:5308]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:7696]
	Parameter C_DM_CMD_WIDTH bound to: 75 - type: integer 
	Parameter C_DM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_MM2S_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_DM_S2MM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BTT_WIDTH bound to: 26 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:8237]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_cntlr' (30#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:7696]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_sg_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10227]
	Parameter C_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FETCH_DWIDTH bound to: 32 - type: integer 
	Parameter C_SG_PTR_UPDATE_DWIDTH bound to: 32 - type: integer 
	Parameter C_SG_STS_UPDATE_DWIDTH bound to: 33 - type: integer 
	Parameter C_DM_CMD_WIDTH bound to: 75 - type: integer 
	Parameter C_DM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_MM2S_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_DM_S2MM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11918]
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12095]
WARNING: [Synth 8-6014] Unused sequential element sig_dm_cmd_pend_cntr_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10926]
WARNING: [Synth 8-6014] Unused sequential element sig_fetch_dbeat_cnt_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11219]
WARNING: [Synth 8-6014] Unused sequential element sig_ftch_sm_done_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11177]
WARNING: [Synth 8-6014] Unused sequential element sig_fetch_done_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11222]
WARNING: [Synth 8-6014] Unused sequential element sig_shtdwn_sm_flush_sg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12657]
WARNING: [Synth 8-6014] Unused sequential element sig_shtdwn_sm_set_ftch_halt_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12658]
WARNING: [Synth 8-6014] Unused sequential element sig_shtdwn_sm_set_dm_halt_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12659]
WARNING: [Synth 8-6014] Unused sequential element sig_shtdwn_sm_set_sts_halt_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12660]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_ld_dm_cmd_reg' into 'sig_ftch_sm_set_getdesc_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10904]
INFO: [Synth 8-4471] merging register 'sig_ftch_sm_push_updt_reg' into 'sig_ftch_sm_set_getdesc_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11002]
WARNING: [Synth 8-6014] Unused sequential element sig_ftch_sm_ld_dm_cmd_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10904]
WARNING: [Synth 8-6014] Unused sequential element sig_ftch_sm_push_updt_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11002]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_cntlr' (31#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10227]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:28751]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:20311]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:18551]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:18678]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (32#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:19535]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (33#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:19946]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (34#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (35#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:22912]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21334]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21401]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21401]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21401]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21401]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21438]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21438]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21444]
INFO: [Synth 8-3919] null assignment ignored [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21444]
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21489]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21577]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.reg1_bd_64_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21652]
WARNING: [Synth 8-6014] Unused sequential element GEN_MM2S.queue_dout_new_bd_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21668]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (36#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:21334]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (37#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:22912]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:25092]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:24180]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (38#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:24180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:23869]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (39#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:23869]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (40#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:25092]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:27313]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:25443]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (41#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:25443]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (42#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:27313]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:27917]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (43#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:27917]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:17745]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:15584]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (44#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:2691]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (45#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (45#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (46#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7097]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (47#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7570]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7945]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7799]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7951]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (48#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4633]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4639]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (49#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:5484]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (50#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (51#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:16514]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:13571]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (52#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (53#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (54#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (55#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (56#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:9830]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:10208]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:10209]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:10215]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:10050]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:10049]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (57#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (57#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:11534]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:11901]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:12837]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:13099]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:13101]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (58#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (59#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (60#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (61#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:28751]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (62#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (63#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (63#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (64#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (65#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (66#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (66#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (67#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (67#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (67#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (67#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (67#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (68#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (69#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (69#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (69#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (69#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (69#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (70#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11000 - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (71#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (72#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17228]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (73#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (74#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (75#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (76#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (77#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_sg_wrap' (78#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:13098]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma' (79#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:15316]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_axi_cdma_0_0' (80#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_cdma_0_0/synth/sys_bd_axi_cdma_0_0.vhd:143]
WARNING: [Synth 8-350] instance 'axi_cdma_0' of module 'sys_bd_axi_cdma_0_0' requires 79 connections, but only 57 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2449]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_axi_mem_intercon_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3125]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1SPEZT6' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1SPEZT6' (81#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1PSRD5N' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1126]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_auto_pc_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_1/synth/sys_bd_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (82#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_auto_pc_1' (83#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_1/synth/sys_bd_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'sys_bd_auto_pc_1' requires 56 connections, but only 54 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1349]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1PSRD5N' (84#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1126]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_VAYJ0Q' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1801]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_VAYJ0Q' (85#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1801]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_xbar_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_xbar_0/synth/sys_bd_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 37 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b111100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (86#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (87#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (88#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (89#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (90#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (91#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4086]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor' (92#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (92#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4086]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' (92#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (93#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_router' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' (94#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 37 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized1' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011110000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized2' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_router__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router__parameterized0' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (95#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' (96#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (97#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (97#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (97#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (97#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (98#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (99#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (100#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized2' (100#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2' (100#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux__parameterized0' (100#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (101#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (101#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (101#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter' (102#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar' (103#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (104#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_xbar_0' (105#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_xbar_0/synth/sys_bd_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'sys_bd_xbar_0' requires 78 connections, but only 72 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_axi_mem_intercon_0' (106#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3125]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_axi_mem_intercon_1_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3875]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19TPXF9' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:738]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_auto_pc_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_2/synth/sys_bd_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_auto_pc_2' (107#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_pc_2/synth/sys_bd_auto_pc_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_auto_us_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_us_0/synth/sys_bd_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' (108#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (109#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' (110#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (111#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' (112#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (113#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_auto_us_0' (114#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_auto_us_0/synth/sys_bd_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'sys_bd_auto_us_0' requires 72 connections, but only 70 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1053]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19TPXF9' (115#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:738]
INFO: [Synth 8-6155] done synthesizing module 'sys_bd_axi_mem_intercon_1_0' (116#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3875]
INFO: [Synth 8-6157] synthesizing module 'sys_bd_axi_smc_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/synth/sys_bd_axi_smc_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_389c' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_FXI5VP' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1364]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_one_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_0/synth/bd_389c_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (117#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_one_0' (118#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_0/synth/bd_389c_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_389c_psr_aclk_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/synth/bd_389c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/synth/bd_389c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (119#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (120#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (121#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (122#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (123#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (124#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_389c_psr_aclk_0' (125#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/synth/bd_389c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_389c_psr_aclk_0' requires 10 connections, but only 6 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1405]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_FXI5VP does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1384]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_FXI5VP' (126#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1364]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1HRIVTQ' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1414]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00e_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_22/synth/bd_389c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00e_0' (135#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_22/synth/bd_389c_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1HRIVTQ' (136#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1414]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_14HQ9WY' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1785]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00arn_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_17/synth/bd_389c_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (140#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (141#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 157 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 157 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 157 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (145#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (145#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00arn_0' (151#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_17/synth/bd_389c_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00awn_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_19/synth/bd_389c_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00awn_0' (152#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_19/synth/bd_389c_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00bn_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_21/synth/bd_389c_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (152#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (152#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 160 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 5 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 5 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (152#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (152#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00bn_0' (153#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_21/synth/bd_389c_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00rn_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_18/synth/bd_389c_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4704 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 147 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 147 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 147 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (153#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (153#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00rn_0' (154#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_18/synth/bd_389c_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_389c_m00wn_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_20/synth/bd_389c_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 179 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 179 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 179 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (154#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (154#1) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00wn_0' (155#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_20/synth/bd_389c_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_14HQ9WY' (156#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:1785]
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m00s2a_0' (158#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_16/synth/bd_389c_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_389c_m01e_0' (159#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_29/synth/bd_389c_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1NMU1CU' (160#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:2081]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5760 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 180 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 180 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 180 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 180 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 180 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 180 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 180 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 180 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 180 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 180 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_389c_s00tr_0' requires 82 connections, but only 78 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/synth/bd_389c.v:3272]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4448 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 139 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 139 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 139 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 139 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 139 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 139 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 139 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 139 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 139 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 139 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 139 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 139 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 139 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 161 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 161 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 161 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sys_bd_mdm_1_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/synth/sys_bd_mdm_1_1.vhd:83]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:12316' bound to instance 'U0' of component 'MDM' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/synth/sys_bd_mdm_1_1.vhd:1671]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15542]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (202#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15764]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (203#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_EN_WIDTH bound to: 2 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:5478' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:15844]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_EN_WIDTH bound to: 2 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:2847' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:10066]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 2 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3475]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (204#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (205#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000001001100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000001001100111 
	Parameter INIT bound to: 16'b0000001001100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E' (206#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3691]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized0' (206#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3760]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized1' (206#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3777]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_15_MB_SRL16E__parameterized2' (206#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3936]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3864]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (207#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (208#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-256] done synthesizing module 'MDM' (209#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_mdm_1_1' (210#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/synth/sys_bd_mdm_1_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'sys_bd_microblaze_0_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/synth/sys_bd_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 99990005 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: sys_bd_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/synth/sys_bd_microblaze_0_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_microblaze_0_0' (262#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/synth/sys_bd_microblaze_0_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'sys_bd_microblaze_0_0' requires 52 connections, but only 51 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2786]
INFO: [Synth 8-638] synthesizing module 'sys_bd_dlmb_bram_if_cntlr_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_1/synth/sys_bd_dlmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_1/synth/sys_bd_dlmb_bram_if_cntlr_1.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (263#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (264#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (265#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_dlmb_bram_if_cntlr_1' (266#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_1/synth/sys_bd_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sys_bd_dlmb_v10_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_1/synth/sys_bd_dlmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_1/synth/sys_bd_dlmb_v10_1.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4094' bound to instance 'POR_FF_I' of component 'FDS' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (268#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_dlmb_v10_1' (269#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_1/synth/sys_bd_dlmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'sys_bd_dlmb_v10_1' requires 25 connections, but only 24 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:416]
INFO: [Synth 8-638] synthesizing module 'sys_bd_ilmb_bram_if_cntlr_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_1/synth/sys_bd_ilmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_1/synth/sys_bd_ilmb_bram_if_cntlr_1.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (269#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (269#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (269#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_ilmb_bram_if_cntlr_1' (270#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_1/synth/sys_bd_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sys_bd_ilmb_v10_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_1/synth/sys_bd_ilmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_1/synth/sys_bd_ilmb_v10_1.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_ilmb_v10_1' (271#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_1/synth/sys_bd_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'sys_bd_ilmb_v10_1' requires 25 connections, but only 24 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:462]
INFO: [Synth 8-638] synthesizing module 'sys_bd_lmb_bram_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_1/synth/sys_bd_lmb_bram_1.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sys_bd_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_1/synth/sys_bd_lmb_bram_1.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_lmb_bram_1' (272#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_1/synth/sys_bd_lmb_bram_1.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'sys_bd_lmb_bram_1' requires 16 connections, but only 14 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:487]
INFO: [Synth 8-638] synthesizing module 'sys_bd_microblaze_1_0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/synth/sys_bd_microblaze_1_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 99990005 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: sys_bd_microblaze_1_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/synth/sys_bd_microblaze_1_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_microblaze_1_0' (274#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/synth/sys_bd_microblaze_1_0.vhd:116]
WARNING: [Synth 8-350] instance 'microblaze_1' of module 'sys_bd_microblaze_1_0' requires 52 connections, but only 51 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2862]
INFO: [Synth 8-638] synthesizing module 'sys_bd_dlmb_bram_if_cntlr_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_2/synth/sys_bd_dlmb_bram_if_cntlr_2.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_2/synth/sys_bd_dlmb_bram_if_cntlr_2.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized3' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized3' (274#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (274#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (274#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_dlmb_bram_if_cntlr_2' (275#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_bram_if_cntlr_2/synth/sys_bd_dlmb_bram_if_cntlr_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sys_bd_dlmb_v10_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_2/synth/sys_bd_dlmb_v10_2.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_2/synth/sys_bd_dlmb_v10_2.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_dlmb_v10_2' (276#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_2/synth/sys_bd_dlmb_v10_2.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'sys_bd_dlmb_v10_2' requires 25 connections, but only 24 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:650]
INFO: [Synth 8-638] synthesizing module 'sys_bd_ilmb_bram_if_cntlr_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_2/synth/sys_bd_ilmb_bram_if_cntlr_2.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_2/synth/sys_bd_ilmb_bram_if_cntlr_2.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_ilmb_bram_if_cntlr_2' (277#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_bram_if_cntlr_2/synth/sys_bd_ilmb_bram_if_cntlr_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'sys_bd_ilmb_v10_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_2/synth/sys_bd_ilmb_v10_2.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_2/synth/sys_bd_ilmb_v10_2.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_ilmb_v10_2' (278#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_2/synth/sys_bd_ilmb_v10_2.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'sys_bd_ilmb_v10_2' requires 25 connections, but only 24 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:696]
INFO: [Synth 8-638] synthesizing module 'sys_bd_lmb_bram_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_2/synth/sys_bd_lmb_bram_2.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sys_bd_lmb_bram_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_2/synth/sys_bd_lmb_bram_2.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_lmb_bram_2' (279#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_lmb_bram_2/synth/sys_bd_lmb_bram_2.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'sys_bd_lmb_bram_2' requires 16 connections, but only 14 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:721]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'sys_bd_auto_pc_0' requires 56 connections, but only 53 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:1745]
INFO: [Synth 8-638] synthesizing module 'sys_bd_rst_ps8_0_99M_1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/synth/sys_bd_rst_ps8_0_99M_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/synth/sys_bd_rst_ps8_0_99M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/alvin/vivado/2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (320#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (320#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'sys_bd_rst_ps8_0_99M_1' (321#1) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/synth/sys_bd_rst_ps8_0_99M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'sys_bd_rst_ps8_0_99M_1' requires 10 connections, but only 8 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:2996]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2363]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2364]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3883]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:382]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1402]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1403]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1404]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1405]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/synth/sys_bd_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'sys_bd_zynq_ultra_ps_e_0_0' requires 123 connections, but only 117 given [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/synth/sys_bd.v:3005]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:10 ; elapsed = 00:06:37 . Memory (MB): peak = 2174.734 ; gain = 812.141 ; free physical = 645 ; free virtual = 68437
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/synth/sys_bd_zynq_ultra_ps_e_0_0.v:482]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/synth/sys_bd_zynq_ultra_ps_e_0_0.v:482]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/synth/sys_bd_zynq_ultra_ps_e_0_0.v:482]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/synth/sys_bd_zynq_ultra_ps_e_0_0.v:482]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:13 ; elapsed = 00:06:40 . Memory (MB): peak = 2174.734 ; gain = 812.141 ; free physical = 724 ; free virtual = 68520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:13 ; elapsed = 00:06:40 . Memory (MB): peak = 2174.734 ; gain = 812.141 ; free physical = 724 ; free virtual = 68520
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sys_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'sys_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sys_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'sys_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_cdma_0_0/sys_bd_axi_cdma_0_0.xdc] for cell 'sys_bd_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_cdma_0_0/sys_bd_axi_cdma_0_0.xdc] for cell 'sys_bd_i/axi_cdma_0/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/sys_bd_microblaze_0_0.xdc] for cell 'sys_bd_i/microblaze_0/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/sys_bd_microblaze_0_0.xdc] for cell 'sys_bd_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_0_0/sys_bd_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_1/sys_bd_dlmb_v10_1.xdc] for cell 'sys_bd_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_1/sys_bd_dlmb_v10_1.xdc] for cell 'sys_bd_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_1/sys_bd_ilmb_v10_1.xdc] for cell 'sys_bd_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_1/sys_bd_ilmb_v10_1.xdc] for cell 'sys_bd_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/sys_bd_mdm_1_1.xdc] for cell 'sys_bd_i/mdm_1/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/sys_bd_mdm_1_1.xdc] for cell 'sys_bd_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_mdm_1_1/sys_bd_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/sys_bd_rst_ps8_0_99M_1_board.xdc] for cell 'sys_bd_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/sys_bd_rst_ps8_0_99M_1_board.xdc] for cell 'sys_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/sys_bd_rst_ps8_0_99M_1.xdc] for cell 'sys_bd_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_rst_ps8_0_99M_1/sys_bd_rst_ps8_0_99M_1.xdc] for cell 'sys_bd_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/sys_bd_microblaze_1_0.xdc] for cell 'sys_bd_i/microblaze_1/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/sys_bd_microblaze_1_0.xdc] for cell 'sys_bd_i/microblaze_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_microblaze_1_0/sys_bd_microblaze_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_2/sys_bd_dlmb_v10_2.xdc] for cell 'sys_bd_i/microblaze_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_dlmb_v10_2/sys_bd_dlmb_v10_2.xdc] for cell 'sys_bd_i/microblaze_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_2/sys_bd_ilmb_v10_2.xdc] for cell 'sys_bd_i/microblaze_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_ilmb_v10_2/sys_bd_ilmb_v10_2.xdc] for cell 'sys_bd_i/microblaze_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/bd_389c_psr_aclk_0_board.xdc] for cell 'sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/bd_389c_psr_aclk_0_board.xdc] for cell 'sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/bd_389c_psr_aclk_0.xdc] for cell 'sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_axi_smc_1/bd_0/ip/ip_1/bd_389c_psr_aclk_0.xdc] for cell 'sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3125.852 ; gain = 1.000 ; free physical = 247 ; free virtual = 67332
Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.852 ; gain = 0.000 ; free physical = 265 ; free virtual = 67331
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alvin/vivado/2018.3/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.852 ; gain = 0.000 ; free physical = 263 ; free virtual = 67329
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3132.852 ; gain = 0.000 ; free physical = 261 ; free virtual = 67328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 856 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 277 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 192 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 278 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances
  SRL16 => SRL16E: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3132.852 ; gain = 0.000 ; free physical = 261 ; free virtual = 67327
Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3132.852 ; gain = 0.000 ; free physical = 261 ; free virtual = 67327
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:50 ; elapsed = 00:07:22 . Memory (MB): peak = 3132.852 ; gain = 1770.258 ; free physical = 815 ; free virtual = 67886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:50 ; elapsed = 00:07:22 . Memory (MB): peak = 3132.852 ; gain = 1770.258 ; free physical = 815 ; free virtual = 67886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sys_bd_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ip/sys_bd_zynq_ultra_ps_e_0_0/sys_bd_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for sys_bd_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_cdma_0/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 197).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 202).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 205).
Applied set_property DONT_TOUCH = true for sys_bd_i/mdm_1/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for sys_bd_i/rst_ps8_0_99M/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 215).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 221).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/dlmb_v10/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 226).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/ilmb_v10/U0. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 229).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 288).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst. (constraint file  /home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/dont_touch.xdc, line 299).
Applied set_property DONT_TOUCH = true for sys_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/microblaze_1_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:50 ; elapsed = 00:07:22 . Memory (MB): peak = 3132.852 ; gain = 1770.258 ; free physical = 807 ; free virtual = 67879
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "bvalid_cnt_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bvalid_cnt_amax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_arsize_pipe_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_arburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_addr_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_addr_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_addr_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:2300]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:3071]
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdce" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_sm_state_reg' in module 'axi_cdma_simple_cntlr'
INFO: [Synth 8-5544] ROM "sig_sm_set_err_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_set_ioc_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_set_idle_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_cmd_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_halt_fetch_reg' into 'sig_halt_dm_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:12366]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:11119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8f92/hdl/axi_cdma_v4_1_vh_rfs.vhd:10703]
INFO: [Synth 8-802] inferred FSM for state register 'sig_ftch_sm_state_reg' in module 'axi_cdma_sg_cntlr'
INFO: [Synth 8-802] inferred FSM for state register 'sig_sts_sm_state_reg' in module 'axi_cdma_sg_cntlr'
INFO: [Synth 8-5546] ROM "sig_ftch_updt_cntr_eq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_updt_filter_cntr_eq0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_ftch_limit_cntr_eqlimit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_ftch_limit_cntr_eq0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_ftchsm_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_ftch_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_stssm_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sts_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sts_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sts_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-5544] ROM "writing_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pntr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pntr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5545] ROM "sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_r_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
             wait_for_go |                         00000010 |                              001
               ld_dm_cmd |                         00000100 |                              010
         get_mm2s_status |                         00001000 |                              011
         get_s2mm_status |                         00010000 |                              100
            score_status |                         00100000 |                              101
               xfer_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_sm_state_reg' using encoding 'one-hot' in module 'axi_cdma_simple_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                sts_idle |                               00 |                               00
         get_mm2s_status |                               01 |                               01
         get_s2mm_status |                               10 |                               10
               do_update |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_sts_sm_state_reg' using encoding 'sequential' in module 'axi_cdma_sg_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ftch_idle |                               00 |                               00
           chk_sg_dm_rdy |                               01 |                               01
               load_desc |                               10 |                               10
               xfer_done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_ftch_sm_state_reg' using encoding 'sequential' in module 'axi_cdma_sg_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:04 ; elapsed = 00:07:38 . Memory (MB): peak = 3132.852 ; gain = 1770.258 ; free physical = 768 ; free virtual = 67840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                     |          18|      6610|
|2     |sc_exit_v1_0_8_top__GC0                          |           1|       529|
|3     |sc_exit_v1_0_8_top__parameterized0__GC0          |           1|       529|
|4     |sc_mmu_v1_0_7_top__GC0                           |           1|      3161|
|5     |sc_transaction_regulator_v1_0_8_singleorder__GC0 |           1|        72|
|6     |sc_transaction_regulator_v1_0_8_top__GC0         |           1|         2|
|7     |bd_389c_s00sic_0                                 |           1|       788|
|8     |bd_389c__GC0                                     |           1|     28032|
|9     |sys_bd__GCB0                                     |           1|     31612|
|10    |sys_bd__GCB1                                     |           1|     16741|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 24    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 192   
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 38    
	   3 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 37    
	   3 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 353   
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	             4096 Bit    Registers := 2     
	             2178 Bit    Registers := 38    
	              180 Bit    Registers := 1     
	              179 Bit    Registers := 1     
	              166 Bit    Registers := 1     
	              161 Bit    Registers := 3     
	              157 Bit    Registers := 4     
	              147 Bit    Registers := 3     
	              145 Bit    Registers := 2     
	              139 Bit    Registers := 6     
	              132 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	              122 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 4     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               62 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 8     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 88    
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 23    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 117   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 105   
	                5 Bit    Registers := 100   
	                4 Bit    Registers := 109   
	                3 Bit    Registers := 53    
	                2 Bit    Registers := 171   
	                1 Bit    Registers := 2197  
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 19    
	   2 Input    161 Bit        Muxes := 2     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 2     
	   2 Input    139 Bit        Muxes := 4     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 8     
	   2 Input     33 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 60    
	   4 Input     32 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 25    
	   2 Input     15 Bit        Muxes := 20    
	   2 Input     14 Bit        Muxes := 9     
	   3 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 125   
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 16    
	   8 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 10    
	   8 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 79    
	   8 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 10    
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 44    
	   3 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 266   
	   7 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 109   
	   4 Input      1 Bit        Muxes := 101   
	  10 Input      1 Bit        Muxes := 61    
	   7 Input      1 Bit        Muxes := 50    
	  12 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1091  
	   3 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              157 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	              157 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	              157 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	              157 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              180 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 26    
Module sc_node_v1_0_10_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    139 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    139 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    139 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    139 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_18_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_cdma_pulse_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_cdma_pulse_gen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_cdma_pulse_gen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_cdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 35    
Module axi_cdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_cdma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_cdma_simple_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module axi_cdma_pulse_gen__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_pulse_gen__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_pulse_gen__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_cdma_sg_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_sg_ftch_sm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_ftch_pntr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_ftch_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_ftch_queue 
Detailed RTL Component Info : 
+---Registers : 
	              122 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_sg_ftch_q_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_scc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_rddata_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_mm2s_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_sg_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_sg_scc_wr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_sg_s2mm_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_updt_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_queue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module axi_sg_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_sg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 4     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_cdma_sg_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     75 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module lmb_bram_if_cntlr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_2_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_bindec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 83    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 136   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module mb_sync_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 136   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_2_bindec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_19_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_bindec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_bindec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_v4_1_0_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 13    
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 90    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5546] ROM "I_REGISTER_BLOCK/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:11859]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:13295]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:14720]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:12840]
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axis_updt_sts_tready_reg' into 'I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/m_axis_ftch_sts_tready_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:23941]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1967]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:741]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:14664]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:1968]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd:5849]
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15993]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17422]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18852]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19064]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18796]
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d1_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15856]
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d2_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15857]
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d3_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg' [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15858]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/FSM_onehot_sig_sm_state_reg[7]) is unused and will be removed from module axi_cdma.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'sys_bd_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /p_0_out_inferred__9/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0]' (FDE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][1] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[0]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[1]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_upsize_ratio_reg[2]' (FDSE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[0]' (FDSE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_mask_reg[1]' (FDSE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[5]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[6]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[7]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[0]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[2]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[3]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][2]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'sys_bd_i/axi_smc/insti_0/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_fetch_update_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_dm_status_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/taildesc_lsb_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/axi_cdma_0/U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys_bd_i/i_0/microblaze_1/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze__parameterized1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module sys_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module sys_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module sys_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module sys_bd_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:03 ; elapsed = 00:08:40 . Memory (MB): peak = 3132.852 ; gain = 1770.258 ; free physical = 679 ; free virtual = 67821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 180             | RAM32M16 x 13   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 139             | RAM32M16 x 10   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 139             | RAM32M16 x 10   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                        |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                             |           1|       271|
|3     |sc_exit_v1_0_8_top__parameterized0__GC0             |           1|       271|
|4     |sc_mmu_v1_0_7_top__GC0                              |           1|       479|
|5     |sc_transaction_regulator_v1_0_8_singleorder__GC0    |           1|        74|
|6     |sc_transaction_regulator_v1_0_8_top__GC0            |           1|         2|
|7     |bd_389c_s00sic_0                                    |           1|       287|
|8     |bd_389c__GC0                                        |           1|     13772|
|9     |sys_bd__GCB0                                        |           1|     19099|
|10    |sys_bd__GCB1                                        |           1|      8579|
|11    |sc_util_v1_0_4_axi_reg_stall__1                     |           1|       772|
|12    |sc_util_v1_0_4_axi_reg_stall__2                     |           1|       702|
|13    |sc_util_v1_0_4_axi_reg_stall__3                     |           2|        57|
|14    |sc_util_v1_0_4_axi_reg_stall__4                     |           2|       317|
|15    |sc_util_v1_0_4_axi_reg_stall__5                     |           2|       232|
|16    |sc_util_v1_0_4_axi_reg_stall__6                     |           2|       222|
|17    |sc_util_v1_0_4_axi_reg_stall__7                     |           2|       344|
|18    |sc_util_v1_0_4_axi_reg_stall__8                     |           2|       332|
|19    |sc_util_v1_0_4_axi_reg_stall__9                     |           1|        57|
|20    |sc_util_v1_0_4_axi_reg_stall__10                    |           2|       344|
|21    |sc_transaction_regulator_v1_0_8_singleorder__GC0__1 |           1|        73|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:20 ; elapsed = 00:09:13 . Memory (MB): peak = 4115.836 ; gain = 2753.242 ; free physical = 324 ; free virtual = 66424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:28 ; elapsed = 00:09:22 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 267 ; free virtual = 66314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 157             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 180             | RAM32M16 x 13   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 139             | RAM32M16 x 10   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 139             | RAM32M16 x 10   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12   | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|sys_bd_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1    | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
|sys_bd_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                            | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                        |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                             |           1|       271|
|3     |sc_exit_v1_0_8_top__parameterized0__GC0             |           1|       271|
|4     |sc_mmu_v1_0_7_top__GC0                              |           1|       479|
|5     |sc_transaction_regulator_v1_0_8_singleorder__GC0    |           1|        74|
|6     |sc_transaction_regulator_v1_0_8_top__GC0            |           1|         2|
|7     |bd_389c_s00sic_0                                    |           1|       287|
|8     |bd_389c__GC0                                        |           1|     13772|
|9     |sys_bd__GCB0                                        |           1|     19099|
|10    |sys_bd__GCB1                                        |           1|      8579|
|11    |sc_util_v1_0_4_axi_reg_stall__1                     |           1|       772|
|12    |sc_util_v1_0_4_axi_reg_stall__2                     |           1|       702|
|13    |sc_util_v1_0_4_axi_reg_stall__3                     |           2|        57|
|14    |sc_util_v1_0_4_axi_reg_stall__4                     |           2|       312|
|15    |sc_util_v1_0_4_axi_reg_stall__5                     |           2|       232|
|16    |sc_util_v1_0_4_axi_reg_stall__6                     |           2|       222|
|17    |sc_util_v1_0_4_axi_reg_stall__7                     |           2|       344|
|18    |sc_util_v1_0_4_axi_reg_stall__8                     |           2|       332|
|19    |sc_util_v1_0_4_axi_reg_stall__9                     |           1|        57|
|20    |sc_util_v1_0_4_axi_reg_stall__10                    |           2|       344|
|21    |sc_transaction_regulator_v1_0_8_singleorder__GC0__1 |           1|        73|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:45 ; elapsed = 00:09:39 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 336 ; free virtual = 66383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.srcs/sources_1/bd/sys_bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:49 ; elapsed = 00:09:44 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 336 ; free virtual = 66381
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:49 ; elapsed = 00:09:44 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 336 ; free virtual = 66381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:52 ; elapsed = 00:09:47 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 337 ; free virtual = 66382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:52 ; elapsed = 00:09:47 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 337 ; free virtual = 66382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:53 ; elapsed = 00:09:47 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 336 ; free virtual = 66381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:53 ; elapsed = 00:09:48 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 331 ; free virtual = 66376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_2 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[2]                       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[2]                       | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]                       | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]                       | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]                       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[5]                       | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]                       | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__7     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__8     | USE_RTL_FIFO.data_srl_reg[31]                  | 35     | 35         | 0      | 35      | 0      | 0      | 0      | 
|dsrl__9     | shift_reg_reg                                  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | PC_Buffer_reg[3]                               | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__11    | ibuffer_reg[3]                                 | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[3]                                  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[3]                                  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | memory_reg[31]                                 | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__15    | memory_reg[31]                                 | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     2|
|2     |BSCANE2    |     1|
|3     |BUFG       |     2|
|4     |BUFG_PS    |     1|
|5     |CARRY8     |    26|
|6     |LUT1       |   631|
|7     |LUT2       |   894|
|8     |LUT3       |  3018|
|9     |LUT4       |  1413|
|10    |LUT5       |  1718|
|11    |LUT6       |  2725|
|12    |LUT6_2     |   160|
|13    |MULT_AND   |     2|
|14    |MUXCY_L    |   273|
|15    |MUXF7      |   260|
|16    |PS8        |     1|
|17    |RAM32M     |    32|
|18    |RAM32M16   |   165|
|19    |RAM32X1D   |     8|
|20    |RAMB36E2   |    16|
|21    |RAMB36E2_1 |    16|
|22    |SRL16      |     2|
|23    |SRL16E     |   364|
|24    |SRL16E_10  |     1|
|25    |SRL16E_2   |     2|
|26    |SRL16E_3   |     2|
|27    |SRL16E_4   |     2|
|28    |SRL16E_5   |     4|
|29    |SRL16E_6   |     4|
|30    |SRL16E_7   |     1|
|31    |SRL16E_8   |     1|
|32    |SRL16E_9   |     1|
|33    |SRLC16E    |    16|
|34    |SRLC32E    |   105|
|35    |XORCY      |   192|
|36    |FDCE       |   456|
|37    |FDC_1      |     1|
|38    |FDE        |    64|
|39    |FDPE       |    41|
|40    |FDR        |   187|
|41    |FDRE       | 13191|
|42    |FDRE_1     |     1|
|43    |FDS        |     6|
|44    |FDSE       |   346|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                                |Cells |
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                                      | 26354|
|2     |  sys_bd_i                                                                                          |sys_bd                                                                | 26354|
|3     |    axi_smc                                                                                         |sys_bd_axi_smc_1                                                      |  9542|
|4     |      inst                                                                                          |bd_389c                                                               |  9542|
|5     |        clk_map                                                                                     |clk_map_imp_FXI5VP                                                    |    41|
|6     |          psr_aclk                                                                                  |bd_389c_psr_aclk_0                                                    |    41|
|7     |            U0                                                                                      |proc_sys_reset                                                        |    41|
|8     |              EXT_LPF                                                                               |lpf                                                                   |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_1494                                                         |     5|
|10    |              SEQ                                                                                   |sequence_psr_1492                                                     |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_1493                                                          |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1HRIVTQ                                         |  1354|
|13    |          m00_exit                                                                                  |bd_389c_m00e_0                                                        |  1354|
|14    |            inst                                                                                    |sc_exit_v1_0_8_top                                                    |  1354|
|15    |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1469                                     |   183|
|16    |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1470                                     |   183|
|17    |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1471                                     |    18|
|18    |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                                   |   114|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo_1474                                 |    84|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1477                                           |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1478                                           |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1479                                           |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1480                                           |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1481                                           |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1482                                           |     3|
|26    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1483                                           |     2|
|27    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1484                                           |     2|
|28    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1485                                           |     2|
|29    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1486                                           |     2|
|30    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1487                                           |     2|
|31    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1488                                           |     2|
|32    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1489                                           |     2|
|33    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1490                                           |     2|
|34    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1491                                           |     2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_1475                 |    29|
|36    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1476                                           |     3|
|37    |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1472                                     |   407|
|38    |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1473                                     |   446|
|39    |        m00_nodes                                                                                   |m00_nodes_imp_14HQ9WY                                                 |  1432|
|40    |          m00_ar_node                                                                               |bd_389c_m00arn_0                                                      |   307|
|41    |            inst                                                                                    |sc_node_v1_0_10_top                                                   |   307|
|42    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                            |   300|
|43    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__1                                       |    70|
|44    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                             |    70|
|45    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                                     |     4|
|46    |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                       |     4|
|47    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1466                                           |    14|
|48    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1467                                           |    13|
|49    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1468                           |    29|
|50    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                       |   227|
|51    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1             |   227|
|52    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                                     |   170|
|53    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                       |   170|
|54    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1463                                           |    14|
|55    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1464                                           |    13|
|56    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1465                           |    21|
|57    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress                                               |     1|
|58    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1462                                          |     1|
|59    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_1460                                       |     3|
|60    |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1461                                          |     3|
|61    |          m00_aw_node                                                                               |bd_389c_m00awn_0                                                      |   307|
|62    |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                                   |   307|
|63    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                            |   300|
|64    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__2                                       |    70|
|65    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                             |    70|
|66    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__14                                                 |     4|
|67    |                      xpm_memory_base_inst                                                          |xpm_memory_base__14                                                   |     4|
|68    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1457                                           |    14|
|69    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1458                                           |    13|
|70    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1459                           |    29|
|71    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__2                       |   227|
|72    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2             |   227|
|73    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__6                                  |   170|
|74    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__6                                    |   170|
|75    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1454                                           |    14|
|76    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1455                                           |    13|
|77    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1456                           |    21|
|78    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                               |     1|
|79    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1453                                          |     1|
|80    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_1451                       |     3|
|81    |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1452                                          |     3|
|82    |          m00_b_node                                                                                |bd_389c_m00bn_0                                                       |   167|
|83    |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                                   |   167|
|84    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                            |   160|
|85    |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1                       |    76|
|86    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1             |    76|
|87    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                                     |    21|
|88    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                       |    21|
|89    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1448                                           |    14|
|90    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1449                                           |    13|
|91    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1450                           |    21|
|92    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2__xdcDup__1                       |    73|
|93    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1             |    73|
|94    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                                     |     7|
|95    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                       |     7|
|96    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1445                                           |    14|
|97    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1446                                           |    13|
|98    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1447                           |    29|
|99    |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_1444                       |     9|
|100   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_1442                       |     3|
|101   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1443                                          |     3|
|102   |          m00_r_node                                                                                |bd_389c_m00rn_0                                                       |   320|
|103   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                                   |   320|
|104   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                            |   313|
|105   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1__xdcDup__2                       |    77|
|106   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2             |    77|
|107   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__5                                  |    21|
|108   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__5                                    |    21|
|109   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1439                                           |    14|
|110   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1440                                           |    13|
|111   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1441                           |    21|
|112   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized3                                  |   225|
|113   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3                        |   225|
|114   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                                     |   159|
|115   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                       |   159|
|116   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1436                                           |    14|
|117   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1437                                           |    13|
|118   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1438                           |    29|
|119   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_1435                       |     9|
|120   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_1433                       |     3|
|121   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1434                                          |     3|
|122   |          m00_w_node                                                                                |bd_389c_m00wn_0                                                       |   331|
|123   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                                   |   331|
|124   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                            |   324|
|125   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__3                                       |    70|
|126   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                             |    70|
|127   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__13                                                 |     4|
|128   |                      xpm_memory_base_inst                                                          |xpm_memory_base__13                                                   |     4|
|129   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1430                                           |    14|
|130   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1431                                           |    13|
|131   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1432                           |    29|
|132   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized4                                  |   251|
|133   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4                        |   251|
|134   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                                     |   193|
|135   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                       |   193|
|136   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1427                                           |    14|
|137   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1428                                           |    13|
|138   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1429                           |    21|
|139   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                               |     1|
|140   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1426                                          |     1|
|141   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_1424                       |     3|
|142   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1425                                          |     3|
|143   |        m01_exit_pipeline                                                                           |m01_exit_pipeline_imp_1NMU1CU                                         |   736|
|144   |          m01_exit                                                                                  |bd_389c_m01e_0                                                        |   736|
|145   |            inst                                                                                    |sc_exit_v1_0_8_top__parameterized0                                    |   736|
|146   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1403                                     |   180|
|147   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_1404                                     |   180|
|148   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1405                                     |    18|
|149   |              exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized0                                   |   114|
|150   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                                      |    84|
|151   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1409                                           |     2|
|152   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1410                                           |     2|
|153   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1411                                           |     2|
|154   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1412                                           |     2|
|155   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1413                                           |     2|
|156   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1414                                           |     3|
|157   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1415                                           |     2|
|158   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1416                                           |     2|
|159   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1417                                           |     2|
|160   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1418                                           |     2|
|161   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1419                                           |     2|
|162   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1420                                           |     2|
|163   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1421                                           |     2|
|164   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1422                                           |     2|
|165   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1423                                           |     2|
|166   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0                      |    29|
|167   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1408                                           |     3|
|168   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1406                                     |   119|
|169   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_1407                                     |   122|
|170   |        m01_nodes                                                                                   |m01_nodes_imp_3LUKLG                                                  |  1696|
|171   |          m01_ar_node                                                                               |bd_389c_m01arn_0                                                      |   307|
|172   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                                   |   307|
|173   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                            |   300|
|174   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__4                                       |    70|
|175   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4                             |    70|
|176   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__12                                                 |     4|
|177   |                      xpm_memory_base_inst                                                          |xpm_memory_base__12                                                   |     4|
|178   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1400                                           |    14|
|179   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1401                                           |    13|
|180   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1402                           |    29|
|181   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__3                       |   227|
|182   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3             |   227|
|183   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__5                                  |   170|
|184   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__5                                    |   170|
|185   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1397                                           |    14|
|186   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1398                                           |    13|
|187   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1399                           |    21|
|188   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized4                               |     1|
|189   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1396                                          |     1|
|190   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_1394                                       |     3|
|191   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1395                                          |     3|
|192   |          m01_aw_node                                                                               |bd_389c_m01awn_0                                                      |   307|
|193   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                                   |   307|
|194   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                            |   300|
|195   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__5                                       |    70|
|196   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5                             |    70|
|197   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__11                                                 |     4|
|198   |                      xpm_memory_base_inst                                                          |xpm_memory_base__11                                                   |     4|
|199   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1391                                           |    14|
|200   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1392                                           |    13|
|201   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1393                           |    29|
|202   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                                  |   227|
|203   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                        |   227|
|204   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__4                                  |   170|
|205   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__4                                    |   170|
|206   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1388                                           |    14|
|207   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1389                                           |    13|
|208   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1390                           |    21|
|209   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized5                               |     1|
|210   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1387                                          |     1|
|211   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_1385                       |     3|
|212   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1386                                          |     3|
|213   |          m01_b_node                                                                                |bd_389c_m01bn_0                                                       |   167|
|214   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                                   |   167|
|215   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                            |   160|
|216   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1                                  |    76|
|217   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                        |    76|
|218   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__4                                  |    21|
|219   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__4                                    |    21|
|220   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1382                                           |    14|
|221   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1383                                           |    13|
|222   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1384                           |    21|
|223   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                                  |    73|
|224   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                        |    73|
|225   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__2                                  |     7|
|226   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__2                                    |     7|
|227   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1379                                           |    14|
|228   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1380                                           |    13|
|229   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1381                           |    29|
|230   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_1378                       |     9|
|231   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                            |     3|
|232   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1377                                          |     3|
|233   |          m01_r_node                                                                                |bd_389c_m01rn_0                                                       |   495|
|234   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7                                   |   495|
|235   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                            |   485|
|236   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1370                                     |     4|
|237   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5                                  |    76|
|238   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5                        |    76|
|239   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__3                                  |    21|
|240   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__3                                    |    21|
|241   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1374                                           |    14|
|242   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1375                                           |    13|
|243   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1376                           |    21|
|244   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                               |   168|
|245   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized5                               |     6|
|246   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6                                  |   226|
|247   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6                        |   226|
|248   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__1                                  |   159|
|249   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__1                                    |   159|
|250   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1371                                           |    14|
|251   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1372                                           |    13|
|252   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1373                           |    31|
|253   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                            |     9|
|254   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                            |     6|
|255   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1369                                          |     6|
|256   |          m01_w_node                                                                                |bd_389c_m01wn_0                                                       |   420|
|257   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8                                   |   420|
|258   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                            |   413|
|259   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                             |     9|
|260   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__6                                       |    74|
|261   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6                             |    74|
|262   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__10                                                 |     4|
|263   |                      xpm_memory_base_inst                                                          |xpm_memory_base__10                                                   |     4|
|264   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1366                                           |    14|
|265   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1367                                           |    13|
|266   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1368                           |    32|
|267   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7                                  |   327|
|268   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7                        |   327|
|269   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                                     |   194|
|270   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                       |   194|
|271   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1363                                           |    14|
|272   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1364                                           |    13|
|273   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1365                           |    21|
|274   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized8                               |     1|
|275   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1362                                          |     1|
|276   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_1360                       |     3|
|277   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1361                                          |     3|
|278   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_IKHEOT                                         |  1760|
|279   |          s00_mmu                                                                                   |bd_389c_s00mmu_0                                                      |  1215|
|280   |            inst                                                                                    |sc_mmu_v1_0_7_top                                                     |  1215|
|281   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1351                                     |   188|
|282   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1352                                     |   203|
|283   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1353                                     |   187|
|284   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1354                                     |   211|
|285   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1355                                     |    22|
|286   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                            |    49|
|287   |              \gen_wroute_fifo.wroute_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1                      |    31|
|288   |                \gen_srls[0].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl_1358                                           |     2|
|289   |                \gen_srls[1].srl_nx1                                                                |sc_util_v1_0_4_srl_rtl_1359                                           |     3|
|290   |              \gen_wroute_fifo.wroute_split                                                         |sc_util_v1_0_4_axi_splitter                                           |     6|
|291   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1356                                     |   151|
|292   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1357                                     |   129|
|293   |          s00_si_converter                                                                          |bd_389c_s00sic_0                                                      |   124|
|294   |            inst                                                                                    |sc_si_converter_v1_0_7_top                                            |   124|
|295   |              splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter                                       |    96|
|296   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2                      |    95|
|297   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                                |     1|
|298   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1338                                           |     2|
|299   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1339                                           |     2|
|300   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1340                                           |     2|
|301   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1341                                           |     3|
|302   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1342                                           |     1|
|303   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1343                                           |     3|
|304   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1344                                           |     3|
|305   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1345                                           |     3|
|306   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1346                                           |     4|
|307   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1347                                           |     3|
|308   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1348                                           |     2|
|309   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1349                                           |     2|
|310   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1350                                           |     2|
|311   |          s00_transaction_regulator                                                                 |bd_389c_s00tr_0                                                       |   421|
|312   |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top                                   |   421|
|313   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                           |   210|
|314   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_4_axi_reg_stall_1337                                     |   198|
|315   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_1336                      |   209|
|316   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_4_axi_reg_stall                                          |   198|
|317   |        s00_nodes                                                                                   |s00_nodes_imp_O8D75Z                                                  |  1787|
|318   |          s00_ar_node                                                                               |bd_389c_sarn_0                                                        |   327|
|319   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized9                                   |   327|
|320   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized9                            |   320|
|321   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1                       |    77|
|322   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1             |    77|
|323   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                                     |    22|
|324   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                       |    22|
|325   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1333                                           |    14|
|326   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1334                                           |    13|
|327   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1335                           |    21|
|328   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9__xdcDup__1                       |   217|
|329   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1             |   217|
|330   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                                     |   150|
|331   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                       |   150|
|332   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1330                                           |    13|
|333   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1331                                           |    13|
|334   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1332                           |    31|
|335   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_1329                       |    24|
|336   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                            |     3|
|337   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1328                                          |     3|
|338   |          s00_aw_node                                                                               |bd_389c_sawn_0                                                        |   327|
|339   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized10                                  |   327|
|340   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized10                           |   320|
|341   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized8                                  |    77|
|342   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8                        |    77|
|343   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__3                                  |    22|
|344   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__3                                    |    22|
|345   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1325                                           |    14|
|346   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1326                                           |    13|
|347   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1327                           |    21|
|348   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                                  |   217|
|349   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9                        |   217|
|350   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__2                                  |   150|
|351   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__2                                    |   150|
|352   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1322                                           |    13|
|353   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1323                                           |    13|
|354   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1324                           |    31|
|355   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_1321                       |    24|
|356   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                            |     3|
|357   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1320                                          |     3|
|358   |          s00_b_node                                                                                |bd_389c_sbn_0                                                         |   185|
|359   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized11                                  |   185|
|360   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized11                           |   155|
|361   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__7                                       |    68|
|362   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7                             |    68|
|363   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__9                                                  |     4|
|364   |                      xpm_memory_base_inst                                                          |xpm_memory_base__9                                                    |     4|
|365   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1317                                           |    14|
|366   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1318                                           |    12|
|367   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1319                           |    28|
|368   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized10                                 |    83|
|369   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10                       |    83|
|370   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                                     |    26|
|371   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                       |    26|
|372   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1314                                           |    14|
|373   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1315                                           |    13|
|374   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1316                           |    21|
|375   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized11                              |     2|
|376   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized7_1312                          |     1|
|377   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1313                                          |     1|
|378   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                            |    26|
|379   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_1309                                       |    11|
|380   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_1310                           |     7|
|381   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_1311                           |     7|
|382   |          s00_r_node                                                                                |bd_389c_srn_0                                                         |   391|
|383   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized12                                  |   391|
|384   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized12                           |   362|
|385   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer__parameterized0                             |     9|
|386   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo                                                  |    73|
|387   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                        |    73|
|388   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                                  |     4|
|389   |                      xpm_memory_base_inst                                                          |xpm_memory_base__8                                                    |     4|
|390   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1306                                           |    14|
|391   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1307                                           |    12|
|392   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1308                           |    32|
|393   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11                                 |   276|
|394   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11                       |   276|
|395   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                                     |   179|
|396   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                       |   179|
|397   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1303                                           |    14|
|398   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1304                                           |    13|
|399   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1305                           |    21|
|400   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized12                              |     2|
|401   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized7                               |     1|
|402   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1302                                          |     1|
|403   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                            |    25|
|404   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                            |    10|
|405   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2                                |     7|
|406   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter__parameterized2_1301                           |     7|
|407   |          s00_w_node                                                                                |bd_389c_swn_0                                                         |   557|
|408   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized13                                  |   557|
|409   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized13                           |   546|
|410   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                                          |     4|
|411   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized12                                 |    78|
|412   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12                       |    78|
|413   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__2                                  |    22|
|414   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__2                                    |    22|
|415   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_1298                                           |    14|
|416   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1299                                           |    13|
|417   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_1300                           |    22|
|418   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized0                               |   197|
|419   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized8                               |     7|
|420   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized13                                 |   241|
|421   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized13                       |   241|
|422   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                                    |   174|
|423   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                                      |   174|
|424   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                                |    13|
|425   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_1297                                           |    13|
|426   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                                |    32|
|427   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2                            |    24|
|428   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                            |     7|
|429   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                               |     7|
|430   |        switchboards                                                                                |switchboards_imp_GTNJPV                                               |   736|
|431   |          ar_switchboard                                                                            |bd_389c_arsw_0                                                        |   138|
|432   |            inst                                                                                    |sc_switchboard_v1_0_6_top                                             |   138|
|433   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11_1296                         |   138|
|434   |          aw_switchboard                                                                            |bd_389c_awsw_0                                                        |   138|
|435   |            inst                                                                                    |sc_switchboard_v1_0_6_top__1                                          |   138|
|436   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11                              |   138|
|437   |          b_switchboard                                                                             |bd_389c_bsw_0                                                         |     8|
|438   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                             |     8|
|439   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux__parameterized0                                    |     4|
|440   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized13                              |     4|
|441   |          r_switchboard                                                                             |bd_389c_rsw_0                                                         |   292|
|442   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                             |   292|
|443   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux__parameterized1                                    |   146|
|444   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized15                              |   146|
|445   |          w_switchboard                                                                             |bd_389c_wsw_0                                                         |   160|
|446   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                             |   160|
|447   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized17                              |   160|
|448   |    zynq_ultra_ps_e_0                                                                               |sys_bd_zynq_ultra_ps_e_0_0                                            |   303|
|449   |      inst                                                                                          |zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e                                |   303|
|450   |    ps8_0_axi_periph                                                                                |sys_bd_ps8_0_axi_periph_1                                             |  2895|
|451   |      s00_couplers                                                                                  |s00_couplers_imp_SGC6XE                                               |  2895|
|452   |        auto_ds                                                                                     |sys_bd_auto_ds_0                                                      |  1852|
|453   |          inst                                                                                      |axi_dwidth_converter_v2_1_18_top__parameterized0                      |  1852|
|454   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                  |axi_dwidth_converter_v2_1_18_axi_downsizer                            |  1852|
|455   |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0              |   811|
|456   |                cmd_queue                                                                           |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                       |   365|
|457   |                  inst                                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                        |   365|
|458   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_3__parameterized0                                |   127|
|459   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_3_synth__parameterized0                          |   127|
|460   |                        \gconvfifo.rf                                                               |fifo_generator_top__parameterized0                                    |   127|
|461   |                          \grf.rf                                                                   |fifo_generator_ramfifo__parameterized0                                |   127|
|462   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic_1287                                                         |    32|
|463   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft_1293                                                          |    15|
|464   |                              \grss.rsts                                                            |rd_status_flags_ss_1294                                               |     2|
|465   |                              rpntr                                                                 |rd_bin_cntr_1295                                                      |    15|
|466   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic_1288                                                         |    28|
|467   |                              \gwss.wsts                                                            |wr_status_flags_ss_1291                                               |     5|
|468   |                              wpntr                                                                 |wr_bin_cntr_1292                                                      |    23|
|469   |                            \gntv_or_sync_fifo.mem                                                  |memory__parameterized0_1289                                           |    61|
|470   |                              \gdm.dm_gen.dm                                                        |dmem__parameterized0_1290                                             |    32|
|471   |                            rstblk                                                                  |reset_blk_ramfifo                                                     |     6|
|472   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst__3                                                  |     2|
|473   |              \USE_READ.read_data_inst                                                              |axi_dwidth_converter_v2_1_18_r_downsizer                              |   168|
|474   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                  |axi_dwidth_converter_v2_1_18_b_downsizer                              |    34|
|475   |              \USE_WRITE.write_addr_inst                                                            |axi_dwidth_converter_v2_1_18_a_downsizer                              |   806|
|476   |                \USE_B_CHANNEL.cmd_b_queue                                                          |axi_data_fifo_v2_1_17_axic_fifo                                       |    98|
|477   |                  inst                                                                              |axi_data_fifo_v2_1_17_fifo_gen                                        |    98|
|478   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_3                                                |    85|
|479   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_3_synth                                          |    85|
|480   |                        \gconvfifo.rf                                                               |fifo_generator_top                                                    |    85|
|481   |                          \grf.rf                                                                   |fifo_generator_ramfifo                                                |    85|
|482   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic_1280                                                         |    32|
|483   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft_1284                                                          |    15|
|484   |                              \grss.rsts                                                            |rd_status_flags_ss_1285                                               |     2|
|485   |                              rpntr                                                                 |rd_bin_cntr_1286                                                      |    15|
|486   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic_1281                                                         |    28|
|487   |                              \gwss.wsts                                                            |wr_status_flags_ss_1282                                               |     5|
|488   |                              wpntr                                                                 |wr_bin_cntr_1283                                                      |    23|
|489   |                            \gntv_or_sync_fifo.mem                                                  |memory                                                                |    19|
|490   |                              \gdm.dm_gen.dm                                                        |dmem                                                                  |    10|
|491   |                            rstblk                                                                  |reset_blk_ramfifo__xdcDup__1                                          |     6|
|492   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst                                                     |     2|
|493   |                cmd_queue                                                                           |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1            |   258|
|494   |                  inst                                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1             |   258|
|495   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_3__parameterized0__xdcDup__1                     |   125|
|496   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1               |   125|
|497   |                        \gconvfifo.rf                                                               |fifo_generator_top__parameterized0__xdcDup__1                         |   125|
|498   |                          \grf.rf                                                                   |fifo_generator_ramfifo__parameterized0__xdcDup__1                     |   125|
|499   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic                                                              |    32|
|500   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft                                                               |    15|
|501   |                              \grss.rsts                                                            |rd_status_flags_ss                                                    |     2|
|502   |                              rpntr                                                                 |rd_bin_cntr                                                           |    15|
|503   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic                                                              |    28|
|504   |                              \gwss.wsts                                                            |wr_status_flags_ss                                                    |     5|
|505   |                              wpntr                                                                 |wr_bin_cntr                                                           |    23|
|506   |                            \gntv_or_sync_fifo.mem                                                  |memory__parameterized0                                                |    59|
|507   |                              \gdm.dm_gen.dm                                                        |dmem__parameterized0                                                  |    31|
|508   |                            rstblk                                                                  |reset_blk_ramfifo__xdcDup__2                                          |     6|
|509   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst__4                                                  |     2|
|510   |              \USE_WRITE.write_data_inst                                                            |axi_dwidth_converter_v2_1_18_w_downsizer                              |    33|
|511   |        auto_pc                                                                                     |sys_bd_auto_pc_0                                                      |  1043|
|512   |          inst                                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |  1043|
|513   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_18_b2s                                    |  1043|
|514   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_18_b2s_ar_channel                         |   183|
|515   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                         |    36|
|516   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator_1277                |   147|
|517   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd_1278                      |    59|
|518   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_1279                      |    83|
|519   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_18_b2s_r_channel                          |    67|
|520   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1        |    50|
|521   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2        |    15|
|522   |              SI_REG                                                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized2         |   543|
|523   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized9        |   210|
|524   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized9_1276   |   210|
|525   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized11       |    12|
|526   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized12       |   111|
|527   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_18_b2s_aw_channel                         |   196|
|528   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                         |    40|
|529   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator                     |   148|
|530   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd                           |    63|
|531   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                           |    82|
|532   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_18_b2s_b_channel                          |    53|
|533   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo                        |    22|
|534   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0        |     9|
|535   |    axi_cdma_0                                                                                      |sys_bd_axi_cdma_0_0                                                   |  3676|
|536   |      U0                                                                                            |axi_cdma                                                              |  3676|
|537   |        \GEN_SG_MODE.I_SG_MODE_WRAP                                                                 |axi_cdma_sg_wrap                                                      |  3676|
|538   |          I_DATAMOVER                                                                               |axi_datamover                                                         |  1632|
|539   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                      |axi_datamover_mm2s_full_wrap                                          |   709|
|540   |              I_ADDR_CNTL                                                                           |axi_datamover_addr_cntl                                               |   100|
|541   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                     |axi_datamover_fifo__parameterized1_1271                               |    54|
|542   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized1_1272                                       |    51|
|543   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized1_1273                                   |    51|
|544   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f_1274                                            |     8|
|545   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized1_1275                                       |    41|
|546   |              I_CMD_STATUS                                                                          |axi_datamover_cmd_status_1265                                         |    84|
|547   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                 |axi_datamover_fifo__parameterized0_1269                               |    15|
|548   |                I_CMD_FIFO                                                                          |axi_datamover_fifo_1270                                               |    69|
|549   |              I_MSTR_PCC                                                                            |axi_datamover_pcc                                                     |   386|
|550   |                I_STRT_STRB_GEN                                                                     |axi_datamover_strb_gen2_1268                                          |     2|
|551   |              I_RD_DATA_CNTL                                                                        |axi_datamover_rddata_cntl                                             |   124|
|552   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                |axi_datamover_fifo__parameterized2                                    |    51|
|553   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized2                                            |    48|
|554   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized2                                        |    48|
|555   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f_1267                                            |    25|
|556   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized2                                            |    22|
|557   |              I_RD_STATUS_CNTLR                                                                     |axi_datamover_rd_status_cntl                                          |    12|
|558   |              I_RESET                                                                               |axi_datamover_reset_1266                                              |     3|
|559   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                      |axi_datamover_s2mm_full_wrap                                          |   923|
|560   |              \GEN_INCLUDE_PCC.I_MSTR_PCC                                                           |axi_datamover_pcc__parameterized0                                     |   399|
|561   |                I_STRT_STRB_GEN                                                                     |axi_datamover_strb_gen2                                               |     2|
|562   |              I_ADDR_CNTL                                                                           |axi_datamover_addr_cntl__parameterized0                               |    99|
|563   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                     |axi_datamover_fifo__parameterized1                                    |    54|
|564   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized1                                            |    51|
|565   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized1                                        |    51|
|566   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f_1264                                            |     9|
|567   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized1                                            |    41|
|568   |              I_CMD_STATUS                                                                          |axi_datamover_cmd_status                                              |    88|
|569   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                 |axi_datamover_fifo__parameterized0                                    |    14|
|570   |                I_CMD_FIFO                                                                          |axi_datamover_fifo                                                    |    74|
|571   |              I_RESET                                                                               |axi_datamover_reset                                                   |     3|
|572   |              I_S2MM_MMAP_SKID_BUF                                                                  |axi_datamover_skid2mm_buf                                             |   113|
|573   |              I_WR_DATA_CNTL                                                                        |axi_datamover_wrdata_cntl                                             |   139|
|574   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                |axi_datamover_fifo__parameterized5                                    |    54|
|575   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized5                                            |    51|
|576   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized5                                        |    51|
|577   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f_1263                                            |    21|
|578   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized5                                            |    28|
|579   |              I_WR_STATUS_CNTLR                                                                     |axi_datamover_wr_status_cntl                                          |    82|
|580   |                \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                         |axi_datamover_fifo__parameterized4                                    |    31|
|581   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized4                                            |    28|
|582   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized4                                        |    28|
|583   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__parameterized0_1262                            |    10|
|584   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized4                                            |    16|
|585   |                I_WRESP_STATUS_FIFO                                                                 |axi_datamover_fifo__parameterized3                                    |    23|
|586   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized3                                            |    20|
|587   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized3                                        |    20|
|588   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__parameterized0                                 |    10|
|589   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized3                                            |     4|
|590   |          I_HYBRID_REG_MODULE                                                                       |axi_cdma_reg_module                                                   |   551|
|591   |            I_AXI_LITE                                                                              |axi_cdma_lite_if                                                      |   170|
|592   |            I_REGISTER_BLOCK                                                                        |axi_cdma_register                                                     |   376|
|593   |          I_RST_MODULE                                                                              |axi_cdma_reset                                                        |    77|
|594   |            I_SOFT_RST_CLR_PULSE                                                                    |axi_cdma_pulse_gen__parameterized0                                    |     5|
|595   |            I_SOFT_RST_POS_EDGE_DTCT                                                                |axi_cdma_pulse_gen__parameterized1_1261                               |     3|
|596   |            I_SOFT_RST_PULSEGEN                                                                     |axi_cdma_pulse_gen                                                    |    22|
|597   |          I_SG_CNTLR                                                                                |axi_cdma_sg_cntlr                                                     |   155|
|598   |            I_GEN_IDLE_CLR                                                                          |axi_cdma_pulse_gen__parameterized1                                    |     6|
|599   |            I_GEN_IDLE_SET                                                                          |axi_cdma_pulse_gen__parameterized1_1259                               |     4|
|600   |            I_GEN_SG_IDLE_RISE                                                                      |axi_cdma_pulse_gen__parameterized1_1260                               |     2|
|601   |          I_SG_ENGINE                                                                               |axi_sg                                                                |  1231|
|602   |            \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                       |axi_sg_updt_mngr                                                      |   100|
|603   |              I_UPDT_CMDSTS_IF                                                                      |axi_sg_updt_cmdsts_if                                                 |    13|
|604   |              I_UPDT_SG                                                                             |axi_sg_updt_sm                                                        |    87|
|605   |            \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                      |axi_sg_updt_q_mngr                                                    |    90|
|606   |              \GEN_QUEUE.I_UPDT_DESC_QUEUE                                                          |axi_sg_updt_queue                                                     |    90|
|607   |            \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                    |axi_sg_intrpt                                                         |    68|
|608   |            I_SG_AXI_DATAMOVER                                                                      |axi_sg_datamover                                                      |   384|
|609   |              \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                  |axi_sg_mm2s_basic_wrap                                                |   147|
|610   |                I_ADDR_CNTL                                                                         |axi_sg_addr_cntl                                                      |    36|
|611   |                I_CMD_STATUS                                                                        |axi_sg_cmd_status_1256                                                |    49|
|612   |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |axi_sg_fifo__parameterized0_1257                                      |    12|
|613   |                  I_CMD_FIFO                                                                        |axi_sg_fifo_1258                                                      |    37|
|614   |                I_MSTR_SCC                                                                          |axi_sg_scc                                                            |    34|
|615   |                I_RD_DATA_CNTL                                                                      |axi_sg_rddata_cntl                                                    |    10|
|616   |                I_RD_STATUS_CNTLR                                                                   |axi_sg_rd_status_cntl                                                 |    10|
|617   |                I_RESET                                                                             |axi_sg_reset                                                          |     8|
|618   |              \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                  |axi_sg_s2mm_basic_wrap                                                |   237|
|619   |                I_ADDR_CNTL                                                                         |axi_sg_addr_cntl__parameterized0                                      |    37|
|620   |                I_CMD_STATUS                                                                        |axi_sg_cmd_status                                                     |    50|
|621   |                  \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |axi_sg_fifo__parameterized0                                           |    14|
|622   |                  I_CMD_FIFO                                                                        |axi_sg_fifo                                                           |    36|
|623   |                I_MSTR_SCC                                                                          |axi_sg_scc_wr                                                         |    36|
|624   |                I_WR_DATA_CNTL                                                                      |axi_sg_wrdata_cntl                                                    |    58|
|625   |                I_WR_STATUS_CNTLR                                                                   |axi_sg_wr_status_cntl                                                 |    56|
|626   |                  \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                       |axi_sg_fifo__parameterized2                                           |    25|
|627   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                       |srl_fifo_f__parameterized0                                            |    22|
|628   |                      I_SRL_FIFO_RBU_F                                                              |srl_fifo_rbu_f__parameterized0                                        |    22|
|629   |                        CNTR_INCR_DECR_ADDN_F_I                                                     |cntr_incr_decr_addn_f_1255                                            |     7|
|630   |                        DYNSHREG_F_I                                                                |dynshreg_f__parameterized0                                            |    13|
|631   |                  I_WRESP_STATUS_FIFO                                                               |axi_sg_fifo__parameterized1                                           |    17|
|632   |                    \USE_SRL_FIFO.I_SYNC_FIFO                                                       |srl_fifo_f                                                            |    14|
|633   |                      I_SRL_FIFO_RBU_F                                                              |srl_fifo_rbu_f                                                        |    14|
|634   |                        CNTR_INCR_DECR_ADDN_F_I                                                     |cntr_incr_decr_addn_f                                                 |     7|
|635   |                        DYNSHREG_F_I                                                                |dynshreg_f                                                            |     5|
|636   |            I_SG_FETCH_MNGR                                                                         |axi_sg_ftch_mngr                                                      |   147|
|637   |              I_FTCH_CMDSTS_IF                                                                      |axi_sg_ftch_cmdsts_if                                                 |     9|
|638   |              I_FTCH_PNTR_MNGR                                                                      |axi_sg_ftch_pntr                                                      |    33|
|639   |              I_FTCH_SG                                                                             |axi_sg_ftch_sm                                                        |   105|
|640   |            I_SG_FETCH_QUEUE                                                                        |axi_sg_ftch_q_mngr                                                    |   416|
|641   |              \GEN_QUEUE.FTCH_QUEUE_I                                                               |axi_sg_ftch_queue                                                     |   287|
|642   |          I_SIMPLE_DMA_CNTLR                                                                        |axi_cdma_simple_cntlr                                                 |    30|
|643   |    axi_mem_intercon_1                                                                              |sys_bd_axi_mem_intercon_1_0                                           |  1867|
|644   |      s00_couplers                                                                                  |s00_couplers_imp_19TPXF9                                              |  1867|
|645   |        auto_pc                                                                                     |sys_bd_auto_pc_2                                                      |     0|
|646   |        auto_us                                                                                     |sys_bd_auto_us_0                                                      |  1867|
|647   |          inst                                                                                      |axi_dwidth_converter_v2_1_18_top                                      |  1867|
|648   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                          |axi_dwidth_converter_v2_1_18_axi_upsizer                              |  1867|
|649   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                               |axi_register_slice_v2_1_18_axi_register_slice__parameterized0         |   428|
|650   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized6        |   428|
|651   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                       |axi_dwidth_converter_v2_1_18_r_upsizer                                |   245|
|652   |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                |   121|
|653   |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo_1254                           |   119|
|654   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                     |axi_dwidth_converter_v2_1_18_w_upsizer                                |   516|
|655   |              \USE_WRITE.write_addr_inst                                                            |axi_dwidth_converter_v2_1_18_a_upsizer                                |   160|
|656   |                \GEN_CMD_QUEUE.cmd_queue                                                            |generic_baseblocks_v2_1_0_command_fifo                                |   158|
|657   |              si_register_slice_inst                                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized1         |   397|
|658   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3        |   191|
|659   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized3_1253   |   206|
|660   |    microblaze_1                                                                                    |sys_bd_microblaze_1_0                                                 |  3077|
|661   |      U0                                                                                            |MicroBlaze__parameterized1                                            |  3077|
|662   |        MicroBlaze_Core_I                                                                           |MicroBlaze_Core_612                                                   |  2709|
|663   |          \Performance.Core                                                                         |MicroBlaze_GTi_613                                                    |  2701|
|664   |            Data_Flow_I                                                                             |Data_Flow_gti_617                                                     |   663|
|665   |              ALU_I                                                                                 |ALU_951                                                               |   100|
|666   |                \Use_Carry_Decoding.CarryIn_MUXCY                                                   |microblaze_v11_0_0_MB_MUXCY_1153                                      |     1|
|667   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                  |ALU_Bit__parameterized2_1154                                          |     6|
|668   |                  \Last_Bit.I_ALU_LUT_2                                                             |MB_LUT4_1248                                                          |     1|
|669   |                  \Last_Bit.I_ALU_LUT_V5                                                            |microblaze_v11_0_0_MB_LUT6__parameterized5_1249                       |     1|
|670   |                  \Last_Bit.MULT_AND_I                                                              |MB_MULT_AND_1250                                                      |     1|
|671   |                  \Last_Bit.MUXCY_XOR_I                                                             |microblaze_v11_0_0_MB_MUXCY_XORCY_1251                                |     2|
|672   |                  \Last_Bit.Pre_MUXCY_I                                                             |microblaze_v11_0_0_MB_MUXCY_1252                                      |     1|
|673   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                 |ALU_Bit_1155                                                          |     3|
|674   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1246                                                        |     1|
|675   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1247                                |     2|
|676   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                 |ALU_Bit_1156                                                          |     3|
|677   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1244                                                        |     1|
|678   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1245                                |     2|
|679   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                 |ALU_Bit_1157                                                          |     3|
|680   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1242                                                        |     1|
|681   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1243                                |     2|
|682   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                 |ALU_Bit_1158                                                          |     3|
|683   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1240                                                        |     1|
|684   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1241                                |     2|
|685   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                 |ALU_Bit_1159                                                          |     3|
|686   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1238                                                        |     1|
|687   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1239                                |     2|
|688   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                 |ALU_Bit_1160                                                          |     3|
|689   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1236                                                        |     1|
|690   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1237                                |     2|
|691   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                 |ALU_Bit_1161                                                          |     3|
|692   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1234                                                        |     1|
|693   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1235                                |     2|
|694   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                 |ALU_Bit_1162                                                          |     3|
|695   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1232                                                        |     1|
|696   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1233                                |     2|
|697   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                 |ALU_Bit_1163                                                          |     3|
|698   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1230                                                        |     1|
|699   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1231                                |     2|
|700   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                 |ALU_Bit_1164                                                          |     3|
|701   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1228                                                        |     1|
|702   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1229                                |     2|
|703   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                  |ALU_Bit_1165                                                          |     3|
|704   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1226                                                        |     1|
|705   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1227                                |     2|
|706   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                 |ALU_Bit_1166                                                          |     3|
|707   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1224                                                        |     1|
|708   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1225                                |     2|
|709   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                 |ALU_Bit_1167                                                          |     3|
|710   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1222                                                        |     1|
|711   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1223                                |     2|
|712   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                 |ALU_Bit_1168                                                          |     3|
|713   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1220                                                        |     1|
|714   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1221                                |     2|
|715   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                 |ALU_Bit_1169                                                          |     3|
|716   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1218                                                        |     1|
|717   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1219                                |     2|
|718   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                 |ALU_Bit_1170                                                          |     3|
|719   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1216                                                        |     1|
|720   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1217                                |     2|
|721   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                 |ALU_Bit_1171                                                          |     3|
|722   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1214                                                        |     1|
|723   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1215                                |     2|
|724   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                 |ALU_Bit_1172                                                          |     3|
|725   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1212                                                        |     1|
|726   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1213                                |     2|
|727   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                 |ALU_Bit_1173                                                          |     3|
|728   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1210                                                        |     1|
|729   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1211                                |     2|
|730   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                 |ALU_Bit_1174                                                          |     3|
|731   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1208                                                        |     1|
|732   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1209                                |     2|
|733   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                 |ALU_Bit_1175                                                          |     3|
|734   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1206                                                        |     1|
|735   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1207                                |     2|
|736   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                  |ALU_Bit_1176                                                          |     3|
|737   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1204                                                        |     1|
|738   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1205                                |     2|
|739   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                 |ALU_Bit_1177                                                          |     3|
|740   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1202                                                        |     1|
|741   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1203                                |     2|
|742   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                 |ALU_Bit_1178                                                          |     3|
|743   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1200                                                        |     1|
|744   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1201                                |     2|
|745   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                  |ALU_Bit_1179                                                          |     3|
|746   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1198                                                        |     1|
|747   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1199                                |     2|
|748   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                  |ALU_Bit_1180                                                          |     3|
|749   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1196                                                        |     1|
|750   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1197                                |     2|
|751   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                  |ALU_Bit_1181                                                          |     3|
|752   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1194                                                        |     1|
|753   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1195                                |     2|
|754   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                  |ALU_Bit_1182                                                          |     3|
|755   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1192                                                        |     1|
|756   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1193                                |     2|
|757   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                  |ALU_Bit_1183                                                          |     3|
|758   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1190                                                        |     1|
|759   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1191                                |     2|
|760   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                  |ALU_Bit_1184                                                          |     3|
|761   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1188                                                        |     1|
|762   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1189                                |     2|
|763   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                  |ALU_Bit_1185                                                          |     3|
|764   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_1186                                                        |     1|
|765   |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_1187                                |     2|
|766   |              Byte_Doublet_Handle_gti_I                                                             |Byte_Doublet_Handle_gti_952                                           |    46|
|767   |              Data_Flow_Logic_I                                                                     |Data_Flow_Logic_953                                                   |    92|
|768   |                \Gen_Bits[0].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1121                                       |     1|
|769   |                \Gen_Bits[10].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1122                                       |     2|
|770   |                \Gen_Bits[11].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1123                                       |     2|
|771   |                \Gen_Bits[12].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1124                                       |     2|
|772   |                \Gen_Bits[13].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1125                                       |     2|
|773   |                \Gen_Bits[14].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1126                                       |     2|
|774   |                \Gen_Bits[15].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1127                                       |     2|
|775   |                \Gen_Bits[16].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1128                                       |     2|
|776   |                \Gen_Bits[17].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1129                                       |     2|
|777   |                \Gen_Bits[18].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1130                                       |     2|
|778   |                \Gen_Bits[19].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1131                                       |     2|
|779   |                \Gen_Bits[1].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1132                                       |     2|
|780   |                \Gen_Bits[20].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1133                                       |     2|
|781   |                \Gen_Bits[21].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1134                                       |     2|
|782   |                \Gen_Bits[22].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1135                                       |     2|
|783   |                \Gen_Bits[23].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1136                                       |     2|
|784   |                \Gen_Bits[24].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1137                                       |     2|
|785   |                \Gen_Bits[25].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1138                                       |     2|
|786   |                \Gen_Bits[26].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1139                                       |     2|
|787   |                \Gen_Bits[27].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1140                                       |     2|
|788   |                \Gen_Bits[28].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1141                                       |     1|
|789   |                \Gen_Bits[29].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1142                                       |     1|
|790   |                \Gen_Bits[2].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1143                                       |     2|
|791   |                \Gen_Bits[30].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1144                                       |     1|
|792   |                \Gen_Bits[31].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_1145                                       |     2|
|793   |                \Gen_Bits[3].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1146                                       |     2|
|794   |                \Gen_Bits[4].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1147                                       |     2|
|795   |                \Gen_Bits[5].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1148                                       |     2|
|796   |                \Gen_Bits[6].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1149                                       |     2|
|797   |                \Gen_Bits[7].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1150                                       |     2|
|798   |                \Gen_Bits[8].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1151                                       |     2|
|799   |                \Gen_Bits[9].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_1152                                       |     2|
|800   |              Operand_Select_I                                                                      |Operand_Select_gti_954                                                |   234|
|801   |                \Gen_Bit[0].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1089                                      |     2|
|802   |                \Gen_Bit[10].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1090                                      |     2|
|803   |                \Gen_Bit[11].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1091                                      |     2|
|804   |                \Gen_Bit[12].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1092                                      |     2|
|805   |                \Gen_Bit[13].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1093                                      |     2|
|806   |                \Gen_Bit[14].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1094                                      |     2|
|807   |                \Gen_Bit[15].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1095                                      |     2|
|808   |                \Gen_Bit[16].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1096                                      |     2|
|809   |                \Gen_Bit[17].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1097                                      |     2|
|810   |                \Gen_Bit[18].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1098                                      |     2|
|811   |                \Gen_Bit[19].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1099                                      |     2|
|812   |                \Gen_Bit[1].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1100                                      |     2|
|813   |                \Gen_Bit[20].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1101                                      |     2|
|814   |                \Gen_Bit[21].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1102                                      |     2|
|815   |                \Gen_Bit[22].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1103                                      |     2|
|816   |                \Gen_Bit[23].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1104                                      |     2|
|817   |                \Gen_Bit[24].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1105                                      |     2|
|818   |                \Gen_Bit[25].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1106                                      |     2|
|819   |                \Gen_Bit[26].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1107                                      |     2|
|820   |                \Gen_Bit[27].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1108                                      |     2|
|821   |                \Gen_Bit[28].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1109                                      |     2|
|822   |                \Gen_Bit[29].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1110                                      |     2|
|823   |                \Gen_Bit[2].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1111                                      |     2|
|824   |                \Gen_Bit[30].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1112                                      |     2|
|825   |                \Gen_Bit[31].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_1113                                      |     2|
|826   |                \Gen_Bit[3].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1114                                      |     2|
|827   |                \Gen_Bit[4].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1115                                      |     2|
|828   |                \Gen_Bit[5].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1116                                      |     2|
|829   |                \Gen_Bit[6].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1117                                      |     2|
|830   |                \Gen_Bit[7].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1118                                      |     2|
|831   |                \Gen_Bit[8].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1119                                      |     2|
|832   |                \Gen_Bit[9].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_1120                                      |     2|
|833   |              Register_File_I                                                                       |Register_File_gti_955                                                 |    16|
|834   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                                  |MB_RAM32M_1073                                                        |     1|
|835   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                                 |MB_RAM32M_1074                                                        |     1|
|836   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                                 |MB_RAM32M_1075                                                        |     1|
|837   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                                 |MB_RAM32M_1076                                                        |     1|
|838   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                                 |MB_RAM32M_1077                                                        |     1|
|839   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                                 |MB_RAM32M_1078                                                        |     1|
|840   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                                 |MB_RAM32M_1079                                                        |     1|
|841   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                                  |MB_RAM32M_1080                                                        |     1|
|842   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                                  |MB_RAM32M_1081                                                        |     1|
|843   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                                  |MB_RAM32M_1082                                                        |     1|
|844   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                                  |MB_RAM32M_1083                                                        |     1|
|845   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                                  |MB_RAM32M_1084                                                        |     1|
|846   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                                  |MB_RAM32M_1085                                                        |     1|
|847   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                                  |MB_RAM32M_1086                                                        |     1|
|848   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                                  |MB_RAM32M_1087                                                        |     1|
|849   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                                  |MB_RAM32M_1088                                                        |     1|
|850   |              Shift_Logic_Module_I                                                                  |Shift_Logic_Module_gti_956                                            |     0|
|851   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_957                                       |     1|
|852   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                    |microblaze_v11_0_0_MB_MUXCY_958                                       |     1|
|853   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                                 |MB_LUT6_2__parameterized1_959                                         |     1|
|854   |              Zero_Detect_I                                                                         |Zero_Detect_gti_960                                                   |    12|
|855   |                Part_Of_Zero_Carry_Start                                                            |microblaze_v11_0_0_MB_MUXCY_1066                                      |     1|
|856   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1067                                      |     1|
|857   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1068                                      |     1|
|858   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1069                                      |     1|
|859   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1070                                      |     1|
|860   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1071                                      |     1|
|861   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_1072                                      |     1|
|862   |              exception_registers_I1                                                                |exception_registers_gti_961                                           |   144|
|863   |                CarryIn_MUXCY                                                                       |microblaze_v11_0_0_MB_MUXCY_969                                       |     1|
|864   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_970                                         |     1|
|865   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_971                                 |     1|
|866   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                          |MB_FDE_972                                                            |     1|
|867   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_973                                         |     1|
|868   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_974                                 |     2|
|869   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                         |MB_FDE_975                                                            |     1|
|870   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_976                                         |     1|
|871   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_977                                 |     2|
|872   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                         |MB_FDE_978                                                            |     1|
|873   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_979                                         |     1|
|874   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_980                                 |     2|
|875   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                         |MB_FDE_981                                                            |     1|
|876   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_982                                         |     1|
|877   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_983                                 |     2|
|878   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                         |MB_FDE_984                                                            |     1|
|879   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_985                                         |     1|
|880   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_986                                 |     2|
|881   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                         |MB_FDE_987                                                            |     1|
|882   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_988                                         |     1|
|883   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_989                                 |     2|
|884   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                         |MB_FDE_990                                                            |     1|
|885   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_991                                         |     1|
|886   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_992                                 |     4|
|887   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                         |MB_FDE_993                                                            |     1|
|888   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_994                                         |     1|
|889   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_995                                 |     4|
|890   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                         |MB_FDE_996                                                            |     1|
|891   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_997                                         |     1|
|892   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_998                                 |     4|
|893   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                         |MB_FDE_999                                                            |     1|
|894   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1000                                        |     1|
|895   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1001                                |     4|
|896   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                         |MB_FDE_1002                                                           |     1|
|897   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1003                                        |     1|
|898   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1004                                |     2|
|899   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                          |MB_FDE_1005                                                           |     1|
|900   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1006                                        |     1|
|901   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1007                                |     4|
|902   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                         |MB_FDE_1008                                                           |     1|
|903   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1009                                        |     1|
|904   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1010                                |     4|
|905   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                         |MB_FDE_1011                                                           |     1|
|906   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1012                                        |     1|
|907   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1013                                |     4|
|908   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                         |MB_FDE_1014                                                           |     1|
|909   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1015                                        |     1|
|910   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1016                                |     4|
|911   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                         |MB_FDE_1017                                                           |     1|
|912   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1018                                        |     1|
|913   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1019                                |     2|
|914   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                         |MB_FDE_1020                                                           |     1|
|915   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1021                                        |     1|
|916   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1022                                |     2|
|917   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                         |MB_FDE_1023                                                           |     1|
|918   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1024                                        |     1|
|919   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1025                                |     2|
|920   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                         |MB_FDE_1026                                                           |     1|
|921   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1027                                        |     1|
|922   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1028                                |     2|
|923   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                         |MB_FDE_1029                                                           |     1|
|924   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1030                                        |     1|
|925   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1031                                |     2|
|926   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                         |MB_FDE_1032                                                           |     1|
|927   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1033                                        |     1|
|928   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1034                                |     2|
|929   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                         |MB_FDE_1035                                                           |     1|
|930   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1036                                        |     1|
|931   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1037                                |     2|
|932   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                          |MB_FDE_1038                                                           |     1|
|933   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1039                                        |     1|
|934   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1040                                |     2|
|935   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                         |MB_FDE_1041                                                           |     1|
|936   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_1042                                        |     1|
|937   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_1043                                |     2|
|938   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                         |MB_FDE_1044                                                           |     1|
|939   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1045                                        |     1|
|940   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1046                                |     2|
|941   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                          |MB_FDE_1047                                                           |     1|
|942   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1048                                        |     1|
|943   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1049                                |     2|
|944   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                          |MB_FDE_1050                                                           |     1|
|945   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1051                                        |     1|
|946   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1052                                |     2|
|947   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                          |MB_FDE_1053                                                           |     1|
|948   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1054                                        |     1|
|949   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1055                                |     2|
|950   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                          |MB_FDE_1056                                                           |     1|
|951   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1057                                        |     1|
|952   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1058                                |     2|
|953   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                          |MB_FDE_1059                                                           |     1|
|954   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1060                                        |     1|
|955   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1061                                |     2|
|956   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                          |MB_FDE_1062                                                           |     1|
|957   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_1063                                        |     1|
|958   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_1064                                |     2|
|959   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                          |MB_FDE_1065                                                           |     1|
|960   |              msr_reg_i                                                                             |msr_reg_gti_962                                                       |    16|
|961   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                   |MB_FDR_963                                                            |     2|
|962   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                   |MB_FDR_964                                                            |     3|
|963   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                   |MB_FDR_965                                                            |     2|
|964   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                              |MB_FDR_966                                                            |     2|
|965   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                              |MB_FDR_967                                                            |     2|
|966   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                              |MB_FDR_968                                                            |     2|
|967   |            Decode_I                                                                                |Decode_gti_618                                                        |  1391|
|968   |              PC_Module_I                                                                           |PC_Module_gti_693                                                     |   316|
|969   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_857                                                            |     2|
|970   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_858                                       |     2|
|971   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_859                                                            |     2|
|972   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_860                                       |     2|
|973   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_861                                                            |     2|
|974   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_862                                       |     2|
|975   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_863                                                            |     2|
|976   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_864                                       |     2|
|977   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_865                                                            |     2|
|978   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_866                                       |     2|
|979   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_867                                                            |     2|
|980   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_868                                       |     2|
|981   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_869                                                            |     2|
|982   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_870                                       |     2|
|983   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_871                                                            |     2|
|984   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_872                                       |     2|
|985   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_873                                                            |     2|
|986   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_874                                       |     2|
|987   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_875                                                            |     2|
|988   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_876                                       |     2|
|989   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_877                                                            |     2|
|990   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_878                                       |     2|
|991   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_879                                                            |     2|
|992   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_880                                       |     2|
|993   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_881                                                            |     2|
|994   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_882                                       |     2|
|995   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_883                                                            |     2|
|996   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_884                                       |     2|
|997   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_885                                                            |     2|
|998   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_886                                       |     2|
|999   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_887                                                            |     2|
|1000  |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_888                                       |     2|
|1001  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_889                                                            |     2|
|1002  |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_890                                       |     2|
|1003  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_891                                                            |     2|
|1004  |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_892                                       |     2|
|1005  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_893                                                            |     2|
|1006  |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_894                                       |     2|
|1007  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_895                                                            |     2|
|1008  |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_896                                       |     2|
|1009  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_897                                                            |     2|
|1010  |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_898                                       |     2|
|1011  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_899                                                            |     2|
|1012  |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_900                                       |     2|
|1013  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_901                                                            |     2|
|1014  |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_902                                       |     2|
|1015  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_903                                                            |     2|
|1016  |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_904                                       |     2|
|1017  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_905                                                            |     2|
|1018  |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_906                                       |     2|
|1019  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_907                                                            |     2|
|1020  |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_908                                       |     2|
|1021  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_909                                                            |     2|
|1022  |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_910                                       |     2|
|1023  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_911                                                            |     2|
|1024  |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_912                                       |     2|
|1025  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_913                                                            |     2|
|1026  |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_914                                       |     2|
|1027  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_915                                                            |     2|
|1028  |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_916                                       |     2|
|1029  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_917                                                            |     2|
|1030  |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_918                                       |     2|
|1031  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_919                                                            |     2|
|1032  |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_920                                       |     2|
|1033  |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_921                                 |     1|
|1034  |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_922                                 |     2|
|1035  |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_923                                 |     2|
|1036  |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_924                                 |     2|
|1037  |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_925                                 |     2|
|1038  |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_926                                 |     2|
|1039  |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_927                                 |     2|
|1040  |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_928                                 |     2|
|1041  |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_929                                 |     2|
|1042  |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_930                                 |     2|
|1043  |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_931                                 |     2|
|1044  |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_932                                 |     2|
|1045  |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_933                                 |     2|
|1046  |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_934                                 |     2|
|1047  |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_935                                 |     2|
|1048  |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_936                                 |     2|
|1049  |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_937                                 |     2|
|1050  |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_938                                 |     2|
|1051  |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_939                                 |     2|
|1052  |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_940                                 |     2|
|1053  |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_941                                 |     2|
|1054  |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_942                                 |     2|
|1055  |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_943                                 |     2|
|1056  |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_944                                 |     2|
|1057  |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_945                                 |     2|
|1058  |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_946                                 |     2|
|1059  |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_947                                 |     2|
|1060  |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_948                                 |     2|
|1061  |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_949                                 |     2|
|1062  |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_950                                 |     2|
|1063  |              PreFetch_Buffer_I1                                                                    |PreFetch_Buffer_gti_694                                               |   504|
|1064  |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                 |MB_FDR_757                                                            |     2|
|1065  |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_758                                        |     1|
|1066  |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                 |MB_FDR_759                                                            |     7|
|1067  |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_760                                        |     1|
|1068  |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                 |MB_FDR_761                                                            |     1|
|1069  |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_762                                        |     1|
|1070  |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                 |MB_FDR_763                                                            |    43|
|1071  |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_764                                        |     1|
|1072  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                    |microblaze_v11_0_0_MB_LUT6__parameterized0_765                        |     1|
|1073  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                |microblaze_v11_0_0_MB_MUXF7_766                                       |     2|
|1074  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_767                                                            |     8|
|1075  |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_768                                       |     2|
|1076  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_769                                                            |     4|
|1077  |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_770                                       |     1|
|1078  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_771                                                            |     2|
|1079  |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_772                                       |     1|
|1080  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_773                                                            |     4|
|1081  |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_774                                       |     1|
|1082  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_775                                                            |     1|
|1083  |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_776                                       |     1|
|1084  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_777                                                            |     2|
|1085  |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_778                                       |     1|
|1086  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_779                                                            |     1|
|1087  |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_780                                       |     1|
|1088  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_781                                                            |    18|
|1089  |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_782                                       |     1|
|1090  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_783                                                            |     3|
|1091  |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_784                                       |     1|
|1092  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_785                                                            |     2|
|1093  |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_786                                       |     1|
|1094  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_787                                                            |     2|
|1095  |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_788                                       |     1|
|1096  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_789                                                            |    13|
|1097  |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_790                                       |     1|
|1098  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_791                                                            |     4|
|1099  |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_792                                       |     1|
|1100  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_793                                                            |     3|
|1101  |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_794                                       |     1|
|1102  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_795                                                            |     3|
|1103  |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_796                                       |     1|
|1104  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_797                                                            |     2|
|1105  |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_798                                       |     1|
|1106  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_799                                                            |     3|
|1107  |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_800                                       |     1|
|1108  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_801                                                            |     2|
|1109  |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_802                                       |     1|
|1110  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_803                                                            |     3|
|1111  |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_804                                       |     1|
|1112  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_805                                                            |     5|
|1113  |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_806                                       |     1|
|1114  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_807                                                            |     3|
|1115  |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_808                                       |     1|
|1116  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_809                                                            |     2|
|1117  |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_810                                       |     1|
|1118  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_811                                                            |     5|
|1119  |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_812                                       |     1|
|1120  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_813                                                            |     3|
|1121  |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_814                                       |     1|
|1122  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_815                                                            |     2|
|1123  |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_816                                       |     1|
|1124  |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                         |MB_FDR_817                                                            |     5|
|1125  |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_818                                       |     1|
|1126  |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                         |MB_FDR_819                                                            |    38|
|1127  |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_820                                       |     1|
|1128  |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                         |MB_FDR_821                                                            |     1|
|1129  |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_822                                       |     1|
|1130  |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                         |MB_FDR_823                                                            |     1|
|1131  |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_824                                       |     1|
|1132  |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                         |MB_FDR_825                                                            |     1|
|1133  |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_826                                       |     1|
|1134  |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                         |MB_FDR_827                                                            |     4|
|1135  |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_828                                       |     1|
|1136  |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                         |MB_FDR_829                                                            |    38|
|1137  |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_830                                       |     1|
|1138  |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                         |MB_FDR_831                                                            |     1|
|1139  |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_832                                       |     1|
|1140  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_833                                                            |    16|
|1141  |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_834                                       |     1|
|1142  |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                         |MB_FDR_835                                                            |     1|
|1143  |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_836                                       |     1|
|1144  |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                         |MB_FDR_837                                                            |     1|
|1145  |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_838                                       |     1|
|1146  |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                         |MB_FDR_839                                                            |     4|
|1147  |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_840                                       |     1|
|1148  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_841                                                            |    48|
|1149  |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_842                                       |     1|
|1150  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_843                                                            |     4|
|1151  |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_844                                       |     1|
|1152  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_845                                                            |    38|
|1153  |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_846                                       |     1|
|1154  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_847                                                            |     2|
|1155  |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_848                                       |     1|
|1156  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_849                                                            |     2|
|1157  |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_850                                       |     1|
|1158  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_851                                                            |     1|
|1159  |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_852                                       |     1|
|1160  |                Last_Sel_DFF                                                                        |MB_FDS_853                                                            |    44|
|1161  |                Mux_Select_Empty_LUT6                                                               |microblaze_v11_0_0_MB_LUT6__parameterized1_854                        |     1|
|1162  |                Mux_Select_OF_Valid_LUT6                                                            |microblaze_v11_0_0_MB_LUT6__parameterized2_855                        |     1|
|1163  |                OF_Valid_DFF                                                                        |MB_FDR_856                                                            |     4|
|1164  |              \Use_MuxCy[10].OF_Piperun_Stage                                                       |microblaze_v11_0_0_carry_and_695                                      |     1|
|1165  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_756                                       |     1|
|1166  |              \Use_MuxCy[11].OF_Piperun_Stage                                                       |microblaze_v11_0_0_carry_and_696                                      |     6|
|1167  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_755                                       |     6|
|1168  |              \Use_MuxCy[1].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_697                                      |     1|
|1169  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_754                                       |     1|
|1170  |              \Use_MuxCy[2].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_698                                      |     2|
|1171  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_753                                       |     2|
|1172  |              \Use_MuxCy[3].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_699                                      |     4|
|1173  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_752                                       |     4|
|1174  |              \Use_MuxCy[4].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_700                                      |     1|
|1175  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_751                                       |     1|
|1176  |              \Use_MuxCy[5].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_701                                      |     1|
|1177  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_750                                       |     1|
|1178  |              \Use_MuxCy[6].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_702                                      |     1|
|1179  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_749                                       |     1|
|1180  |              \Use_MuxCy[7].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_703                                      |     1|
|1181  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_748                                       |     1|
|1182  |              \Use_MuxCy[8].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_704                                      |     1|
|1183  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_747                                       |     1|
|1184  |              \Use_MuxCy[9].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_705                                      |     1|
|1185  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_746                                       |     1|
|1186  |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                           |microblaze_v11_0_0_MB_FDRE_706                                        |     2|
|1187  |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                           |microblaze_v11_0_0_MB_FDRE_707                                        |     2|
|1188  |              \Using_FPGA_2.ex_byte_access_i_Inst                                                   |microblaze_v11_0_0_MB_FDRE_708                                        |    25|
|1189  |              \Using_FPGA_2.ex_doublet_access_i_Inst                                                |microblaze_v11_0_0_MB_FDRE_709                                        |     1|
|1190  |              \Using_FPGA_2.ex_is_load_instr_Inst                                                   |microblaze_v11_0_0_MB_FDRE_710                                        |     4|
|1191  |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                                    |microblaze_v11_0_0_MB_FDRE_711                                        |     3|
|1192  |              \Using_FPGA_2.ex_is_swx_instr_Inst                                                    |microblaze_v11_0_0_MB_FDRE_712                                        |     6|
|1193  |              \Using_FPGA_2.ex_load_store_instr_Inst                                                |microblaze_v11_0_0_MB_FDRE_713                                        |     3|
|1194  |              \Using_FPGA_2.ex_reverse_mem_access_inst                                              |microblaze_v11_0_0_MB_FDRE_714                                        |     1|
|1195  |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                             |microblaze_v11_0_0_MB_FDRE_715                                        |     2|
|1196  |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                              |MB_FDR_716                                                            |     5|
|1197  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3_717                        |     1|
|1198  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4_718                        |     2|
|1199  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3_719                        |     2|
|1200  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4_720                        |     1|
|1201  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3_721                        |     2|
|1202  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4_722                        |     1|
|1203  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_723                        |     1|
|1204  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_724                        |     2|
|1205  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_725                        |     1|
|1206  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_726                        |     1|
|1207  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_727                        |     1|
|1208  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_728                        |     1|
|1209  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                     |microblaze_v11_0_0_carry_and_729                                      |     1|
|1210  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_745                                       |     1|
|1211  |              if_pc_incr_carry_and_0                                                                |microblaze_v11_0_0_carry_and_730                                      |     2|
|1212  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_744                                       |     2|
|1213  |              if_pc_incr_carry_and_3                                                                |microblaze_v11_0_0_carry_and_731                                      |     1|
|1214  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_743                                       |     1|
|1215  |              jump_logic_I1                                                                         |jump_logic_732                                                        |    59|
|1216  |                MUXCY_JUMP_CARRY                                                                    |microblaze_v11_0_0_MB_MUXCY_737                                       |     1|
|1217  |                MUXCY_JUMP_CARRY2                                                                   |microblaze_v11_0_0_MB_MUXCY_738                                       |     3|
|1218  |                MUXCY_JUMP_CARRY3                                                                   |microblaze_v11_0_0_MB_MUXCY_739                                       |     2|
|1219  |                MUXCY_JUMP_CARRY4                                                                   |microblaze_v11_0_0_MB_MUXCY_740                                       |     1|
|1220  |                MUXCY_JUMP_CARRY5                                                                   |microblaze_v11_0_0_MB_MUXCY_741                                       |     1|
|1221  |                MUXCY_JUMP_CARRY6                                                                   |microblaze_v11_0_0_MB_MUXCY_742                                       |    40|
|1222  |              mem_PipeRun_carry_and                                                                 |microblaze_v11_0_0_carry_and_733                                      |     5|
|1223  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_736                                       |     5|
|1224  |              mem_wait_on_ready_N_carry_or                                                          |microblaze_v11_0_0_carry_or_734                                       |     2|
|1225  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_735                                       |     2|
|1226  |            \Use_DBUS.DAXI_Interface_I1                                                             |DAXI_interface_619                                                    |   105|
|1227  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                               |MB_AND2B1L_620                                                        |     1|
|1228  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                                 |Debug_621                                                             |   419|
|1229  |              \Serial_Dbg_Intf.SRL16E_1                                                             |microblaze_v11_0_0_MB_SRL16E_640                                      |     1|
|1230  |              \Serial_Dbg_Intf.SRL16E_2                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized0_641                      |     1|
|1231  |              \Serial_Dbg_Intf.SRL16E_3                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized3_642                      |     1|
|1232  |              \Serial_Dbg_Intf.SRL16E_4                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized4_643                      |     6|
|1233  |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_644                      |     1|
|1234  |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_645                      |     1|
|1235  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized1_646                      |     1|
|1236  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized2_647                      |     3|
|1237  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_648                      |     1|
|1238  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_649                      |     1|
|1239  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized1_650                      |     1|
|1240  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized2_651                      |     2|
|1241  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_652                      |     1|
|1242  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_653                      |     1|
|1243  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                     |mb_sync_bit__parameterized2_654                                       |     1|
|1244  |              \Serial_Dbg_Intf.sync_dbg_hit                                                         |mb_sync_vec_655                                                       |     1|
|1245  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit__parameterized2_692                                       |     1|
|1246  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                      |mb_sync_bit__parameterized4_656                                       |     2|
|1247  |              \Serial_Dbg_Intf.sync_pause                                                           |mb_sync_bit__parameterized2_657                                       |     2|
|1248  |              \Serial_Dbg_Intf.sync_running_clock                                                   |mb_sync_bit__parameterized2_658                                       |     1|
|1249  |              \Serial_Dbg_Intf.sync_sample                                                          |mb_sync_vec__parameterized1_659                                       |    30|
|1250  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit_682                                                       |     3|
|1251  |                \sync_bits[1].sync_bit                                                              |mb_sync_bit_683                                                       |     3|
|1252  |                \sync_bits[2].sync_bit                                                              |mb_sync_bit_684                                                       |     3|
|1253  |                \sync_bits[3].sync_bit                                                              |mb_sync_bit_685                                                       |     3|
|1254  |                \sync_bits[4].sync_bit                                                              |mb_sync_bit_686                                                       |     3|
|1255  |                \sync_bits[5].sync_bit                                                              |mb_sync_bit_687                                                       |     5|
|1256  |                \sync_bits[6].sync_bit                                                              |mb_sync_bit_688                                                       |     3|
|1257  |                \sync_bits[7].sync_bit                                                              |mb_sync_bit_689                                                       |     3|
|1258  |                \sync_bits[8].sync_bit                                                              |mb_sync_bit_690                                                       |     2|
|1259  |                \sync_bits[9].sync_bit                                                              |mb_sync_bit_691                                                       |     2|
|1260  |              \Serial_Dbg_Intf.sync_sleep                                                           |mb_sync_bit__parameterized2_660                                       |     1|
|1261  |              \Serial_Dbg_Intf.sync_stop_CPU                                                        |mb_sync_bit__parameterized2_661                                       |     1|
|1262  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                 |address_hit_662                                                       |    24|
|1263  |                \Compare[0].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_665                                       |     1|
|1264  |                \Compare[0].SRLC16E_I                                                               |MB_SRLC16E_666                                                        |     4|
|1265  |                \Compare[1].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_667                                       |     1|
|1266  |                \Compare[1].SRLC16E_I                                                               |MB_SRLC16E_668                                                        |     1|
|1267  |                \Compare[2].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_669                                       |     1|
|1268  |                \Compare[2].SRLC16E_I                                                               |MB_SRLC16E_670                                                        |     1|
|1269  |                \Compare[3].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_671                                       |     1|
|1270  |                \Compare[3].SRLC16E_I                                                               |MB_SRLC16E_672                                                        |     1|
|1271  |                \Compare[4].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_673                                       |     1|
|1272  |                \Compare[4].SRLC16E_I                                                               |MB_SRLC16E_674                                                        |     1|
|1273  |                \Compare[5].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_675                                       |     1|
|1274  |                \Compare[5].SRLC16E_I                                                               |MB_SRLC16E_676                                                        |     1|
|1275  |                \Compare[6].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_677                                       |     1|
|1276  |                \Compare[6].SRLC16E_I                                                               |MB_SRLC16E_678                                                        |     1|
|1277  |                \Compare[7].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_679                                       |     1|
|1278  |                \Compare[7].SRLC16E_I                                                               |MB_SRLC16E_680                                                        |     1|
|1279  |                \The_First_BreakPoints.MUXCY_Post                                                   |microblaze_v11_0_0_MB_MUXCY_681                                       |     5|
|1280  |              sync_trig_ack_in_0                                                                    |mb_sync_bit__parameterized4_663                                       |     2|
|1281  |              sync_trig_out_0                                                                       |mb_sync_bit__parameterized4_664                                       |     3|
|1282  |            instr_mux_I                                                                             |instr_mux_622                                                         |    18|
|1283  |              \Mux_LD.LD_inst                                                                       |mux_bus_623                                                           |    18|
|1284  |                \Mux_Loop[0].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_624                                         |     3|
|1285  |                \Mux_Loop[10].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_625                                         |     1|
|1286  |                \Mux_Loop[11].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_626                                         |     1|
|1287  |                \Mux_Loop[12].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_627                                         |     1|
|1288  |                \Mux_Loop[13].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_628                                         |     1|
|1289  |                \Mux_Loop[14].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_629                                         |     1|
|1290  |                \Mux_Loop[15].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_630                                         |     1|
|1291  |                \Mux_Loop[1].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_631                                         |     1|
|1292  |                \Mux_Loop[2].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_632                                         |     1|
|1293  |                \Mux_Loop[3].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_633                                         |     1|
|1294  |                \Mux_Loop[4].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_634                                         |     1|
|1295  |                \Mux_Loop[5].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_635                                         |     1|
|1296  |                \Mux_Loop[6].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_636                                         |     1|
|1297  |                \Mux_Loop[7].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_637                                         |     1|
|1298  |                \Mux_Loop[8].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_638                                         |     1|
|1299  |                \Mux_Loop[9].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_639                                         |     1|
|1300  |          Reset_DFF                                                                                 |mb_sync_bit_614                                                       |     2|
|1301  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                          |mb_sync_bit_615                                                       |     2|
|1302  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                          |mb_sync_bit_616                                                       |     2|
|1303  |    microblaze_0                                                                                    |sys_bd_microblaze_0_0                                                 |  3077|
|1304  |      U0                                                                                            |MicroBlaze                                                            |  3077|
|1305  |        MicroBlaze_Core_I                                                                           |MicroBlaze_Core                                                       |  2709|
|1306  |          \Performance.Core                                                                         |MicroBlaze_GTi                                                        |  2701|
|1307  |            Data_Flow_I                                                                             |Data_Flow_gti                                                         |   663|
|1308  |              ALU_I                                                                                 |ALU                                                                   |   100|
|1309  |                \Use_Carry_Decoding.CarryIn_MUXCY                                                   |microblaze_v11_0_0_MB_MUXCY_518                                       |     1|
|1310  |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                  |ALU_Bit__parameterized2                                               |     6|
|1311  |                  \Last_Bit.I_ALU_LUT_2                                                             |MB_LUT4                                                               |     1|
|1312  |                  \Last_Bit.I_ALU_LUT_V5                                                            |microblaze_v11_0_0_MB_LUT6__parameterized5                            |     1|
|1313  |                  \Last_Bit.MULT_AND_I                                                              |MB_MULT_AND                                                           |     1|
|1314  |                  \Last_Bit.MUXCY_XOR_I                                                             |microblaze_v11_0_0_MB_MUXCY_XORCY_610                                 |     2|
|1315  |                  \Last_Bit.Pre_MUXCY_I                                                             |microblaze_v11_0_0_MB_MUXCY_611                                       |     1|
|1316  |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                 |ALU_Bit                                                               |     3|
|1317  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_608                                                         |     1|
|1318  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_609                                 |     2|
|1319  |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                 |ALU_Bit_519                                                           |     3|
|1320  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_606                                                         |     1|
|1321  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_607                                 |     2|
|1322  |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                 |ALU_Bit_520                                                           |     3|
|1323  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_604                                                         |     1|
|1324  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_605                                 |     2|
|1325  |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                 |ALU_Bit_521                                                           |     3|
|1326  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_602                                                         |     1|
|1327  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_603                                 |     2|
|1328  |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                 |ALU_Bit_522                                                           |     3|
|1329  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_600                                                         |     1|
|1330  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_601                                 |     2|
|1331  |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                 |ALU_Bit_523                                                           |     3|
|1332  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_598                                                         |     1|
|1333  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_599                                 |     2|
|1334  |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                 |ALU_Bit_524                                                           |     3|
|1335  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_596                                                         |     1|
|1336  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_597                                 |     2|
|1337  |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                 |ALU_Bit_525                                                           |     3|
|1338  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_594                                                         |     1|
|1339  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_595                                 |     2|
|1340  |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                 |ALU_Bit_526                                                           |     3|
|1341  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_592                                                         |     1|
|1342  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_593                                 |     2|
|1343  |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                 |ALU_Bit_527                                                           |     3|
|1344  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_590                                                         |     1|
|1345  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_591                                 |     2|
|1346  |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                  |ALU_Bit_528                                                           |     3|
|1347  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_588                                                         |     1|
|1348  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_589                                 |     2|
|1349  |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                 |ALU_Bit_529                                                           |     3|
|1350  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_586                                                         |     1|
|1351  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_587                                 |     2|
|1352  |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                 |ALU_Bit_530                                                           |     3|
|1353  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_584                                                         |     1|
|1354  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_585                                 |     2|
|1355  |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                 |ALU_Bit_531                                                           |     3|
|1356  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_582                                                         |     1|
|1357  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_583                                 |     2|
|1358  |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                 |ALU_Bit_532                                                           |     3|
|1359  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_580                                                         |     1|
|1360  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_581                                 |     2|
|1361  |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                 |ALU_Bit_533                                                           |     3|
|1362  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_578                                                         |     1|
|1363  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_579                                 |     2|
|1364  |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                 |ALU_Bit_534                                                           |     3|
|1365  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_576                                                         |     1|
|1366  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_577                                 |     2|
|1367  |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                 |ALU_Bit_535                                                           |     3|
|1368  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_574                                                         |     1|
|1369  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_575                                 |     2|
|1370  |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                 |ALU_Bit_536                                                           |     3|
|1371  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_572                                                         |     1|
|1372  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_573                                 |     2|
|1373  |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                 |ALU_Bit_537                                                           |     3|
|1374  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_570                                                         |     1|
|1375  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_571                                 |     2|
|1376  |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                 |ALU_Bit_538                                                           |     3|
|1377  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_568                                                         |     1|
|1378  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_569                                 |     2|
|1379  |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                  |ALU_Bit_539                                                           |     3|
|1380  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_566                                                         |     1|
|1381  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_567                                 |     2|
|1382  |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                 |ALU_Bit_540                                                           |     3|
|1383  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_564                                                         |     1|
|1384  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_565                                 |     2|
|1385  |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                 |ALU_Bit_541                                                           |     3|
|1386  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_562                                                         |     1|
|1387  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_563                                 |     2|
|1388  |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                  |ALU_Bit_542                                                           |     3|
|1389  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_560                                                         |     1|
|1390  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_561                                 |     2|
|1391  |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                  |ALU_Bit_543                                                           |     3|
|1392  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_558                                                         |     1|
|1393  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_559                                 |     2|
|1394  |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                  |ALU_Bit_544                                                           |     3|
|1395  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_556                                                         |     1|
|1396  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_557                                 |     2|
|1397  |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                  |ALU_Bit_545                                                           |     3|
|1398  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_554                                                         |     1|
|1399  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_555                                 |     2|
|1400  |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                  |ALU_Bit_546                                                           |     3|
|1401  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_552                                                         |     1|
|1402  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_553                                 |     2|
|1403  |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                  |ALU_Bit_547                                                           |     3|
|1404  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2_550                                                         |     1|
|1405  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_551                                 |     2|
|1406  |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                  |ALU_Bit_548                                                           |     3|
|1407  |                  \Not_Last_Bit.I_ALU_LUT_V5                                                        |MB_LUT6_2                                                             |     1|
|1408  |                  \Not_Last_Bit.MUXCY_XOR_I                                                         |microblaze_v11_0_0_MB_MUXCY_XORCY_549                                 |     2|
|1409  |              Byte_Doublet_Handle_gti_I                                                             |Byte_Doublet_Handle_gti                                               |    46|
|1410  |              Data_Flow_Logic_I                                                                     |Data_Flow_Logic                                                       |    92|
|1411  |                \Gen_Bits[0].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_486                                        |     1|
|1412  |                \Gen_Bits[10].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_487                                        |     2|
|1413  |                \Gen_Bits[11].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_488                                        |     2|
|1414  |                \Gen_Bits[12].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_489                                        |     2|
|1415  |                \Gen_Bits[13].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_490                                        |     2|
|1416  |                \Gen_Bits[14].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_491                                        |     2|
|1417  |                \Gen_Bits[15].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_492                                        |     2|
|1418  |                \Gen_Bits[16].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_493                                        |     2|
|1419  |                \Gen_Bits[17].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_494                                        |     2|
|1420  |                \Gen_Bits[18].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_495                                        |     2|
|1421  |                \Gen_Bits[19].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_496                                        |     2|
|1422  |                \Gen_Bits[1].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_497                                        |     2|
|1423  |                \Gen_Bits[20].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_498                                        |     2|
|1424  |                \Gen_Bits[21].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_499                                        |     2|
|1425  |                \Gen_Bits[22].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_500                                        |     2|
|1426  |                \Gen_Bits[23].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_501                                        |     2|
|1427  |                \Gen_Bits[24].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_502                                        |     2|
|1428  |                \Gen_Bits[25].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_503                                        |     2|
|1429  |                \Gen_Bits[26].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_504                                        |     2|
|1430  |                \Gen_Bits[27].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_505                                        |     2|
|1431  |                \Gen_Bits[28].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_506                                        |     1|
|1432  |                \Gen_Bits[29].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_507                                        |     1|
|1433  |                \Gen_Bits[2].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_508                                        |     2|
|1434  |                \Gen_Bits[30].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_509                                        |     1|
|1435  |                \Gen_Bits[31].MEM_EX_Result_Inst                                                    |microblaze_v11_0_0_MB_FDRE_510                                        |     2|
|1436  |                \Gen_Bits[3].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_511                                        |     2|
|1437  |                \Gen_Bits[4].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_512                                        |     2|
|1438  |                \Gen_Bits[5].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_513                                        |     2|
|1439  |                \Gen_Bits[6].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_514                                        |     2|
|1440  |                \Gen_Bits[7].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_515                                        |     2|
|1441  |                \Gen_Bits[8].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_516                                        |     2|
|1442  |                \Gen_Bits[9].MEM_EX_Result_Inst                                                     |microblaze_v11_0_0_MB_FDRE_517                                        |     2|
|1443  |              Operand_Select_I                                                                      |Operand_Select_gti                                                    |   234|
|1444  |                \Gen_Bit[0].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_454                                       |     2|
|1445  |                \Gen_Bit[10].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_455                                       |     2|
|1446  |                \Gen_Bit[11].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_456                                       |     2|
|1447  |                \Gen_Bit[12].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_457                                       |     2|
|1448  |                \Gen_Bit[13].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_458                                       |     2|
|1449  |                \Gen_Bit[14].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_459                                       |     2|
|1450  |                \Gen_Bit[15].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_460                                       |     2|
|1451  |                \Gen_Bit[16].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_461                                       |     2|
|1452  |                \Gen_Bit[17].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_462                                       |     2|
|1453  |                \Gen_Bit[18].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_463                                       |     2|
|1454  |                \Gen_Bit[19].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_464                                       |     2|
|1455  |                \Gen_Bit[1].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_465                                       |     2|
|1456  |                \Gen_Bit[20].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_466                                       |     2|
|1457  |                \Gen_Bit[21].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_467                                       |     2|
|1458  |                \Gen_Bit[22].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_468                                       |     2|
|1459  |                \Gen_Bit[23].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_469                                       |     2|
|1460  |                \Gen_Bit[24].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_470                                       |     2|
|1461  |                \Gen_Bit[25].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_471                                       |     2|
|1462  |                \Gen_Bit[26].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_472                                       |     2|
|1463  |                \Gen_Bit[27].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_473                                       |     2|
|1464  |                \Gen_Bit[28].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_474                                       |     2|
|1465  |                \Gen_Bit[29].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_475                                       |     2|
|1466  |                \Gen_Bit[2].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_476                                       |     2|
|1467  |                \Gen_Bit[30].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_477                                       |     2|
|1468  |                \Gen_Bit[31].MUXF7_I1                                                               |microblaze_v11_0_0_MB_MUXF7_478                                       |     2|
|1469  |                \Gen_Bit[3].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_479                                       |     2|
|1470  |                \Gen_Bit[4].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_480                                       |     2|
|1471  |                \Gen_Bit[5].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_481                                       |     2|
|1472  |                \Gen_Bit[6].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_482                                       |     2|
|1473  |                \Gen_Bit[7].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_483                                       |     2|
|1474  |                \Gen_Bit[8].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_484                                       |     2|
|1475  |                \Gen_Bit[9].MUXF7_I1                                                                |microblaze_v11_0_0_MB_MUXF7_485                                       |     2|
|1476  |              Register_File_I                                                                       |Register_File_gti                                                     |    16|
|1477  |                \Using_LUT6.All_RAM32M[0].ram32m_i                                                  |MB_RAM32M                                                             |     1|
|1478  |                \Using_LUT6.All_RAM32M[10].ram32m_i                                                 |MB_RAM32M_439                                                         |     1|
|1479  |                \Using_LUT6.All_RAM32M[11].ram32m_i                                                 |MB_RAM32M_440                                                         |     1|
|1480  |                \Using_LUT6.All_RAM32M[12].ram32m_i                                                 |MB_RAM32M_441                                                         |     1|
|1481  |                \Using_LUT6.All_RAM32M[13].ram32m_i                                                 |MB_RAM32M_442                                                         |     1|
|1482  |                \Using_LUT6.All_RAM32M[14].ram32m_i                                                 |MB_RAM32M_443                                                         |     1|
|1483  |                \Using_LUT6.All_RAM32M[15].ram32m_i                                                 |MB_RAM32M_444                                                         |     1|
|1484  |                \Using_LUT6.All_RAM32M[1].ram32m_i                                                  |MB_RAM32M_445                                                         |     1|
|1485  |                \Using_LUT6.All_RAM32M[2].ram32m_i                                                  |MB_RAM32M_446                                                         |     1|
|1486  |                \Using_LUT6.All_RAM32M[3].ram32m_i                                                  |MB_RAM32M_447                                                         |     1|
|1487  |                \Using_LUT6.All_RAM32M[4].ram32m_i                                                  |MB_RAM32M_448                                                         |     1|
|1488  |                \Using_LUT6.All_RAM32M[5].ram32m_i                                                  |MB_RAM32M_449                                                         |     1|
|1489  |                \Using_LUT6.All_RAM32M[6].ram32m_i                                                  |MB_RAM32M_450                                                         |     1|
|1490  |                \Using_LUT6.All_RAM32M[7].ram32m_i                                                  |MB_RAM32M_451                                                         |     1|
|1491  |                \Using_LUT6.All_RAM32M[8].ram32m_i                                                  |MB_RAM32M_452                                                         |     1|
|1492  |                \Using_LUT6.All_RAM32M[9].ram32m_i                                                  |MB_RAM32M_453                                                         |     1|
|1493  |              Shift_Logic_Module_I                                                                  |Shift_Logic_Module_gti                                                |     0|
|1494  |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                  |microblaze_v11_0_0_MB_MUXCY_329                                       |     1|
|1495  |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                    |microblaze_v11_0_0_MB_MUXCY_330                                       |     1|
|1496  |              \Using_DAXI_ALU_Carry.direct_lut_INST                                                 |MB_LUT6_2__parameterized1                                             |     1|
|1497  |              Zero_Detect_I                                                                         |Zero_Detect_gti                                                       |    12|
|1498  |                Part_Of_Zero_Carry_Start                                                            |microblaze_v11_0_0_MB_MUXCY_432                                       |     1|
|1499  |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_433                                       |     1|
|1500  |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_434                                       |     1|
|1501  |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_435                                       |     1|
|1502  |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_436                                       |     1|
|1503  |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_437                                       |     1|
|1504  |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                                            |microblaze_v11_0_0_MB_MUXCY_438                                       |     1|
|1505  |              exception_registers_I1                                                                |exception_registers_gti                                               |   144|
|1506  |                CarryIn_MUXCY                                                                       |microblaze_v11_0_0_MB_MUXCY_337                                       |     1|
|1507  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5                                             |     1|
|1508  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_338                                 |     1|
|1509  |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                          |MB_FDE                                                                |     1|
|1510  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_339                                         |     1|
|1511  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_340                                 |     2|
|1512  |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                         |MB_FDE_341                                                            |     1|
|1513  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_342                                         |     1|
|1514  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_343                                 |     2|
|1515  |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                         |MB_FDE_344                                                            |     1|
|1516  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_345                                         |     1|
|1517  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_346                                 |     2|
|1518  |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                         |MB_FDE_347                                                            |     1|
|1519  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_348                                         |     1|
|1520  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_349                                 |     2|
|1521  |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                         |MB_FDE_350                                                            |     1|
|1522  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_351                                         |     1|
|1523  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_352                                 |     2|
|1524  |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                         |MB_FDE_353                                                            |     1|
|1525  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_354                                         |     1|
|1526  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_355                                 |     2|
|1527  |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                         |MB_FDE_356                                                            |     1|
|1528  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_357                                         |     1|
|1529  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_358                                 |     4|
|1530  |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                         |MB_FDE_359                                                            |     1|
|1531  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_360                                         |     1|
|1532  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_361                                 |     4|
|1533  |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                         |MB_FDE_362                                                            |     1|
|1534  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_363                                         |     1|
|1535  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_364                                 |     4|
|1536  |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                         |MB_FDE_365                                                            |     1|
|1537  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_366                                         |     1|
|1538  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_367                                 |     4|
|1539  |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                         |MB_FDE_368                                                            |     1|
|1540  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_369                                         |     1|
|1541  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_370                                 |     2|
|1542  |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                          |MB_FDE_371                                                            |     1|
|1543  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_372                                         |     1|
|1544  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_373                                 |     4|
|1545  |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                         |MB_FDE_374                                                            |     1|
|1546  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_375                                         |     1|
|1547  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_376                                 |     4|
|1548  |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                         |MB_FDE_377                                                            |     1|
|1549  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_378                                         |     1|
|1550  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_379                                 |     4|
|1551  |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                         |MB_FDE_380                                                            |     1|
|1552  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_381                                         |     1|
|1553  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_382                                 |     4|
|1554  |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                         |MB_FDE_383                                                            |     1|
|1555  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_384                                         |     1|
|1556  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_385                                 |     2|
|1557  |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                         |MB_FDE_386                                                            |     1|
|1558  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_387                                         |     1|
|1559  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_388                                 |     2|
|1560  |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                         |MB_FDE_389                                                            |     1|
|1561  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_390                                         |     1|
|1562  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_391                                 |     2|
|1563  |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                         |MB_FDE_392                                                            |     1|
|1564  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_393                                         |     1|
|1565  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_394                                 |     2|
|1566  |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                         |MB_FDE_395                                                            |     1|
|1567  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_396                                         |     1|
|1568  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_397                                 |     2|
|1569  |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                         |MB_FDE_398                                                            |     1|
|1570  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_399                                         |     1|
|1571  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_400                                 |     2|
|1572  |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                         |MB_FDE_401                                                            |     1|
|1573  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_402                                         |     1|
|1574  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_403                                 |     2|
|1575  |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                          |MB_FDE_404                                                            |     1|
|1576  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_405                                         |     1|
|1577  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_406                                 |     2|
|1578  |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                         |MB_FDE_407                                                            |     1|
|1579  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                     |MB_LUT6_2__parameterized5_408                                         |     1|
|1580  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                       |microblaze_v11_0_0_MB_MUXCY_XORCY_409                                 |     2|
|1581  |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                         |MB_FDE_410                                                            |     1|
|1582  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_411                                         |     1|
|1583  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_412                                 |     2|
|1584  |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                          |MB_FDE_413                                                            |     1|
|1585  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_414                                         |     1|
|1586  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_415                                 |     2|
|1587  |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                          |MB_FDE_416                                                            |     1|
|1588  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_417                                         |     1|
|1589  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_418                                 |     2|
|1590  |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                          |MB_FDE_419                                                            |     1|
|1591  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_420                                         |     1|
|1592  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_421                                 |     2|
|1593  |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                          |MB_FDE_422                                                            |     1|
|1594  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_423                                         |     1|
|1595  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_424                                 |     2|
|1596  |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                          |MB_FDE_425                                                            |     1|
|1597  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_426                                         |     1|
|1598  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_427                                 |     2|
|1599  |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                          |MB_FDE_428                                                            |     1|
|1600  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_429                                         |     1|
|1601  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                        |microblaze_v11_0_0_MB_MUXCY_XORCY_430                                 |     2|
|1602  |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                          |MB_FDE_431                                                            |     1|
|1603  |              msr_reg_i                                                                             |msr_reg_gti                                                           |    16|
|1604  |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                   |MB_FDR_331                                                            |     2|
|1605  |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                   |MB_FDR_332                                                            |     3|
|1606  |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                   |MB_FDR_333                                                            |     2|
|1607  |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                              |MB_FDR_334                                                            |     2|
|1608  |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                              |MB_FDR_335                                                            |     2|
|1609  |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                              |MB_FDR_336                                                            |     2|
|1610  |            Decode_I                                                                                |Decode_gti                                                            |  1391|
|1611  |              PC_Module_I                                                                           |PC_Module_gti                                                         |   316|
|1612  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_236                                                            |     2|
|1613  |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_237                                       |     2|
|1614  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_238                                                            |     2|
|1615  |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_239                                       |     2|
|1616  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_240                                                            |     2|
|1617  |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_241                                       |     2|
|1618  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_242                                                            |     2|
|1619  |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_243                                       |     2|
|1620  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_244                                                            |     2|
|1621  |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_245                                       |     2|
|1622  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_246                                                            |     2|
|1623  |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_247                                       |     2|
|1624  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_248                                                            |     2|
|1625  |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_249                                       |     2|
|1626  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_250                                                            |     2|
|1627  |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_251                                       |     2|
|1628  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_252                                                            |     2|
|1629  |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_253                                       |     2|
|1630  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_254                                                            |     2|
|1631  |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_255                                       |     2|
|1632  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_256                                                            |     2|
|1633  |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_257                                       |     2|
|1634  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_258                                                            |     2|
|1635  |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_259                                       |     2|
|1636  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_260                                                            |     2|
|1637  |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_261                                       |     2|
|1638  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_262                                                            |     2|
|1639  |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_263                                       |     2|
|1640  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_264                                                            |     2|
|1641  |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_265                                       |     2|
|1642  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_266                                                            |     2|
|1643  |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_267                                       |     2|
|1644  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_268                                                            |     2|
|1645  |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_269                                       |     2|
|1646  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_270                                                            |     2|
|1647  |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_271                                       |     2|
|1648  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_272                                                            |     2|
|1649  |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_273                                       |     2|
|1650  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_274                                                            |     2|
|1651  |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_275                                       |     2|
|1652  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_276                                                            |     2|
|1653  |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_277                                       |     2|
|1654  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_278                                                            |     2|
|1655  |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_279                                       |     2|
|1656  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_280                                                            |     2|
|1657  |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_281                                       |     2|
|1658  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_282                                                            |     2|
|1659  |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_283                                       |     2|
|1660  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_284                                                            |     2|
|1661  |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                          |microblaze_v11_0_0_MB_MUXF7_285                                       |     2|
|1662  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_286                                                            |     2|
|1663  |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_287                                       |     2|
|1664  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_288                                                            |     2|
|1665  |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_289                                       |     2|
|1666  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_290                                                            |     2|
|1667  |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_291                                       |     2|
|1668  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_292                                                            |     2|
|1669  |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_293                                       |     2|
|1670  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_294                                                            |     2|
|1671  |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_295                                       |     2|
|1672  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_296                                                            |     2|
|1673  |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_297                                       |     2|
|1674  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_298                                                            |     2|
|1675  |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                           |microblaze_v11_0_0_MB_MUXF7_299                                       |     2|
|1676  |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY                                     |     1|
|1677  |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_300                                 |     2|
|1678  |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_301                                 |     2|
|1679  |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_302                                 |     2|
|1680  |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_303                                 |     2|
|1681  |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_304                                 |     2|
|1682  |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_305                                 |     2|
|1683  |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_306                                 |     2|
|1684  |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_307                                 |     2|
|1685  |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_308                                 |     2|
|1686  |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_309                                 |     2|
|1687  |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_310                                 |     2|
|1688  |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_311                                 |     2|
|1689  |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_312                                 |     2|
|1690  |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_313                                 |     2|
|1691  |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_314                                 |     2|
|1692  |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_315                                 |     2|
|1693  |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_316                                 |     2|
|1694  |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_317                                 |     2|
|1695  |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_318                                 |     2|
|1696  |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_319                                 |     2|
|1697  |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                 |microblaze_v11_0_0_MB_MUXCY_XORCY_320                                 |     2|
|1698  |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_321                                 |     2|
|1699  |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_322                                 |     2|
|1700  |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_323                                 |     2|
|1701  |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_324                                 |     2|
|1702  |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_325                                 |     2|
|1703  |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_326                                 |     2|
|1704  |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_327                                 |     2|
|1705  |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                  |microblaze_v11_0_0_MB_MUXCY_XORCY_328                                 |     2|
|1706  |              PreFetch_Buffer_I1                                                                    |PreFetch_Buffer_gti                                                   |   504|
|1707  |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                 |MB_FDR_142                                                            |     2|
|1708  |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6                                            |     1|
|1709  |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                 |MB_FDR_143                                                            |     7|
|1710  |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_144                                        |     1|
|1711  |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                 |MB_FDR_145                                                            |     1|
|1712  |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_146                                        |     1|
|1713  |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                 |MB_FDR_147                                                            |    43|
|1714  |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                             |microblaze_v11_0_0_MB_LUT6_148                                        |     1|
|1715  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                    |microblaze_v11_0_0_MB_LUT6__parameterized0                            |     1|
|1716  |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                |microblaze_v11_0_0_MB_MUXF7                                           |     2|
|1717  |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                          |MB_FDR_149                                                            |     8|
|1718  |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_150                                       |     2|
|1719  |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                         |MB_FDR_151                                                            |     4|
|1720  |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_152                                       |     1|
|1721  |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                         |MB_FDR_153                                                            |     2|
|1722  |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_154                                       |     1|
|1723  |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                         |MB_FDR_155                                                            |     4|
|1724  |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_156                                       |     1|
|1725  |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                         |MB_FDR_157                                                            |     1|
|1726  |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_158                                       |     1|
|1727  |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                         |MB_FDR_159                                                            |     2|
|1728  |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_160                                       |     1|
|1729  |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                         |MB_FDR_161                                                            |     1|
|1730  |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_162                                       |     1|
|1731  |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                         |MB_FDR_163                                                            |    18|
|1732  |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_164                                       |     1|
|1733  |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                         |MB_FDR_165                                                            |     3|
|1734  |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_166                                       |     1|
|1735  |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                         |MB_FDR_167                                                            |     2|
|1736  |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_168                                       |     1|
|1737  |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                         |MB_FDR_169                                                            |     2|
|1738  |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_170                                       |     1|
|1739  |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                          |MB_FDR_171                                                            |    13|
|1740  |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_172                                       |     1|
|1741  |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                         |MB_FDR_173                                                            |     4|
|1742  |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_174                                       |     1|
|1743  |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                         |MB_FDR_175                                                            |     3|
|1744  |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_176                                       |     1|
|1745  |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                         |MB_FDR_177                                                            |     3|
|1746  |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_178                                       |     1|
|1747  |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                         |MB_FDR_179                                                            |     2|
|1748  |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_180                                       |     1|
|1749  |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                         |MB_FDR_181                                                            |     3|
|1750  |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_182                                       |     1|
|1751  |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                         |MB_FDR_183                                                            |     2|
|1752  |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_184                                       |     1|
|1753  |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                         |MB_FDR_185                                                            |     3|
|1754  |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_186                                       |     1|
|1755  |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                         |MB_FDR_187                                                            |     5|
|1756  |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_188                                       |     1|
|1757  |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                         |MB_FDR_189                                                            |     3|
|1758  |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_190                                       |     1|
|1759  |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                         |MB_FDR_191                                                            |     2|
|1760  |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_192                                       |     1|
|1761  |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                          |MB_FDR_193                                                            |     5|
|1762  |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_194                                       |     1|
|1763  |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                         |MB_FDR_195                                                            |     3|
|1764  |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_196                                       |     1|
|1765  |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                         |MB_FDR_197                                                            |     2|
|1766  |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_198                                       |     1|
|1767  |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                         |MB_FDR_199                                                            |     5|
|1768  |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_200                                       |     1|
|1769  |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                         |MB_FDR_201                                                            |    38|
|1770  |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_202                                       |     1|
|1771  |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                         |MB_FDR_203                                                            |     1|
|1772  |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_204                                       |     1|
|1773  |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                         |MB_FDR_205                                                            |     1|
|1774  |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_206                                       |     1|
|1775  |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                         |MB_FDR_207                                                            |     1|
|1776  |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_208                                       |     1|
|1777  |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                         |MB_FDR_209                                                            |     4|
|1778  |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_210                                       |     1|
|1779  |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                         |MB_FDR_211                                                            |    38|
|1780  |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_212                                       |     1|
|1781  |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                         |MB_FDR_213                                                            |     1|
|1782  |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_214                                       |     1|
|1783  |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                          |MB_FDR_215                                                            |    16|
|1784  |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_216                                       |     1|
|1785  |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                         |MB_FDR_217                                                            |     1|
|1786  |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_218                                       |     1|
|1787  |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                         |MB_FDR_219                                                            |     1|
|1788  |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_220                                       |     1|
|1789  |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                         |MB_FDR_221                                                            |     4|
|1790  |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                       |microblaze_v11_0_0_MB_MUXF7_222                                       |     1|
|1791  |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                          |MB_FDR_223                                                            |    48|
|1792  |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_224                                       |     1|
|1793  |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                          |MB_FDR_225                                                            |     4|
|1794  |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_226                                       |     1|
|1795  |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                          |MB_FDR_227                                                            |    38|
|1796  |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_228                                       |     1|
|1797  |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                          |MB_FDR_229                                                            |     2|
|1798  |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_230                                       |     1|
|1799  |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                          |MB_FDR_231                                                            |     2|
|1800  |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_232                                       |     1|
|1801  |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                          |MB_FDR_233                                                            |     1|
|1802  |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                        |microblaze_v11_0_0_MB_MUXF7_234                                       |     1|
|1803  |                Last_Sel_DFF                                                                        |MB_FDS                                                                |    44|
|1804  |                Mux_Select_Empty_LUT6                                                               |microblaze_v11_0_0_MB_LUT6__parameterized1                            |     1|
|1805  |                Mux_Select_OF_Valid_LUT6                                                            |microblaze_v11_0_0_MB_LUT6__parameterized2                            |     1|
|1806  |                OF_Valid_DFF                                                                        |MB_FDR_235                                                            |     4|
|1807  |              \Use_MuxCy[10].OF_Piperun_Stage                                                       |microblaze_v11_0_0_carry_and                                          |     1|
|1808  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_141                                       |     1|
|1809  |              \Use_MuxCy[11].OF_Piperun_Stage                                                       |microblaze_v11_0_0_carry_and_87                                       |     6|
|1810  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_140                                       |     6|
|1811  |              \Use_MuxCy[1].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_88                                       |     1|
|1812  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_139                                       |     1|
|1813  |              \Use_MuxCy[2].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_89                                       |     2|
|1814  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_138                                       |     2|
|1815  |              \Use_MuxCy[3].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_90                                       |     4|
|1816  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_137                                       |     4|
|1817  |              \Use_MuxCy[4].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_91                                       |     1|
|1818  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_136                                       |     1|
|1819  |              \Use_MuxCy[5].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_92                                       |     1|
|1820  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_135                                       |     1|
|1821  |              \Use_MuxCy[6].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_93                                       |     1|
|1822  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_134                                       |     1|
|1823  |              \Use_MuxCy[7].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_94                                       |     1|
|1824  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_133                                       |     1|
|1825  |              \Use_MuxCy[8].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_95                                       |     1|
|1826  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_132                                       |     1|
|1827  |              \Use_MuxCy[9].OF_Piperun_Stage                                                        |microblaze_v11_0_0_carry_and_96                                       |     1|
|1828  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_131                                       |     1|
|1829  |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                           |microblaze_v11_0_0_MB_FDRE                                            |     2|
|1830  |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                           |microblaze_v11_0_0_MB_FDRE_97                                         |     2|
|1831  |              \Using_FPGA_2.ex_byte_access_i_Inst                                                   |microblaze_v11_0_0_MB_FDRE_98                                         |    25|
|1832  |              \Using_FPGA_2.ex_doublet_access_i_Inst                                                |microblaze_v11_0_0_MB_FDRE_99                                         |     1|
|1833  |              \Using_FPGA_2.ex_is_load_instr_Inst                                                   |microblaze_v11_0_0_MB_FDRE_100                                        |     4|
|1834  |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                                    |microblaze_v11_0_0_MB_FDRE_101                                        |     3|
|1835  |              \Using_FPGA_2.ex_is_swx_instr_Inst                                                    |microblaze_v11_0_0_MB_FDRE_102                                        |     6|
|1836  |              \Using_FPGA_2.ex_load_store_instr_Inst                                                |microblaze_v11_0_0_MB_FDRE_103                                        |     3|
|1837  |              \Using_FPGA_2.ex_reverse_mem_access_inst                                              |microblaze_v11_0_0_MB_FDRE_104                                        |     1|
|1838  |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                             |microblaze_v11_0_0_MB_FDRE_105                                        |     2|
|1839  |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                              |MB_FDR                                                                |     5|
|1840  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3                            |     1|
|1841  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4                            |     2|
|1842  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3_106                        |     2|
|1843  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4_107                        |     1|
|1844  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                     |microblaze_v11_0_0_MB_LUT6__parameterized3_108                        |     2|
|1845  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                     |microblaze_v11_0_0_MB_LUT6__parameterized4_109                        |     1|
|1846  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_110                        |     1|
|1847  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_111                        |     2|
|1848  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_112                        |     1|
|1849  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_113                        |     1|
|1850  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                    |microblaze_v11_0_0_MB_LUT6__parameterized3_114                        |     1|
|1851  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                    |microblaze_v11_0_0_MB_LUT6__parameterized4_115                        |     1|
|1852  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                     |microblaze_v11_0_0_carry_and_116                                      |     1|
|1853  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_130                                       |     1|
|1854  |              if_pc_incr_carry_and_0                                                                |microblaze_v11_0_0_carry_and_117                                      |     2|
|1855  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_129                                       |     2|
|1856  |              if_pc_incr_carry_and_3                                                                |microblaze_v11_0_0_carry_and_118                                      |     1|
|1857  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_128                                       |     1|
|1858  |              jump_logic_I1                                                                         |jump_logic                                                            |    59|
|1859  |                MUXCY_JUMP_CARRY                                                                    |microblaze_v11_0_0_MB_MUXCY_122                                       |     1|
|1860  |                MUXCY_JUMP_CARRY2                                                                   |microblaze_v11_0_0_MB_MUXCY_123                                       |     3|
|1861  |                MUXCY_JUMP_CARRY3                                                                   |microblaze_v11_0_0_MB_MUXCY_124                                       |     2|
|1862  |                MUXCY_JUMP_CARRY4                                                                   |microblaze_v11_0_0_MB_MUXCY_125                                       |     1|
|1863  |                MUXCY_JUMP_CARRY5                                                                   |microblaze_v11_0_0_MB_MUXCY_126                                       |     1|
|1864  |                MUXCY_JUMP_CARRY6                                                                   |microblaze_v11_0_0_MB_MUXCY_127                                       |    40|
|1865  |              mem_PipeRun_carry_and                                                                 |microblaze_v11_0_0_carry_and_119                                      |     5|
|1866  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_121                                       |     5|
|1867  |              mem_wait_on_ready_N_carry_or                                                          |microblaze_v11_0_0_carry_or                                           |     2|
|1868  |                MUXCY_I                                                                             |microblaze_v11_0_0_MB_MUXCY_120                                       |     2|
|1869  |            \Use_DBUS.DAXI_Interface_I1                                                             |DAXI_interface                                                        |   105|
|1870  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                               |MB_AND2B1L                                                            |     1|
|1871  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                                 |Debug                                                                 |   419|
|1872  |              \Serial_Dbg_Intf.SRL16E_1                                                             |microblaze_v11_0_0_MB_SRL16E                                          |     1|
|1873  |              \Serial_Dbg_Intf.SRL16E_2                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized0                          |     1|
|1874  |              \Serial_Dbg_Intf.SRL16E_3                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized3                          |     1|
|1875  |              \Serial_Dbg_Intf.SRL16E_4                                                             |microblaze_v11_0_0_MB_SRL16E__parameterized4                          |     6|
|1876  |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_47                       |     1|
|1877  |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_48                       |     1|
|1878  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized1                          |     1|
|1879  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized2                          |     3|
|1880  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_49                       |     1|
|1881  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_50                       |     1|
|1882  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized1_51                       |     1|
|1883  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized2_52                       |     2|
|1884  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_53                       |     1|
|1885  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                |microblaze_v11_0_0_MB_SRL16E__parameterized0_54                       |     1|
|1886  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                     |mb_sync_bit__parameterized2                                           |     1|
|1887  |              \Serial_Dbg_Intf.sync_dbg_hit                                                         |mb_sync_vec                                                           |     1|
|1888  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit__parameterized2_86                                        |     1|
|1889  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                      |mb_sync_bit__parameterized4                                           |     2|
|1890  |              \Serial_Dbg_Intf.sync_pause                                                           |mb_sync_bit__parameterized2_55                                        |     2|
|1891  |              \Serial_Dbg_Intf.sync_running_clock                                                   |mb_sync_bit__parameterized2_56                                        |     1|
|1892  |              \Serial_Dbg_Intf.sync_sample                                                          |mb_sync_vec__parameterized1                                           |    30|
|1893  |                \sync_bits[0].sync_bit                                                              |mb_sync_bit_76                                                        |     3|
|1894  |                \sync_bits[1].sync_bit                                                              |mb_sync_bit_77                                                        |     3|
|1895  |                \sync_bits[2].sync_bit                                                              |mb_sync_bit_78                                                        |     3|
|1896  |                \sync_bits[3].sync_bit                                                              |mb_sync_bit_79                                                        |     3|
|1897  |                \sync_bits[4].sync_bit                                                              |mb_sync_bit_80                                                        |     3|
|1898  |                \sync_bits[5].sync_bit                                                              |mb_sync_bit_81                                                        |     5|
|1899  |                \sync_bits[6].sync_bit                                                              |mb_sync_bit_82                                                        |     3|
|1900  |                \sync_bits[7].sync_bit                                                              |mb_sync_bit_83                                                        |     3|
|1901  |                \sync_bits[8].sync_bit                                                              |mb_sync_bit_84                                                        |     2|
|1902  |                \sync_bits[9].sync_bit                                                              |mb_sync_bit_85                                                        |     2|
|1903  |              \Serial_Dbg_Intf.sync_sleep                                                           |mb_sync_bit__parameterized2_57                                        |     1|
|1904  |              \Serial_Dbg_Intf.sync_stop_CPU                                                        |mb_sync_bit__parameterized2_58                                        |     1|
|1905  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                 |address_hit                                                           |    24|
|1906  |                \Compare[0].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY                                           |     1|
|1907  |                \Compare[0].SRLC16E_I                                                               |MB_SRLC16E                                                            |     4|
|1908  |                \Compare[1].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_61                                        |     1|
|1909  |                \Compare[1].SRLC16E_I                                                               |MB_SRLC16E_62                                                         |     1|
|1910  |                \Compare[2].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_63                                        |     1|
|1911  |                \Compare[2].SRLC16E_I                                                               |MB_SRLC16E_64                                                         |     1|
|1912  |                \Compare[3].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_65                                        |     1|
|1913  |                \Compare[3].SRLC16E_I                                                               |MB_SRLC16E_66                                                         |     1|
|1914  |                \Compare[4].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_67                                        |     1|
|1915  |                \Compare[4].SRLC16E_I                                                               |MB_SRLC16E_68                                                         |     1|
|1916  |                \Compare[5].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_69                                        |     1|
|1917  |                \Compare[5].SRLC16E_I                                                               |MB_SRLC16E_70                                                         |     1|
|1918  |                \Compare[6].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_71                                        |     1|
|1919  |                \Compare[6].SRLC16E_I                                                               |MB_SRLC16E_72                                                         |     1|
|1920  |                \Compare[7].MUXCY_I                                                                 |microblaze_v11_0_0_MB_MUXCY_73                                        |     1|
|1921  |                \Compare[7].SRLC16E_I                                                               |MB_SRLC16E_74                                                         |     1|
|1922  |                \The_First_BreakPoints.MUXCY_Post                                                   |microblaze_v11_0_0_MB_MUXCY_75                                        |     5|
|1923  |              sync_trig_ack_in_0                                                                    |mb_sync_bit__parameterized4_59                                        |     2|
|1924  |              sync_trig_out_0                                                                       |mb_sync_bit__parameterized4_60                                        |     3|
|1925  |            instr_mux_I                                                                             |instr_mux                                                             |    18|
|1926  |              \Mux_LD.LD_inst                                                                       |mux_bus                                                               |    18|
|1927  |                \Mux_Loop[0].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3                                             |     3|
|1928  |                \Mux_Loop[10].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_32                                          |     1|
|1929  |                \Mux_Loop[11].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_33                                          |     1|
|1930  |                \Mux_Loop[12].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_34                                          |     1|
|1931  |                \Mux_Loop[13].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_35                                          |     1|
|1932  |                \Mux_Loop[14].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_36                                          |     1|
|1933  |                \Mux_Loop[15].I_MUX_LUT6                                                            |MB_LUT6_2__parameterized3_37                                          |     1|
|1934  |                \Mux_Loop[1].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_38                                          |     1|
|1935  |                \Mux_Loop[2].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_39                                          |     1|
|1936  |                \Mux_Loop[3].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_40                                          |     1|
|1937  |                \Mux_Loop[4].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_41                                          |     1|
|1938  |                \Mux_Loop[5].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_42                                          |     1|
|1939  |                \Mux_Loop[6].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_43                                          |     1|
|1940  |                \Mux_Loop[7].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_44                                          |     1|
|1941  |                \Mux_Loop[8].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_45                                          |     1|
|1942  |                \Mux_Loop[9].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_46                                          |     1|
|1943  |          Reset_DFF                                                                                 |mb_sync_bit                                                           |     2|
|1944  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                          |mb_sync_bit_30                                                        |     2|
|1945  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                          |mb_sync_bit_31                                                        |     2|
|1946  |    mdm_1                                                                                           |sys_bd_mdm_1_1                                                        |   239|
|1947  |      U0                                                                                            |MDM                                                                   |   239|
|1948  |        MDM_Core_I1                                                                                 |MDM_Core                                                              |   228|
|1949  |          JTAG_CONTROL_I                                                                            |JTAG_CONTROL                                                          |   179|
|1950  |            \Use_BSCAN.FDC_I                                                                        |MB_FDC_1                                                              |    50|
|1951  |            \Use_BSCAN.SYNC_FDRE                                                                    |MB_FDRE_1                                                             |     5|
|1952  |            \Use_Config_SRL16E.SRL16E_1                                                             |mdm_v3_2_15_MB_SRL16E                                                 |     4|
|1953  |            \Use_Config_SRL16E.SRL16E_2                                                             |mdm_v3_2_15_MB_SRL16E__parameterized0                                 |     1|
|1954  |            \Use_ID_SRL16E.SRL16E_ID_1                                                              |mdm_v3_2_15_MB_SRL16E__parameterized1                                 |     3|
|1955  |            \Use_ID_SRL16E.SRL16E_ID_2                                                              |mdm_v3_2_15_MB_SRL16E__parameterized2                                 |     1|
|1956  |        \No_Dbg_Reg_Access.BUFG_DRCK                                                                |MB_BUFG                                                               |     1|
|1957  |        \Use_E2.BSCAN_I                                                                             |MB_BSCANE2                                                            |     9|
|1958  |    axi_mem_intercon                                                                                |sys_bd_axi_mem_intercon_0                                             |   820|
|1959  |      xbar                                                                                          |sys_bd_xbar_0                                                         |   820|
|1960  |        inst                                                                                        |axi_crossbar_v2_1_19_axi_crossbar                                     |   820|
|1961  |          \gen_samd.crossbar_samd                                                                   |axi_crossbar_v2_1_19_crossbar                                         |   799|
|1962  |            addr_arbiter_ar                                                                         |axi_crossbar_v2_1_19_addr_arbiter                                     |   157|
|1963  |            addr_arbiter_aw                                                                         |axi_crossbar_v2_1_19_addr_arbiter_21                                  |   167|
|1964  |            \gen_decerr_slave.decerr_slave_inst                                                     |axi_crossbar_v2_1_19_decerr_slave                                     |    40|
|1965  |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                                           |axi_crossbar_v2_1_19_wdata_mux                                        |    58|
|1966  |              \gen_wmux.wmux_aw_fifo                                                                |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1               |    58|
|1967  |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_17_ndeep_srl_29                                    |     4|
|1968  |            \gen_master_slots[0].reg_slice_mi                                                       |axi_register_slice_v2_1_18_axi_register_slice                         |   160|
|1969  |              \b.b_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1_27     |    15|
|1970  |              \r.r_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_28     |   145|
|1971  |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                                           |axi_crossbar_v2_1_19_wdata_mux__parameterized0                        |    20|
|1972  |              \gen_wmux.wmux_aw_fifo                                                                |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2               |    20|
|1973  |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_17_ndeep_srl_26                                    |     3|
|1974  |            \gen_master_slots[1].reg_slice_mi                                                       |axi_register_slice_v2_1_18_axi_register_slice_22                      |    36|
|1975  |              \b.b_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized1        |    13|
|1976  |              \r.r_pipe                                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized2        |    23|
|1977  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_19_si_transactor                                    |    23|
|1978  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                       |axi_crossbar_v2_1_19_si_transactor__parameterized0                    |     3|
|1979  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                         |axi_crossbar_v2_1_19_splitter                                         |     5|
|1980  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                         |axi_crossbar_v2_1_19_wdata_router                                     |    29|
|1981  |              wrouter_aw_fifo                                                                       |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                               |    29|
|1982  |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_17_ndeep_srl_25                                    |     5|
|1983  |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                                        |axi_crossbar_v2_1_19_si_transactor__parameterized1                    |    35|
|1984  |            \gen_slave_slots[1].gen_si_write.si_transactor_aw                                       |axi_crossbar_v2_1_19_si_transactor__parameterized2                    |    15|
|1985  |            \gen_slave_slots[1].gen_si_write.splitter_aw_si                                         |axi_crossbar_v2_1_19_splitter_23                                      |     5|
|1986  |            \gen_slave_slots[1].gen_si_write.wdata_router_w                                         |axi_crossbar_v2_1_19_wdata_router__parameterized0                     |    32|
|1987  |              wrouter_aw_fifo                                                                       |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0               |    32|
|1988  |                \gen_srls[0].gen_rep[0].srl_nx1                                                     |axi_data_fifo_v2_1_17_ndeep_srl                                       |     5|
|1989  |            splitter_aw_mi                                                                          |axi_crossbar_v2_1_19_splitter_24                                      |     5|
|1990  |      s00_couplers                                                                                  |s00_couplers_imp_1PSRD5N                                              |     0|
|1991  |        auto_pc                                                                                     |sys_bd_auto_pc_1                                                      |     0|
|1992  |    axi_bram_ctrl_0_bram                                                                            |sys_bd_axi_bram_ctrl_0_bram_0                                         |    38|
|1993  |      U0                                                                                            |blk_mem_gen_v8_4_2                                                    |    38|
|1994  |        inst_blk_mem_gen                                                                            |blk_mem_gen_v8_4_2_synth                                              |    38|
|1995  |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |blk_mem_gen_v8_4_2_blk_mem_gen_top                                    |    38|
|1996  |            \valid.cstr                                                                             |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                           |    38|
|1997  |              \ramloop[0].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                             |     1|
|1998  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                           |     1|
|1999  |              \ramloop[10].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized9             |     1|
|2000  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized9           |     1|
|2001  |              \ramloop[11].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized10            |     1|
|2002  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized10          |     1|
|2003  |              \ramloop[12].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized11            |     1|
|2004  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized11          |     1|
|2005  |              \ramloop[13].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized12            |     1|
|2006  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized12          |     1|
|2007  |              \ramloop[14].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized13            |     1|
|2008  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized13          |     1|
|2009  |              \ramloop[15].ram.r                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized14            |    23|
|2010  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized14          |     5|
|2011  |              \ramloop[1].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0             |     1|
|2012  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0           |     1|
|2013  |              \ramloop[2].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1             |     1|
|2014  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1           |     1|
|2015  |              \ramloop[3].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2             |     1|
|2016  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2           |     1|
|2017  |              \ramloop[4].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3             |     1|
|2018  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3           |     1|
|2019  |              \ramloop[5].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4             |     1|
|2020  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4           |     1|
|2021  |              \ramloop[6].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5             |     1|
|2022  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5           |     1|
|2023  |              \ramloop[7].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6             |     1|
|2024  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6           |     1|
|2025  |              \ramloop[8].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized7             |     1|
|2026  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized7           |     1|
|2027  |              \ramloop[9].ram.r                                                                     |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized8             |     1|
|2028  |                \prim_noinit.ram                                                                    |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized8           |     1|
|2029  |    rst_ps8_0_99M                                                                                   |sys_bd_rst_ps8_0_99M_1                                                |    66|
|2030  |      U0                                                                                            |proc_sys_reset__parameterized1                                        |    66|
|2031  |        EXT_LPF                                                                                     |lpf__parameterized0                                                   |    23|
|2032  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                              |     6|
|2033  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_20                                                           |     6|
|2034  |        SEQ                                                                                         |sequence_psr                                                          |    38|
|2035  |          SEQ_COUNTER                                                                               |upcnt_n                                                               |    13|
|2036  |    axi_bram_ctrl_0                                                                                 |sys_bd_axi_bram_ctrl_0_0                                              |   660|
|2037  |      U0                                                                                            |axi_bram_ctrl                                                         |   660|
|2038  |        \gext_inst.abcv4_0_ext_inst                                                                 |axi_bram_ctrl_top                                                     |   660|
|2039  |          \GEN_AXI4.I_FULL_AXI                                                                      |full_axi                                                              |   660|
|2040  |            I_RD_CHNL                                                                               |rd_chnl                                                               |   408|
|2041  |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                        |wrap_brst_19                                                          |    69|
|2042  |            I_WR_CHNL                                                                               |wr_chnl                                                               |   252|
|2043  |              BID_FIFO                                                                              |axi_bram_ctrl_v4_1_0_SRL_FIFO                                         |    33|
|2044  |              I_WRAP_BRST                                                                           |wrap_brst                                                             |    62|
|2045  |    microblaze_0_local_memory                                                                       |microblaze_0_local_memory_imp_P5HXNQ                                  |    47|
|2046  |      dlmb_bram_if_cntlr                                                                            |sys_bd_dlmb_bram_if_cntlr_1                                           |     8|
|2047  |        U0                                                                                          |lmb_bram_if_cntlr                                                     |     8|
|2048  |      dlmb_v10                                                                                      |sys_bd_dlmb_v10_1                                                     |     1|
|2049  |        U0                                                                                          |lmb_v10                                                               |     1|
|2050  |      ilmb_bram_if_cntlr                                                                            |sys_bd_ilmb_bram_if_cntlr_1                                           |     7|
|2051  |        U0                                                                                          |lmb_bram_if_cntlr__parameterized1_18                                  |     7|
|2052  |      ilmb_v10                                                                                      |sys_bd_ilmb_v10_1                                                     |     1|
|2053  |        U0                                                                                          |lmb_v10__3                                                            |     1|
|2054  |      lmb_bram                                                                                      |sys_bd_lmb_bram_1                                                     |    30|
|2055  |        U0                                                                                          |blk_mem_gen_v8_4_2__parameterized1                                    |    30|
|2056  |          inst_blk_mem_gen                                                                          |blk_mem_gen_v8_4_2_synth__parameterized0                              |    30|
|2057  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top__parameterized0_0                  |    30|
|2058  |              \valid.cstr                                                                           |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr__parameterized0_1         |    30|
|2059  |                \ramloop[0].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15_2          |     1|
|2060  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15_17       |     1|
|2061  |                \ramloop[1].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16_3          |     1|
|2062  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16_16       |     1|
|2063  |                \ramloop[2].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17_4          |     1|
|2064  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17_15       |     1|
|2065  |                \ramloop[3].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18_5          |     1|
|2066  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18_14       |     1|
|2067  |                \ramloop[4].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19_6          |     1|
|2068  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19_13       |     1|
|2069  |                \ramloop[5].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20_7          |     1|
|2070  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20_12       |     1|
|2071  |                \ramloop[6].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21_8          |     1|
|2072  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21_11       |     1|
|2073  |                \ramloop[7].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22_9          |    23|
|2074  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22_10       |     5|
|2075  |    microblaze_1_local_memory                                                                       |microblaze_1_local_memory_imp_HOUP5S                                  |    47|
|2076  |      dlmb_bram_if_cntlr                                                                            |sys_bd_dlmb_bram_if_cntlr_2                                           |     8|
|2077  |        U0                                                                                          |lmb_bram_if_cntlr__parameterized3                                     |     8|
|2078  |      dlmb_v10                                                                                      |sys_bd_dlmb_v10_2                                                     |     1|
|2079  |        U0                                                                                          |lmb_v10__2                                                            |     1|
|2080  |      ilmb_bram_if_cntlr                                                                            |sys_bd_ilmb_bram_if_cntlr_2                                           |     7|
|2081  |        U0                                                                                          |lmb_bram_if_cntlr__parameterized1                                     |     7|
|2082  |      ilmb_v10                                                                                      |sys_bd_ilmb_v10_2                                                     |     1|
|2083  |        U0                                                                                          |lmb_v10__1                                                            |     1|
|2084  |      lmb_bram                                                                                      |sys_bd_lmb_bram_2                                                     |    30|
|2085  |        U0                                                                                          |blk_mem_gen_v8_4_2__parameterized3                                    |    30|
|2086  |          inst_blk_mem_gen                                                                          |blk_mem_gen_v8_4_2_synth__parameterized1                              |    30|
|2087  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                  |blk_mem_gen_v8_4_2_blk_mem_gen_top__parameterized0                    |    30|
|2088  |              \valid.cstr                                                                           |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr__parameterized0           |    30|
|2089  |                \ramloop[0].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized15            |     1|
|2090  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized15          |     1|
|2091  |                \ramloop[1].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized16            |     1|
|2092  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized16          |     1|
|2093  |                \ramloop[2].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized17            |     1|
|2094  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized17          |     1|
|2095  |                \ramloop[3].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized18            |     1|
|2096  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized18          |     1|
|2097  |                \ramloop[4].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized19            |     1|
|2098  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized19          |     1|
|2099  |                \ramloop[5].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized20            |     1|
|2100  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized20          |     1|
|2101  |                \ramloop[6].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized21            |     1|
|2102  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized21          |     1|
|2103  |                \ramloop[7].ram.r                                                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized22            |    23|
|2104  |                  \prim_noinit.ram                                                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized22          |     5|
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:53 ; elapsed = 00:09:48 . Memory (MB): peak = 4262.297 ; gain = 2899.703 ; free physical = 335 ; free virtual = 66381
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4018 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:19 ; elapsed = 00:09:09 . Memory (MB): peak = 4262.297 ; gain = 1941.586 ; free physical = 371 ; free virtual = 66417
Synthesis Optimization Complete : Time (s): cpu = 00:08:53 ; elapsed = 00:09:48 . Memory (MB): peak = 4262.305 ; gain = 2899.703 ; free physical = 371 ; free virtual = 66417
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sys_bd_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4301.312 ; gain = 0.000 ; free physical = 249 ; free virtual = 66296
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 673 instances were transformed.
  (CARRY4) => CARRY8: 43 instances
  BUFG => BUFGCE: 2 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 187 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  MULT_AND => LUT2: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 165 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1479 Infos, 454 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:02 ; elapsed = 00:09:56 . Memory (MB): peak = 4301.312 ; gain = 2946.723 ; free physical = 1403 ; free virtual = 67450
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4301.312 ; gain = 0.000 ; free physical = 1403 ; free virtual = 67450
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alvin/xilinx/mpsoc/customers/jinyou/bspbram/bramback/zcu102_cdma.back/zcu12_cdma.runs/synth_1/sys_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4325.324 ; gain = 24.012 ; free physical = 1402 ; free virtual = 67458
INFO: [runtcl-4] Executing : report_utilization -file sys_bd_wrapper_utilization_synth.rpt -pb sys_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 12:00:35 2020...
