// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/25/2018 22:12:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module armor_recog (
	CLOCK_50,
	KEY,
	LEDG,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	DRAM_ADDR,
	DRAM_DQ,
	DRAM_BA,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_WE_N,
	DRAM_CS_N,
	DRAM_CLK,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS,
	D5M_D,
	D5M_FVAL,
	D5M_LVAL,
	D5M_PIXLCLK,
	D5M_RESET_N,
	D5M_SCLK,
	D5M_SDATA,
	D5M_STROBE,
	D5M_TRIGGER,
	D5M_XCLKIN);
input 	logic CLOCK_50 ;
input 	logic [1:0] KEY ;
output 	logic [7:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic [12:0] DRAM_ADDR ;
inout 	reg [31:0] DRAM_DQ ;
output 	logic [1:0] DRAM_BA ;
output 	logic [3:0] DRAM_DQM ;
output 	logic DRAM_RAS_N ;
output 	logic DRAM_CAS_N ;
output 	logic DRAM_CKE ;
output 	logic DRAM_WE_N ;
output 	logic DRAM_CS_N ;
output 	logic DRAM_CLK ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_VS ;
output 	logic VGA_HS ;
input 	logic [11:0] D5M_D ;
input 	logic D5M_FVAL ;
input 	logic D5M_LVAL ;
input 	logic D5M_PIXLCLK ;
output 	logic D5M_RESET_N ;
output 	logic D5M_SCLK ;
inout 	logic D5M_SDATA ;
input 	logic D5M_STROBE ;
output 	logic D5M_TRIGGER ;
output 	logic D5M_XCLKIN ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_D[0]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[1]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[3]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[5]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[6]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[7]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[8]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[9]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[10]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[11]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_FVAL	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_LVAL	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_RESET_N	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_SCLK	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_STROBE	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_TRIGGER	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_XCLKIN	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_SDATA	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_PIXLCLK	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("armor_recog_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \D5M_D[0]~input_o ;
wire \D5M_D[1]~input_o ;
wire \D5M_D[2]~input_o ;
wire \D5M_D[3]~input_o ;
wire \D5M_D[4]~input_o ;
wire \D5M_D[5]~input_o ;
wire \D5M_D[6]~input_o ;
wire \D5M_D[7]~input_o ;
wire \D5M_D[8]~input_o ;
wire \D5M_D[9]~input_o ;
wire \D5M_D[10]~input_o ;
wire \D5M_D[11]~input_o ;
wire \D5M_FVAL~input_o ;
wire \D5M_LVAL~input_o ;
wire \D5M_STROBE~input_o ;
wire \D5M_SDATA~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \~GND~combout ;
wire \D5M_PIXLCLK~input_o ;
wire \CLOCK_50~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \sdram_ctl|Add4~0_combout ;
wire \sdram_ctl|Equal2~0_combout ;
wire \sdram_ctl|ST[0]~19_combout ;
wire \sdram_ctl|ST[0]~20_combout ;
wire \KEY[0]~input_o ;
wire \sdram_ctl|Add4~1 ;
wire \sdram_ctl|Add4~3 ;
wire \sdram_ctl|Add4~5 ;
wire \sdram_ctl|Add4~6_combout ;
wire \sdram_ctl|ST[3]~27_combout ;
wire \sdram_ctl|Add4~7 ;
wire \sdram_ctl|Add4~8_combout ;
wire \sdram_ctl|ST[4]~26_combout ;
wire \sdram_ctl|Add4~9 ;
wire \sdram_ctl|Add4~10_combout ;
wire \sdram_ctl|ST[5]~25_combout ;
wire \sdram_ctl|Add4~11 ;
wire \sdram_ctl|Add4~12_combout ;
wire \sdram_ctl|ST[6]~24_combout ;
wire \sdram_ctl|Add4~13 ;
wire \sdram_ctl|Add4~14_combout ;
wire \sdram_ctl|ST[7]~23_combout ;
wire \sdram_ctl|Add4~15 ;
wire \sdram_ctl|Add4~16_combout ;
wire \sdram_ctl|ST[8]~22_combout ;
wire \sdram_ctl|Add4~17 ;
wire \sdram_ctl|Add4~18_combout ;
wire \sdram_ctl|ST[9]~21_combout ;
wire \sdram_ctl|Equal0~0_combout ;
wire \sdram_ctl|Equal0~1_combout ;
wire \sdram_ctl|Equal4~0_combout ;
wire \sdram_ctl|u_control_interface|init_timer[12]~39 ;
wire \sdram_ctl|u_control_interface|init_timer[13]~40_combout ;
wire \sdram_ctl|u_control_interface|init_timer[13]~41 ;
wire \sdram_ctl|u_control_interface|init_timer[14]~42_combout ;
wire \sdram_ctl|u_control_interface|init_timer[14]~43 ;
wire \sdram_ctl|u_control_interface|init_timer[15]~44_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~3_combout ;
wire \sdram_ctl|u_control_interface|LessThan0~1_combout ;
wire \sdram_ctl|u_control_interface|init_timer[1]~15_combout ;
wire \sdram_ctl|u_control_interface|LessThan0~2_combout ;
wire \sdram_ctl|u_control_interface|LessThan0~3_combout ;
wire \sdram_ctl|u_control_interface|LessThan0~4_combout ;
wire \sdram_ctl|u_control_interface|init_timer[0]~37_combout ;
wire \sdram_ctl|u_control_interface|init_timer[1]~16 ;
wire \sdram_ctl|u_control_interface|init_timer[2]~17_combout ;
wire \sdram_ctl|u_control_interface|init_timer[2]~18 ;
wire \sdram_ctl|u_control_interface|init_timer[3]~19_combout ;
wire \sdram_ctl|u_control_interface|init_timer[3]~20 ;
wire \sdram_ctl|u_control_interface|init_timer[4]~21_combout ;
wire \sdram_ctl|u_control_interface|init_timer[4]~22 ;
wire \sdram_ctl|u_control_interface|init_timer[5]~23_combout ;
wire \sdram_ctl|u_control_interface|init_timer[5]~24 ;
wire \sdram_ctl|u_control_interface|init_timer[6]~25_combout ;
wire \sdram_ctl|u_control_interface|init_timer[6]~26 ;
wire \sdram_ctl|u_control_interface|init_timer[7]~27_combout ;
wire \sdram_ctl|u_control_interface|init_timer[7]~28 ;
wire \sdram_ctl|u_control_interface|init_timer[8]~29_combout ;
wire \sdram_ctl|u_control_interface|init_timer[8]~30 ;
wire \sdram_ctl|u_control_interface|init_timer[9]~31_combout ;
wire \sdram_ctl|u_control_interface|init_timer[9]~32 ;
wire \sdram_ctl|u_control_interface|init_timer[10]~33_combout ;
wire \sdram_ctl|u_control_interface|init_timer[10]~34 ;
wire \sdram_ctl|u_control_interface|init_timer[11]~35_combout ;
wire \sdram_ctl|u_control_interface|init_timer[11]~36 ;
wire \sdram_ctl|u_control_interface|init_timer[12]~38_combout ;
wire \sdram_ctl|u_control_interface|LessThan0~0_combout ;
wire \sdram_ctl|u_control_interface|LessThan1~0_combout ;
wire \sdram_ctl|u_control_interface|LessThan1~1_combout ;
wire \sdram_ctl|u_control_interface|LessThan1~2_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~0_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~1_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~2_combout ;
wire \sdram_ctl|u_control_interface|always3~0_combout ;
wire \sdram_ctl|u_control_interface|always3~2_combout ;
wire \sdram_ctl|u_control_interface|always3~1_combout ;
wire \sdram_ctl|u_control_interface|always3~3_combout ;
wire \sdram_ctl|u_control_interface|always3~4_combout ;
wire \sdram_ctl|u_control_interface|REFRESH~0_combout ;
wire \sdram_ctl|u_control_interface|REFRESH~q ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~4_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~5_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~6_combout ;
wire \sdram_ctl|u_control_interface|LOAD_MODE~q ;
wire \sdram_ctl|u_command|always0~0_combout ;
wire \sdram_ctl|u_control_interface|INIT_REQ~q ;
wire \sdram_ctl|u_command|do_load_mode~q ;
wire \sdram_ctl|u_control_interface|PRECHARGE~0_combout ;
wire \sdram_ctl|u_control_interface|PRECHARGE~1_combout ;
wire \sdram_ctl|u_control_interface|PRECHARGE~2_combout ;
wire \sdram_ctl|u_control_interface|PRECHARGE~q ;
wire \sdram_ctl|u_command|always0~3_combout ;
wire \sdram_ctl|u_command|do_precharge~q ;
wire \sdram_ctl|u_command|always3~0_combout ;
wire \sdram_ctl|u_command|command_delay~7_combout ;
wire \sdram_ctl|u_command|command_delay~6_combout ;
wire \sdram_ctl|u_command|command_delay~5_combout ;
wire \sdram_ctl|u_command|command_delay~4_combout ;
wire \sdram_ctl|u_command|command_delay~3_combout ;
wire \sdram_ctl|u_command|command_delay~2_combout ;
wire \sdram_ctl|u_command|command_delay~1_combout ;
wire \sdram_ctl|u_command|command_delay~0_combout ;
wire \sdram_ctl|u_command|command_done~0_combout ;
wire \sdram_ctl|u_command|command_done~q ;
wire \sdram_ctl|u_command|rp_shift~3_combout ;
wire \sdram_ctl|u_command|rp_shift~2_combout ;
wire \sdram_ctl|u_command|rp_shift~1_combout ;
wire \sdram_ctl|u_command|rp_shift~0_combout ;
wire \sdram_ctl|u_command|rp_done~0_combout ;
wire \sdram_ctl|u_command|rp_done~q ;
wire \sdram_ctl|u_command|REF_ACK~0_combout ;
wire \sdram_ctl|u_command|REF_ACK~q ;
wire \sdram_ctl|u_control_interface|timer[0]~16_combout ;
wire \sdram_ctl|u_control_interface|REF_REQ~1_combout ;
wire \sdram_ctl|u_control_interface|timer[0]~17 ;
wire \sdram_ctl|u_control_interface|timer[1]~18_combout ;
wire \sdram_ctl|u_control_interface|timer[1]~19 ;
wire \sdram_ctl|u_control_interface|timer[2]~20_combout ;
wire \sdram_ctl|u_control_interface|timer[2]~21 ;
wire \sdram_ctl|u_control_interface|timer[3]~22_combout ;
wire \sdram_ctl|u_command|REF_ACK~_wirecell_combout ;
wire \sdram_ctl|u_control_interface|timer[3]~23 ;
wire \sdram_ctl|u_control_interface|timer[4]~24_combout ;
wire \sdram_ctl|u_control_interface|timer[4]~25 ;
wire \sdram_ctl|u_control_interface|timer[5]~26_combout ;
wire \sdram_ctl|u_control_interface|timer[5]~27 ;
wire \sdram_ctl|u_control_interface|timer[6]~28_combout ;
wire \sdram_ctl|u_control_interface|timer[6]~29 ;
wire \sdram_ctl|u_control_interface|timer[7]~30_combout ;
wire \sdram_ctl|u_control_interface|timer[7]~31 ;
wire \sdram_ctl|u_control_interface|timer[8]~32_combout ;
wire \sdram_ctl|u_control_interface|timer[8]~33 ;
wire \sdram_ctl|u_control_interface|timer[9]~34_combout ;
wire \sdram_ctl|u_control_interface|timer[9]~35 ;
wire \sdram_ctl|u_control_interface|timer[10]~36_combout ;
wire \sdram_ctl|u_control_interface|timer[10]~37 ;
wire \sdram_ctl|u_control_interface|timer[11]~38_combout ;
wire \sdram_ctl|u_control_interface|timer[11]~39 ;
wire \sdram_ctl|u_control_interface|timer[12]~40_combout ;
wire \sdram_ctl|u_control_interface|timer[12]~41 ;
wire \sdram_ctl|u_control_interface|timer[13]~42_combout ;
wire \sdram_ctl|u_control_interface|timer[13]~43 ;
wire \sdram_ctl|u_control_interface|timer[14]~44_combout ;
wire \sdram_ctl|u_control_interface|timer[14]~45 ;
wire \sdram_ctl|u_control_interface|timer[15]~46_combout ;
wire \sdram_ctl|u_control_interface|Equal3~3_combout ;
wire \sdram_ctl|u_control_interface|Equal3~2_combout ;
wire \sdram_ctl|u_control_interface|Equal3~1_combout ;
wire \sdram_ctl|u_control_interface|Equal3~0_combout ;
wire \sdram_ctl|u_control_interface|Equal3~4_combout ;
wire \sdram_ctl|u_control_interface|REF_REQ~0_combout ;
wire \sdram_ctl|u_control_interface|REF_REQ~q ;
wire \sdram_ctl|u_command|always0~1_combout ;
wire \sdram_ctl|u_command|always0~2_combout ;
wire \sdram_ctl|u_command|do_refresh~q ;
wire \sdram_ctl|u_command|CM_ACK~0_combout ;
wire \sdram_ctl|u_command|CM_ACK~q ;
wire \sdram_ctl|u_control_interface|always1~0_combout ;
wire \sdram_ctl|u_control_interface|CMD_ACK~q ;
wire \sdram_ctl|ST[1]~17_combout ;
wire \sdram_ctl|ST[1]~16_combout ;
wire \sdram_ctl|Add4~2_combout ;
wire \sdram_ctl|ST[1]~18_combout ;
wire \sdram_ctl|Equal3~0_combout ;
wire \sdram_ctl|Add4~4_combout ;
wire \sdram_ctl|ST[2]~28_combout ;
wire \sdram_ctl|Equal0~2_combout ;
wire \sdram_ctl|u_command|SA~0_combout ;
wire \sdram_ctl|SA~0_combout ;
wire \sdram_ctl|SA[2]~feeder_combout ;
wire \sdram_ctl|SA[4]~feeder_combout ;
wire \sdram_ctl|SA[9]~feeder_combout ;
wire \sdram_ctl|u_command|RAS_N~0_combout ;
wire \sdram_ctl|u_command|RAS_N~q ;
wire \sdram_ctl|RAS_N~0_combout ;
wire \sdram_ctl|RAS_N~q ;
wire \sdram_ctl|u_command|CAS_N~0_combout ;
wire \sdram_ctl|u_command|CAS_N~q ;
wire \sdram_ctl|CAS_N~0_combout ;
wire \sdram_ctl|CAS_N~q ;
wire \sdram_ctl|u_command|CKE~feeder_combout ;
wire \sdram_ctl|u_command|CKE~q ;
wire \sdram_ctl|CKE~feeder_combout ;
wire \sdram_ctl|CKE~q ;
wire \sdram_ctl|u_command|WE_N~0_combout ;
wire \sdram_ctl|u_command|WE_N~q ;
wire \sdram_ctl|WE_N~0_combout ;
wire \sdram_ctl|WE_N~q ;
wire \sdram_ctl|u_command|CS_N[0]~0_combout ;
wire \sdram_ctl|CS_N[0]~feeder_combout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire [3:0] \sdram_ctl|u_command|rp_shift ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \sdram_ctl|ST ;
wire [31:0] \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \sdram_ctl|u_control_interface|init_timer ;
wire [1:0] \sdram_ctl|u_command|CS_N ;
wire [15:0] \sdram_ctl|u_control_interface|timer ;
wire [11:0] \sdram_ctl|SA ;
wire [1:0] \sdram_ctl|CS_N ;
wire [11:0] \sdram_ctl|u_command|SA ;
wire [7:0] \sdram_ctl|u_command|command_delay ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [0] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [1] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [2] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [3] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [4] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [5] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [6] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [7] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [8] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [9] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [10] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [11] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [12] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [13] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [14] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [15] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [16] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [18];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [17] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [19];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [18] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [20];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [19] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [21];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [20] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [22];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [21] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [23];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [22] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [24];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [23] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [25];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [24] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [26];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [25] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [27];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [26] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [28];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [27] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [29];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [28] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [30];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [29] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [31];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [30] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [32];
assign \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [31] = \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [33];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\sdram_ctl|SA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\sdram_ctl|SA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\sdram_ctl|SA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\sdram_ctl|SA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\sdram_ctl|SA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\sdram_ctl|SA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\sdram_ctl|RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\sdram_ctl|CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(\sdram_ctl|CKE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\sdram_ctl|WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\sdram_ctl|CS_N [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \D5M_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_RESET_N),
	.obar());
// synopsys translate_off
defparam \D5M_RESET_N~output .bus_hold = "false";
defparam \D5M_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \D5M_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_SCLK),
	.obar());
// synopsys translate_off
defparam \D5M_SCLK~output .bus_hold = "false";
defparam \D5M_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \D5M_TRIGGER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_TRIGGER),
	.obar());
// synopsys translate_off
defparam \D5M_TRIGGER~output .bus_hold = "false";
defparam \D5M_TRIGGER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \D5M_XCLKIN~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_XCLKIN),
	.obar());
// synopsys translate_off
defparam \D5M_XCLKIN~output .bus_hold = "false";
defparam \D5M_XCLKIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \D5M_SDATA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_SDATA),
	.obar());
// synopsys translate_off
defparam \D5M_SDATA~output .bus_hold = "false";
defparam \D5M_SDATA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [16]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [17]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [18]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [19]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [20]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [21]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [22]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [23]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [24]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[24]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [25]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[25]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [26]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[26]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [27]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[27]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [28]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[28]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [29]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[29]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [30]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[30]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|q_b [31]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[31]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \D5M_PIXLCLK~input (
	.i(D5M_PIXLCLK),
	.ibar(gnd),
	.o(\D5M_PIXLCLK~input_o ));
// synopsys translate_off
defparam \D5M_PIXLCLK~input .bus_hold = "false";
defparam \D5M_PIXLCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 8;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 7;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 2;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 3;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 6;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c3";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-2917";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "c2";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 5;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 4;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 2;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 6;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\D5M_PIXLCLK~input_o ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(vcc),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 16;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "sdram_control:sdram_ctl|sdram_wr_fifo:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 2;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 3;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 1;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 1;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 32;
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \sdram_ctl|u_write2_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \sdram_ctl|Add4~0 (
// Equation(s):
// \sdram_ctl|Add4~0_combout  = \sdram_ctl|ST [0] $ (VCC)
// \sdram_ctl|Add4~1  = CARRY(\sdram_ctl|ST [0])

	.dataa(\sdram_ctl|ST [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_ctl|Add4~0_combout ),
	.cout(\sdram_ctl|Add4~1 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~0 .lut_mask = 16'h55AA;
defparam \sdram_ctl|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \sdram_ctl|Equal2~0 (
// Equation(s):
// \sdram_ctl|Equal2~0_combout  = (((!\sdram_ctl|ST [0]) # (!\sdram_ctl|Equal0~1_combout )) # (!\sdram_ctl|ST [1])) # (!\sdram_ctl|ST [2])

	.dataa(\sdram_ctl|ST [2]),
	.datab(\sdram_ctl|ST [1]),
	.datac(\sdram_ctl|Equal0~1_combout ),
	.datad(\sdram_ctl|ST [0]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal2~0 .lut_mask = 16'h7FFF;
defparam \sdram_ctl|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \sdram_ctl|ST[0]~19 (
// Equation(s):
// \sdram_ctl|ST[0]~19_combout  = (\sdram_ctl|Equal2~0_combout  & (!\sdram_ctl|Equal3~0_combout  & !\sdram_ctl|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Equal3~0_combout ),
	.datad(\sdram_ctl|Equal4~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[0]~19 .lut_mask = 16'h000C;
defparam \sdram_ctl|ST[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \sdram_ctl|ST[0]~20 (
// Equation(s):
// \sdram_ctl|ST[0]~20_combout  = (\sdram_ctl|Add4~0_combout  & ((\sdram_ctl|ST[0]~19_combout ) # ((\sdram_ctl|ST [0] & \sdram_ctl|ST[1]~17_combout )))) # (!\sdram_ctl|Add4~0_combout  & (((\sdram_ctl|ST [0] & \sdram_ctl|ST[1]~17_combout ))))

	.dataa(\sdram_ctl|Add4~0_combout ),
	.datab(\sdram_ctl|ST[0]~19_combout ),
	.datac(\sdram_ctl|ST [0]),
	.datad(\sdram_ctl|ST[1]~17_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[0]~20 .lut_mask = 16'hF888;
defparam \sdram_ctl|ST[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \sdram_ctl|ST[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[0]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[0] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \sdram_ctl|Add4~2 (
// Equation(s):
// \sdram_ctl|Add4~2_combout  = (\sdram_ctl|ST [1] & (!\sdram_ctl|Add4~1 )) # (!\sdram_ctl|ST [1] & ((\sdram_ctl|Add4~1 ) # (GND)))
// \sdram_ctl|Add4~3  = CARRY((!\sdram_ctl|Add4~1 ) # (!\sdram_ctl|ST [1]))

	.dataa(\sdram_ctl|ST [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~1 ),
	.combout(\sdram_ctl|Add4~2_combout ),
	.cout(\sdram_ctl|Add4~3 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~2 .lut_mask = 16'h5A5F;
defparam \sdram_ctl|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \sdram_ctl|Add4~4 (
// Equation(s):
// \sdram_ctl|Add4~4_combout  = (\sdram_ctl|ST [2] & (\sdram_ctl|Add4~3  $ (GND))) # (!\sdram_ctl|ST [2] & (!\sdram_ctl|Add4~3  & VCC))
// \sdram_ctl|Add4~5  = CARRY((\sdram_ctl|ST [2] & !\sdram_ctl|Add4~3 ))

	.dataa(\sdram_ctl|ST [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~3 ),
	.combout(\sdram_ctl|Add4~4_combout ),
	.cout(\sdram_ctl|Add4~5 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~4 .lut_mask = 16'hA50A;
defparam \sdram_ctl|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \sdram_ctl|Add4~6 (
// Equation(s):
// \sdram_ctl|Add4~6_combout  = (\sdram_ctl|ST [3] & (!\sdram_ctl|Add4~5 )) # (!\sdram_ctl|ST [3] & ((\sdram_ctl|Add4~5 ) # (GND)))
// \sdram_ctl|Add4~7  = CARRY((!\sdram_ctl|Add4~5 ) # (!\sdram_ctl|ST [3]))

	.dataa(\sdram_ctl|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~5 ),
	.combout(\sdram_ctl|Add4~6_combout ),
	.cout(\sdram_ctl|Add4~7 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~6 .lut_mask = 16'h5A5F;
defparam \sdram_ctl|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \sdram_ctl|ST[3]~27 (
// Equation(s):
// \sdram_ctl|ST[3]~27_combout  = (\sdram_ctl|Add4~6_combout  & (\sdram_ctl|Equal2~0_combout  & (!\sdram_ctl|Equal3~0_combout  & !\sdram_ctl|Equal4~0_combout )))

	.dataa(\sdram_ctl|Add4~6_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Equal3~0_combout ),
	.datad(\sdram_ctl|Equal4~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[3]~27 .lut_mask = 16'h0008;
defparam \sdram_ctl|ST[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \sdram_ctl|ST[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[3]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[3] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \sdram_ctl|Add4~8 (
// Equation(s):
// \sdram_ctl|Add4~8_combout  = (\sdram_ctl|ST [4] & (\sdram_ctl|Add4~7  $ (GND))) # (!\sdram_ctl|ST [4] & (!\sdram_ctl|Add4~7  & VCC))
// \sdram_ctl|Add4~9  = CARRY((\sdram_ctl|ST [4] & !\sdram_ctl|Add4~7 ))

	.dataa(gnd),
	.datab(\sdram_ctl|ST [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~7 ),
	.combout(\sdram_ctl|Add4~8_combout ),
	.cout(\sdram_ctl|Add4~9 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~8 .lut_mask = 16'hC30C;
defparam \sdram_ctl|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \sdram_ctl|ST[4]~26 (
// Equation(s):
// \sdram_ctl|ST[4]~26_combout  = (\sdram_ctl|Add4~8_combout  & (\sdram_ctl|Equal2~0_combout  & (!\sdram_ctl|Equal3~0_combout  & !\sdram_ctl|Equal4~0_combout )))

	.dataa(\sdram_ctl|Add4~8_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Equal3~0_combout ),
	.datad(\sdram_ctl|Equal4~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[4]~26 .lut_mask = 16'h0008;
defparam \sdram_ctl|ST[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \sdram_ctl|ST[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[4]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[4] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \sdram_ctl|Add4~10 (
// Equation(s):
// \sdram_ctl|Add4~10_combout  = (\sdram_ctl|ST [5] & (!\sdram_ctl|Add4~9 )) # (!\sdram_ctl|ST [5] & ((\sdram_ctl|Add4~9 ) # (GND)))
// \sdram_ctl|Add4~11  = CARRY((!\sdram_ctl|Add4~9 ) # (!\sdram_ctl|ST [5]))

	.dataa(\sdram_ctl|ST [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~9 ),
	.combout(\sdram_ctl|Add4~10_combout ),
	.cout(\sdram_ctl|Add4~11 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~10 .lut_mask = 16'h5A5F;
defparam \sdram_ctl|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \sdram_ctl|ST[5]~25 (
// Equation(s):
// \sdram_ctl|ST[5]~25_combout  = (\sdram_ctl|Add4~10_combout  & (\sdram_ctl|Equal2~0_combout  & (!\sdram_ctl|Equal4~0_combout  & !\sdram_ctl|Equal3~0_combout )))

	.dataa(\sdram_ctl|Add4~10_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Equal4~0_combout ),
	.datad(\sdram_ctl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[5]~25 .lut_mask = 16'h0008;
defparam \sdram_ctl|ST[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \sdram_ctl|ST[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[5]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[5] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \sdram_ctl|Add4~12 (
// Equation(s):
// \sdram_ctl|Add4~12_combout  = (\sdram_ctl|ST [6] & (\sdram_ctl|Add4~11  $ (GND))) # (!\sdram_ctl|ST [6] & (!\sdram_ctl|Add4~11  & VCC))
// \sdram_ctl|Add4~13  = CARRY((\sdram_ctl|ST [6] & !\sdram_ctl|Add4~11 ))

	.dataa(\sdram_ctl|ST [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~11 ),
	.combout(\sdram_ctl|Add4~12_combout ),
	.cout(\sdram_ctl|Add4~13 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~12 .lut_mask = 16'hA50A;
defparam \sdram_ctl|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \sdram_ctl|ST[6]~24 (
// Equation(s):
// \sdram_ctl|ST[6]~24_combout  = (!\sdram_ctl|Equal4~0_combout  & (\sdram_ctl|Equal2~0_combout  & (\sdram_ctl|Add4~12_combout  & !\sdram_ctl|Equal3~0_combout )))

	.dataa(\sdram_ctl|Equal4~0_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Add4~12_combout ),
	.datad(\sdram_ctl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[6]~24 .lut_mask = 16'h0040;
defparam \sdram_ctl|ST[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \sdram_ctl|ST[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[6]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[6] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \sdram_ctl|Add4~14 (
// Equation(s):
// \sdram_ctl|Add4~14_combout  = (\sdram_ctl|ST [7] & (!\sdram_ctl|Add4~13 )) # (!\sdram_ctl|ST [7] & ((\sdram_ctl|Add4~13 ) # (GND)))
// \sdram_ctl|Add4~15  = CARRY((!\sdram_ctl|Add4~13 ) # (!\sdram_ctl|ST [7]))

	.dataa(gnd),
	.datab(\sdram_ctl|ST [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~13 ),
	.combout(\sdram_ctl|Add4~14_combout ),
	.cout(\sdram_ctl|Add4~15 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~14 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \sdram_ctl|ST[7]~23 (
// Equation(s):
// \sdram_ctl|ST[7]~23_combout  = (!\sdram_ctl|Equal4~0_combout  & (\sdram_ctl|Equal2~0_combout  & (\sdram_ctl|Add4~14_combout  & !\sdram_ctl|Equal3~0_combout )))

	.dataa(\sdram_ctl|Equal4~0_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Add4~14_combout ),
	.datad(\sdram_ctl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[7]~23 .lut_mask = 16'h0040;
defparam \sdram_ctl|ST[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \sdram_ctl|ST[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[7]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[7] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \sdram_ctl|Add4~16 (
// Equation(s):
// \sdram_ctl|Add4~16_combout  = (\sdram_ctl|ST [8] & (\sdram_ctl|Add4~15  $ (GND))) # (!\sdram_ctl|ST [8] & (!\sdram_ctl|Add4~15  & VCC))
// \sdram_ctl|Add4~17  = CARRY((\sdram_ctl|ST [8] & !\sdram_ctl|Add4~15 ))

	.dataa(\sdram_ctl|ST [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|Add4~15 ),
	.combout(\sdram_ctl|Add4~16_combout ),
	.cout(\sdram_ctl|Add4~17 ));
// synopsys translate_off
defparam \sdram_ctl|Add4~16 .lut_mask = 16'hA50A;
defparam \sdram_ctl|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \sdram_ctl|ST[8]~22 (
// Equation(s):
// \sdram_ctl|ST[8]~22_combout  = (\sdram_ctl|Add4~16_combout  & (\sdram_ctl|Equal2~0_combout  & (!\sdram_ctl|Equal4~0_combout  & !\sdram_ctl|Equal3~0_combout )))

	.dataa(\sdram_ctl|Add4~16_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Equal4~0_combout ),
	.datad(\sdram_ctl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[8]~22 .lut_mask = 16'h0008;
defparam \sdram_ctl|ST[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \sdram_ctl|ST[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[8]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[8] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \sdram_ctl|Add4~18 (
// Equation(s):
// \sdram_ctl|Add4~18_combout  = \sdram_ctl|Add4~17  $ (\sdram_ctl|ST [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_ctl|ST [9]),
	.cin(\sdram_ctl|Add4~17 ),
	.combout(\sdram_ctl|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Add4~18 .lut_mask = 16'h0FF0;
defparam \sdram_ctl|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \sdram_ctl|ST[9]~21 (
// Equation(s):
// \sdram_ctl|ST[9]~21_combout  = (!\sdram_ctl|Equal4~0_combout  & (\sdram_ctl|Equal2~0_combout  & (\sdram_ctl|Add4~18_combout  & !\sdram_ctl|Equal3~0_combout )))

	.dataa(\sdram_ctl|Equal4~0_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Add4~18_combout ),
	.datad(\sdram_ctl|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[9]~21 .lut_mask = 16'h0040;
defparam \sdram_ctl|ST[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \sdram_ctl|ST[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[9]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[9] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \sdram_ctl|Equal0~0 (
// Equation(s):
// \sdram_ctl|Equal0~0_combout  = (!\sdram_ctl|ST [6] & (!\sdram_ctl|ST [9] & (!\sdram_ctl|ST [8] & !\sdram_ctl|ST [7])))

	.dataa(\sdram_ctl|ST [6]),
	.datab(\sdram_ctl|ST [9]),
	.datac(\sdram_ctl|ST [8]),
	.datad(\sdram_ctl|ST [7]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal0~0 .lut_mask = 16'h0001;
defparam \sdram_ctl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \sdram_ctl|Equal0~1 (
// Equation(s):
// \sdram_ctl|Equal0~1_combout  = (!\sdram_ctl|ST [3] & (\sdram_ctl|Equal0~0_combout  & (!\sdram_ctl|ST [4] & !\sdram_ctl|ST [5])))

	.dataa(\sdram_ctl|ST [3]),
	.datab(\sdram_ctl|Equal0~0_combout ),
	.datac(\sdram_ctl|ST [4]),
	.datad(\sdram_ctl|ST [5]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal0~1 .lut_mask = 16'h0004;
defparam \sdram_ctl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \sdram_ctl|Equal4~0 (
// Equation(s):
// \sdram_ctl|Equal4~0_combout  = (!\sdram_ctl|ST [2] & (!\sdram_ctl|ST [1] & (\sdram_ctl|Equal0~1_combout  & \sdram_ctl|ST [0])))

	.dataa(\sdram_ctl|ST [2]),
	.datab(\sdram_ctl|ST [1]),
	.datac(\sdram_ctl|Equal0~1_combout ),
	.datad(\sdram_ctl|ST [0]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal4~0 .lut_mask = 16'h1000;
defparam \sdram_ctl|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[12]~38 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[12]~38_combout  = (\sdram_ctl|u_control_interface|init_timer [12] & (!\sdram_ctl|u_control_interface|init_timer[11]~36 )) # (!\sdram_ctl|u_control_interface|init_timer [12] & 
// ((\sdram_ctl|u_control_interface|init_timer[11]~36 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[12]~39  = CARRY((!\sdram_ctl|u_control_interface|init_timer[11]~36 ) # (!\sdram_ctl|u_control_interface|init_timer [12]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[11]~36 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[12]~38_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[12]~39 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[12]~38 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[13]~40 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[13]~40_combout  = (\sdram_ctl|u_control_interface|init_timer [13] & (\sdram_ctl|u_control_interface|init_timer[12]~39  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [13] & 
// (!\sdram_ctl|u_control_interface|init_timer[12]~39  & VCC))
// \sdram_ctl|u_control_interface|init_timer[13]~41  = CARRY((\sdram_ctl|u_control_interface|init_timer [13] & !\sdram_ctl|u_control_interface|init_timer[12]~39 ))

	.dataa(\sdram_ctl|u_control_interface|init_timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[12]~39 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[13]~40_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[13]~41 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[13]~40 .lut_mask = 16'hA50A;
defparam \sdram_ctl|u_control_interface|init_timer[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \sdram_ctl|u_control_interface|init_timer[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[13]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[13] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[14]~42 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[14]~42_combout  = (\sdram_ctl|u_control_interface|init_timer [14] & (!\sdram_ctl|u_control_interface|init_timer[13]~41 )) # (!\sdram_ctl|u_control_interface|init_timer [14] & 
// ((\sdram_ctl|u_control_interface|init_timer[13]~41 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[14]~43  = CARRY((!\sdram_ctl|u_control_interface|init_timer[13]~41 ) # (!\sdram_ctl|u_control_interface|init_timer [14]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[13]~41 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[14]~42_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[14]~43 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[14]~42 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \sdram_ctl|u_control_interface|init_timer[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[14]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[14] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[15]~44 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[15]~44_combout  = \sdram_ctl|u_control_interface|init_timer [15] $ (!\sdram_ctl|u_control_interface|init_timer[14]~43 )

	.dataa(\sdram_ctl|u_control_interface|init_timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_ctl|u_control_interface|init_timer[14]~43 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[15]~44 .lut_mask = 16'hA5A5;
defparam \sdram_ctl|u_control_interface|init_timer[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \sdram_ctl|u_control_interface|init_timer[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[15]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[15] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~3 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~3_combout  = (!\sdram_ctl|u_control_interface|init_timer [6] & (!\sdram_ctl|u_control_interface|init_timer [5] & (!\sdram_ctl|u_control_interface|init_timer [4] & !\sdram_ctl|u_control_interface|init_timer [8])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [6]),
	.datab(\sdram_ctl|u_control_interface|init_timer [5]),
	.datac(\sdram_ctl|u_control_interface|init_timer [4]),
	.datad(\sdram_ctl|u_control_interface|init_timer [8]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~3 .lut_mask = 16'h0001;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan0~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan0~1_combout  = (!\sdram_ctl|u_control_interface|init_timer [13] & (((!\sdram_ctl|u_control_interface|init_timer [7] & !\sdram_ctl|u_control_interface|init_timer [8])) # (!\sdram_ctl|u_control_interface|init_timer 
// [9])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [13]),
	.datab(\sdram_ctl|u_control_interface|init_timer [9]),
	.datac(\sdram_ctl|u_control_interface|init_timer [7]),
	.datad(\sdram_ctl|u_control_interface|init_timer [8]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan0~1 .lut_mask = 16'h1115;
defparam \sdram_ctl|u_control_interface|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[1]~15 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[1]~15_combout  = (\sdram_ctl|u_control_interface|init_timer [0] & (\sdram_ctl|u_control_interface|init_timer [1] $ (VCC))) # (!\sdram_ctl|u_control_interface|init_timer [0] & 
// (\sdram_ctl|u_control_interface|init_timer [1] & VCC))
// \sdram_ctl|u_control_interface|init_timer[1]~16  = CARRY((\sdram_ctl|u_control_interface|init_timer [0] & \sdram_ctl|u_control_interface|init_timer [1]))

	.dataa(\sdram_ctl|u_control_interface|init_timer [0]),
	.datab(\sdram_ctl|u_control_interface|init_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|init_timer[1]~15_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[1]~16 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[1]~15 .lut_mask = 16'h6688;
defparam \sdram_ctl|u_control_interface|init_timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \sdram_ctl|u_control_interface|init_timer[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[1]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[1] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan0~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan0~2_combout  = ((!\sdram_ctl|u_control_interface|init_timer [1] & (!\sdram_ctl|u_control_interface|init_timer [0] & !\sdram_ctl|u_control_interface|init_timer [2]))) # (!\sdram_ctl|u_control_interface|init_timer [3])

	.dataa(\sdram_ctl|u_control_interface|init_timer [1]),
	.datab(\sdram_ctl|u_control_interface|init_timer [3]),
	.datac(\sdram_ctl|u_control_interface|init_timer [0]),
	.datad(\sdram_ctl|u_control_interface|init_timer [2]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan0~2 .lut_mask = 16'h3337;
defparam \sdram_ctl|u_control_interface|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan0~3 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan0~3_combout  = (\sdram_ctl|u_control_interface|LessThan0~1_combout ) # ((\sdram_ctl|u_control_interface|LOAD_MODE~3_combout  & (\sdram_ctl|u_control_interface|LessThan0~2_combout  & 
// !\sdram_ctl|u_control_interface|init_timer [13])))

	.dataa(\sdram_ctl|u_control_interface|LOAD_MODE~3_combout ),
	.datab(\sdram_ctl|u_control_interface|LessThan0~1_combout ),
	.datac(\sdram_ctl|u_control_interface|LessThan0~2_combout ),
	.datad(\sdram_ctl|u_control_interface|init_timer [13]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan0~3 .lut_mask = 16'hCCEC;
defparam \sdram_ctl|u_control_interface|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan0~4 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan0~4_combout  = (!\sdram_ctl|u_control_interface|init_timer [15] & (((\sdram_ctl|u_control_interface|LessThan0~3_combout ) # (!\sdram_ctl|u_control_interface|init_timer [14])) # 
// (!\sdram_ctl|u_control_interface|LessThan0~0_combout )))

	.dataa(\sdram_ctl|u_control_interface|LessThan0~0_combout ),
	.datab(\sdram_ctl|u_control_interface|init_timer [15]),
	.datac(\sdram_ctl|u_control_interface|init_timer [14]),
	.datad(\sdram_ctl|u_control_interface|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan0~4 .lut_mask = 16'h3313;
defparam \sdram_ctl|u_control_interface|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[0]~37 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[0]~37_combout  = \sdram_ctl|u_control_interface|init_timer [0] $ (\sdram_ctl|u_control_interface|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|init_timer [0]),
	.datad(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|init_timer[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[0]~37 .lut_mask = 16'h0FF0;
defparam \sdram_ctl|u_control_interface|init_timer[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \sdram_ctl|u_control_interface|init_timer[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[0]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[2]~17 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[2]~17_combout  = (\sdram_ctl|u_control_interface|init_timer [2] & (!\sdram_ctl|u_control_interface|init_timer[1]~16 )) # (!\sdram_ctl|u_control_interface|init_timer [2] & 
// ((\sdram_ctl|u_control_interface|init_timer[1]~16 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[2]~18  = CARRY((!\sdram_ctl|u_control_interface|init_timer[1]~16 ) # (!\sdram_ctl|u_control_interface|init_timer [2]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[1]~16 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[2]~17_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[2]~18 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[2]~17 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \sdram_ctl|u_control_interface|init_timer[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[2]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[2] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[3]~19 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[3]~19_combout  = (\sdram_ctl|u_control_interface|init_timer [3] & (\sdram_ctl|u_control_interface|init_timer[2]~18  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [3] & 
// (!\sdram_ctl|u_control_interface|init_timer[2]~18  & VCC))
// \sdram_ctl|u_control_interface|init_timer[3]~20  = CARRY((\sdram_ctl|u_control_interface|init_timer [3] & !\sdram_ctl|u_control_interface|init_timer[2]~18 ))

	.dataa(\sdram_ctl|u_control_interface|init_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[2]~18 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[3]~19_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[3]~20 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[3]~19 .lut_mask = 16'hA50A;
defparam \sdram_ctl|u_control_interface|init_timer[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \sdram_ctl|u_control_interface|init_timer[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[3]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[3] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[4]~21 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[4]~21_combout  = (\sdram_ctl|u_control_interface|init_timer [4] & (!\sdram_ctl|u_control_interface|init_timer[3]~20 )) # (!\sdram_ctl|u_control_interface|init_timer [4] & 
// ((\sdram_ctl|u_control_interface|init_timer[3]~20 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[4]~22  = CARRY((!\sdram_ctl|u_control_interface|init_timer[3]~20 ) # (!\sdram_ctl|u_control_interface|init_timer [4]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[3]~20 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[4]~21_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[4]~22 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[4]~21 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \sdram_ctl|u_control_interface|init_timer[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[4]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[4] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[5]~23 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[5]~23_combout  = (\sdram_ctl|u_control_interface|init_timer [5] & (\sdram_ctl|u_control_interface|init_timer[4]~22  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [5] & 
// (!\sdram_ctl|u_control_interface|init_timer[4]~22  & VCC))
// \sdram_ctl|u_control_interface|init_timer[5]~24  = CARRY((\sdram_ctl|u_control_interface|init_timer [5] & !\sdram_ctl|u_control_interface|init_timer[4]~22 ))

	.dataa(\sdram_ctl|u_control_interface|init_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[4]~22 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[5]~23_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[5]~24 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[5]~23 .lut_mask = 16'hA50A;
defparam \sdram_ctl|u_control_interface|init_timer[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \sdram_ctl|u_control_interface|init_timer[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[5]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[5] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[6]~25 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[6]~25_combout  = (\sdram_ctl|u_control_interface|init_timer [6] & (!\sdram_ctl|u_control_interface|init_timer[5]~24 )) # (!\sdram_ctl|u_control_interface|init_timer [6] & 
// ((\sdram_ctl|u_control_interface|init_timer[5]~24 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[6]~26  = CARRY((!\sdram_ctl|u_control_interface|init_timer[5]~24 ) # (!\sdram_ctl|u_control_interface|init_timer [6]))

	.dataa(\sdram_ctl|u_control_interface|init_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[5]~24 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[6]~25_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[6]~26 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[6]~25 .lut_mask = 16'h5A5F;
defparam \sdram_ctl|u_control_interface|init_timer[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \sdram_ctl|u_control_interface|init_timer[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[6]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[6] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[7]~27 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[7]~27_combout  = (\sdram_ctl|u_control_interface|init_timer [7] & (\sdram_ctl|u_control_interface|init_timer[6]~26  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [7] & 
// (!\sdram_ctl|u_control_interface|init_timer[6]~26  & VCC))
// \sdram_ctl|u_control_interface|init_timer[7]~28  = CARRY((\sdram_ctl|u_control_interface|init_timer [7] & !\sdram_ctl|u_control_interface|init_timer[6]~26 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[6]~26 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[7]~27_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[7]~28 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[7]~27 .lut_mask = 16'hC30C;
defparam \sdram_ctl|u_control_interface|init_timer[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \sdram_ctl|u_control_interface|init_timer[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[7]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[7] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[8]~29 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[8]~29_combout  = (\sdram_ctl|u_control_interface|init_timer [8] & (!\sdram_ctl|u_control_interface|init_timer[7]~28 )) # (!\sdram_ctl|u_control_interface|init_timer [8] & 
// ((\sdram_ctl|u_control_interface|init_timer[7]~28 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[8]~30  = CARRY((!\sdram_ctl|u_control_interface|init_timer[7]~28 ) # (!\sdram_ctl|u_control_interface|init_timer [8]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[7]~28 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[8]~29_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[8]~30 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[8]~29 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \sdram_ctl|u_control_interface|init_timer[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[8]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[8] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[9]~31 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[9]~31_combout  = (\sdram_ctl|u_control_interface|init_timer [9] & (\sdram_ctl|u_control_interface|init_timer[8]~30  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [9] & 
// (!\sdram_ctl|u_control_interface|init_timer[8]~30  & VCC))
// \sdram_ctl|u_control_interface|init_timer[9]~32  = CARRY((\sdram_ctl|u_control_interface|init_timer [9] & !\sdram_ctl|u_control_interface|init_timer[8]~30 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[8]~30 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[9]~31_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[9]~32 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[9]~31 .lut_mask = 16'hC30C;
defparam \sdram_ctl|u_control_interface|init_timer[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \sdram_ctl|u_control_interface|init_timer[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[9]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[9] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[10]~33 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[10]~33_combout  = (\sdram_ctl|u_control_interface|init_timer [10] & (!\sdram_ctl|u_control_interface|init_timer[9]~32 )) # (!\sdram_ctl|u_control_interface|init_timer [10] & 
// ((\sdram_ctl|u_control_interface|init_timer[9]~32 ) # (GND)))
// \sdram_ctl|u_control_interface|init_timer[10]~34  = CARRY((!\sdram_ctl|u_control_interface|init_timer[9]~32 ) # (!\sdram_ctl|u_control_interface|init_timer [10]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[9]~32 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[10]~33_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[10]~34 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[10]~33 .lut_mask = 16'h3C3F;
defparam \sdram_ctl|u_control_interface|init_timer[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \sdram_ctl|u_control_interface|init_timer[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[10]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[10] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \sdram_ctl|u_control_interface|init_timer[11]~35 (
// Equation(s):
// \sdram_ctl|u_control_interface|init_timer[11]~35_combout  = (\sdram_ctl|u_control_interface|init_timer [11] & (\sdram_ctl|u_control_interface|init_timer[10]~34  $ (GND))) # (!\sdram_ctl|u_control_interface|init_timer [11] & 
// (!\sdram_ctl|u_control_interface|init_timer[10]~34  & VCC))
// \sdram_ctl|u_control_interface|init_timer[11]~36  = CARRY((\sdram_ctl|u_control_interface|init_timer [11] & !\sdram_ctl|u_control_interface|init_timer[10]~34 ))

	.dataa(\sdram_ctl|u_control_interface|init_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|init_timer[10]~34 ),
	.combout(\sdram_ctl|u_control_interface|init_timer[11]~35_combout ),
	.cout(\sdram_ctl|u_control_interface|init_timer[11]~36 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[11]~35 .lut_mask = 16'hA50A;
defparam \sdram_ctl|u_control_interface|init_timer[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \sdram_ctl|u_control_interface|init_timer[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[11]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[11] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \sdram_ctl|u_control_interface|init_timer[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|init_timer[12]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_ctl|u_control_interface|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|init_timer[12] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan0~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan0~0_combout  = (\sdram_ctl|u_control_interface|init_timer [13]) # ((\sdram_ctl|u_control_interface|init_timer [12] & (\sdram_ctl|u_control_interface|init_timer [10] & \sdram_ctl|u_control_interface|init_timer [11])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [12]),
	.datab(\sdram_ctl|u_control_interface|init_timer [13]),
	.datac(\sdram_ctl|u_control_interface|init_timer [10]),
	.datad(\sdram_ctl|u_control_interface|init_timer [11]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan0~0 .lut_mask = 16'hECCC;
defparam \sdram_ctl|u_control_interface|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan1~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan1~0_combout  = ((!\sdram_ctl|u_control_interface|init_timer [6]) # (!\sdram_ctl|u_control_interface|init_timer [7])) # (!\sdram_ctl|u_control_interface|init_timer [8])

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [8]),
	.datac(\sdram_ctl|u_control_interface|init_timer [7]),
	.datad(\sdram_ctl|u_control_interface|init_timer [6]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan1~0 .lut_mask = 16'h3FFF;
defparam \sdram_ctl|u_control_interface|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan1~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan1~1_combout  = (\sdram_ctl|u_control_interface|LessThan1~0_combout  & (!\sdram_ctl|u_control_interface|init_timer [13] & !\sdram_ctl|u_control_interface|init_timer [9]))

	.dataa(\sdram_ctl|u_control_interface|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|init_timer [13]),
	.datad(\sdram_ctl|u_control_interface|init_timer [9]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan1~1 .lut_mask = 16'h000A;
defparam \sdram_ctl|u_control_interface|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LessThan1~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|LessThan1~2_combout  = (!\sdram_ctl|u_control_interface|init_timer [15] & (((\sdram_ctl|u_control_interface|LessThan1~1_combout ) # (!\sdram_ctl|u_control_interface|init_timer [14])) # 
// (!\sdram_ctl|u_control_interface|LessThan0~0_combout )))

	.dataa(\sdram_ctl|u_control_interface|LessThan0~0_combout ),
	.datab(\sdram_ctl|u_control_interface|init_timer [15]),
	.datac(\sdram_ctl|u_control_interface|init_timer [14]),
	.datad(\sdram_ctl|u_control_interface|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LessThan1~2 .lut_mask = 16'h3313;
defparam \sdram_ctl|u_control_interface|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~0_combout  = (!\sdram_ctl|u_control_interface|init_timer [0] & (\sdram_ctl|u_control_interface|init_timer [11] & (\sdram_ctl|u_control_interface|init_timer [10] & !\sdram_ctl|u_control_interface|init_timer [1])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [0]),
	.datab(\sdram_ctl|u_control_interface|init_timer [11]),
	.datac(\sdram_ctl|u_control_interface|init_timer [10]),
	.datad(\sdram_ctl|u_control_interface|init_timer [1]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~0 .lut_mask = 16'h0040;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~1_combout  = (\sdram_ctl|u_control_interface|init_timer [12] & (\sdram_ctl|u_control_interface|init_timer [14] & (!\sdram_ctl|u_control_interface|init_timer [15] & !\sdram_ctl|u_control_interface|init_timer [13])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [12]),
	.datab(\sdram_ctl|u_control_interface|init_timer [14]),
	.datac(\sdram_ctl|u_control_interface|init_timer [15]),
	.datad(\sdram_ctl|u_control_interface|init_timer [13]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~1 .lut_mask = 16'h0008;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~2_combout  = (\sdram_ctl|u_control_interface|LOAD_MODE~0_combout  & \sdram_ctl|u_control_interface|LOAD_MODE~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|LOAD_MODE~0_combout ),
	.datad(\sdram_ctl|u_control_interface|LOAD_MODE~1_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~2 .lut_mask = 16'hF000;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always3~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|always3~0_combout  = (\sdram_ctl|u_control_interface|init_timer [9] & ((\sdram_ctl|u_control_interface|init_timer [7]) # (\sdram_ctl|u_control_interface|init_timer [8]))) # (!\sdram_ctl|u_control_interface|init_timer [9] & 
// (\sdram_ctl|u_control_interface|init_timer [7] & \sdram_ctl|u_control_interface|init_timer [8]))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|init_timer [9]),
	.datac(\sdram_ctl|u_control_interface|init_timer [7]),
	.datad(\sdram_ctl|u_control_interface|init_timer [8]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always3~0 .lut_mask = 16'hFCC0;
defparam \sdram_ctl|u_control_interface|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always3~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|always3~2_combout  = (\sdram_ctl|u_control_interface|init_timer [4] & (!\sdram_ctl|u_control_interface|init_timer [6] & ((!\sdram_ctl|u_control_interface|init_timer [2])))) # (!\sdram_ctl|u_control_interface|init_timer [4] & 
// (\sdram_ctl|u_control_interface|init_timer [2] & (\sdram_ctl|u_control_interface|init_timer [6] $ (\sdram_ctl|u_control_interface|init_timer [5]))))

	.dataa(\sdram_ctl|u_control_interface|init_timer [6]),
	.datab(\sdram_ctl|u_control_interface|init_timer [5]),
	.datac(\sdram_ctl|u_control_interface|init_timer [4]),
	.datad(\sdram_ctl|u_control_interface|init_timer [2]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always3~2 .lut_mask = 16'h0650;
defparam \sdram_ctl|u_control_interface|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always3~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|always3~1_combout  = (\sdram_ctl|u_control_interface|init_timer [6] & (\sdram_ctl|u_control_interface|init_timer [5] & (\sdram_ctl|u_control_interface|init_timer [4] $ (!\sdram_ctl|u_control_interface|init_timer [2])))) # 
// (!\sdram_ctl|u_control_interface|init_timer [6] & ((\sdram_ctl|u_control_interface|init_timer [5] & (!\sdram_ctl|u_control_interface|init_timer [4] & \sdram_ctl|u_control_interface|init_timer [2])) # (!\sdram_ctl|u_control_interface|init_timer [5] & 
// (\sdram_ctl|u_control_interface|init_timer [4] & !\sdram_ctl|u_control_interface|init_timer [2]))))

	.dataa(\sdram_ctl|u_control_interface|init_timer [6]),
	.datab(\sdram_ctl|u_control_interface|init_timer [5]),
	.datac(\sdram_ctl|u_control_interface|init_timer [4]),
	.datad(\sdram_ctl|u_control_interface|init_timer [2]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always3~1 .lut_mask = 16'h8418;
defparam \sdram_ctl|u_control_interface|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always3~3 (
// Equation(s):
// \sdram_ctl|u_control_interface|always3~3_combout  = (\sdram_ctl|u_control_interface|always3~2_combout  & (!\sdram_ctl|u_control_interface|always3~0_combout  & (\sdram_ctl|u_control_interface|init_timer [3] $ 
// (\sdram_ctl|u_control_interface|always3~1_combout )))) # (!\sdram_ctl|u_control_interface|always3~2_combout  & (\sdram_ctl|u_control_interface|always3~1_combout  & (\sdram_ctl|u_control_interface|init_timer [3] $ 
// (!\sdram_ctl|u_control_interface|always3~0_combout ))))

	.dataa(\sdram_ctl|u_control_interface|init_timer [3]),
	.datab(\sdram_ctl|u_control_interface|always3~2_combout ),
	.datac(\sdram_ctl|u_control_interface|always3~1_combout ),
	.datad(\sdram_ctl|u_control_interface|always3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always3~3 .lut_mask = 16'h2058;
defparam \sdram_ctl|u_control_interface|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always3~4 (
// Equation(s):
// \sdram_ctl|u_control_interface|always3~4_combout  = (\sdram_ctl|u_control_interface|LOAD_MODE~2_combout  & (\sdram_ctl|u_control_interface|always3~3_combout  & (\sdram_ctl|u_control_interface|always3~0_combout  $ (\sdram_ctl|u_control_interface|init_timer 
// [9]))))

	.dataa(\sdram_ctl|u_control_interface|LOAD_MODE~2_combout ),
	.datab(\sdram_ctl|u_control_interface|always3~0_combout ),
	.datac(\sdram_ctl|u_control_interface|always3~3_combout ),
	.datad(\sdram_ctl|u_control_interface|init_timer [9]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always3~4 .lut_mask = 16'h2080;
defparam \sdram_ctl|u_control_interface|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_control_interface|REFRESH~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|REFRESH~0_combout  = (!\sdram_ctl|u_control_interface|LessThan1~2_combout  & \sdram_ctl|u_control_interface|always3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|LessThan1~2_combout ),
	.datad(\sdram_ctl|u_control_interface|always3~4_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|REFRESH~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|REFRESH~0 .lut_mask = 16'h0F00;
defparam \sdram_ctl|u_control_interface|REFRESH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \sdram_ctl|u_control_interface|REFRESH (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|REFRESH~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|REFRESH .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~4 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~4_combout  = (\sdram_ctl|u_control_interface|init_timer [3] & (\sdram_ctl|u_control_interface|init_timer [9] & (\sdram_ctl|u_control_interface|init_timer [7] & !\sdram_ctl|u_control_interface|init_timer [2])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [3]),
	.datab(\sdram_ctl|u_control_interface|init_timer [9]),
	.datac(\sdram_ctl|u_control_interface|init_timer [7]),
	.datad(\sdram_ctl|u_control_interface|init_timer [2]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~4 .lut_mask = 16'h0080;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~5 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~5_combout  = (\sdram_ctl|u_control_interface|LOAD_MODE~2_combout  & (!\sdram_ctl|u_control_interface|always3~4_combout  & (\sdram_ctl|u_control_interface|LOAD_MODE~4_combout  & 
// \sdram_ctl|u_control_interface|LOAD_MODE~3_combout )))

	.dataa(\sdram_ctl|u_control_interface|LOAD_MODE~2_combout ),
	.datab(\sdram_ctl|u_control_interface|always3~4_combout ),
	.datac(\sdram_ctl|u_control_interface|LOAD_MODE~4_combout ),
	.datad(\sdram_ctl|u_control_interface|LOAD_MODE~3_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~5 .lut_mask = 16'h2000;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \sdram_ctl|u_control_interface|LOAD_MODE~6 (
// Equation(s):
// \sdram_ctl|u_control_interface|LOAD_MODE~6_combout  = (\sdram_ctl|u_control_interface|LOAD_MODE~5_combout  & !\sdram_ctl|u_control_interface|LessThan1~2_combout )

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|LOAD_MODE~5_combout ),
	.datac(\sdram_ctl|u_control_interface|LessThan1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|LOAD_MODE~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE~6 .lut_mask = 16'h0C0C;
defparam \sdram_ctl|u_control_interface|LOAD_MODE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \sdram_ctl|u_control_interface|LOAD_MODE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|LOAD_MODE~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|LOAD_MODE .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_command|always0~0 (
// Equation(s):
// \sdram_ctl|u_command|always0~0_combout  = (!\sdram_ctl|u_command|command_done~q  & (!\sdram_ctl|u_command|do_load_mode~q  & \sdram_ctl|u_control_interface|LOAD_MODE~q ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|do_load_mode~q ),
	.datad(\sdram_ctl|u_control_interface|LOAD_MODE~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|always0~0 .lut_mask = 16'h0300;
defparam \sdram_ctl|u_command|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \sdram_ctl|u_control_interface|INIT_REQ (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|INIT_REQ .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \sdram_ctl|u_command|do_load_mode (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|always0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|do_load_mode .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \sdram_ctl|u_control_interface|PRECHARGE~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|PRECHARGE~0_combout  = (!\sdram_ctl|u_control_interface|init_timer [3] & (!\sdram_ctl|u_control_interface|init_timer [9] & (\sdram_ctl|u_control_interface|init_timer [7] & \sdram_ctl|u_control_interface|init_timer [8])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [3]),
	.datab(\sdram_ctl|u_control_interface|init_timer [9]),
	.datac(\sdram_ctl|u_control_interface|init_timer [7]),
	.datad(\sdram_ctl|u_control_interface|init_timer [8]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|PRECHARGE~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|PRECHARGE~0 .lut_mask = 16'h1000;
defparam \sdram_ctl|u_control_interface|PRECHARGE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \sdram_ctl|u_control_interface|PRECHARGE~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|PRECHARGE~1_combout  = (\sdram_ctl|u_control_interface|init_timer [6] & (!\sdram_ctl|u_control_interface|init_timer [5] & (\sdram_ctl|u_control_interface|init_timer [4] & \sdram_ctl|u_control_interface|init_timer [2])))

	.dataa(\sdram_ctl|u_control_interface|init_timer [6]),
	.datab(\sdram_ctl|u_control_interface|init_timer [5]),
	.datac(\sdram_ctl|u_control_interface|init_timer [4]),
	.datad(\sdram_ctl|u_control_interface|init_timer [2]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|PRECHARGE~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|PRECHARGE~1 .lut_mask = 16'h2000;
defparam \sdram_ctl|u_control_interface|PRECHARGE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \sdram_ctl|u_control_interface|PRECHARGE~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|PRECHARGE~2_combout  = (\sdram_ctl|u_control_interface|LOAD_MODE~1_combout  & (\sdram_ctl|u_control_interface|PRECHARGE~0_combout  & (\sdram_ctl|u_control_interface|LOAD_MODE~0_combout  & 
// \sdram_ctl|u_control_interface|PRECHARGE~1_combout )))

	.dataa(\sdram_ctl|u_control_interface|LOAD_MODE~1_combout ),
	.datab(\sdram_ctl|u_control_interface|PRECHARGE~0_combout ),
	.datac(\sdram_ctl|u_control_interface|LOAD_MODE~0_combout ),
	.datad(\sdram_ctl|u_control_interface|PRECHARGE~1_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|PRECHARGE~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|PRECHARGE~2 .lut_mask = 16'h8000;
defparam \sdram_ctl|u_control_interface|PRECHARGE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \sdram_ctl|u_control_interface|PRECHARGE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|PRECHARGE~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|PRECHARGE .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \sdram_ctl|u_command|always0~3 (
// Equation(s):
// \sdram_ctl|u_command|always0~3_combout  = (!\sdram_ctl|u_command|command_done~q  & (!\sdram_ctl|u_command|do_precharge~q  & \sdram_ctl|u_control_interface|PRECHARGE~q ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|do_precharge~q ),
	.datad(\sdram_ctl|u_control_interface|PRECHARGE~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|always0~3 .lut_mask = 16'h0300;
defparam \sdram_ctl|u_command|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \sdram_ctl|u_command|do_precharge (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|always0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|do_precharge .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \sdram_ctl|u_command|always3~0 (
// Equation(s):
// \sdram_ctl|u_command|always3~0_combout  = (\sdram_ctl|u_command|do_refresh~q ) # ((\sdram_ctl|u_command|do_load_mode~q ) # (\sdram_ctl|u_command|do_precharge~q ))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(\sdram_ctl|u_command|do_precharge~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|always3~0 .lut_mask = 16'hFEFE;
defparam \sdram_ctl|u_command|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~7 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~7_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|do_refresh~q ) # ((\sdram_ctl|u_command|do_load_mode~q ) # (\sdram_ctl|u_command|do_precharge~q ))))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datad(\sdram_ctl|u_command|do_precharge~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~7 .lut_mask = 16'h0F0E;
defparam \sdram_ctl|u_command|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \sdram_ctl|u_command|command_delay[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[7] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~6 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~6_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|always3~0_combout ) # (\sdram_ctl|u_command|command_delay [7])))

	.dataa(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|command_delay [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~6 .lut_mask = 16'h5454;
defparam \sdram_ctl|u_command|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \sdram_ctl|u_command|command_delay[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[6] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~5 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~5_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|command_delay [6]) # (\sdram_ctl|u_command|always3~0_combout )))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_delay [6]),
	.datac(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datad(\sdram_ctl|u_command|always3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~5 .lut_mask = 16'h0F0C;
defparam \sdram_ctl|u_command|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \sdram_ctl|u_command|command_delay[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[5] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~4 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~4_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|command_delay [5]) # (\sdram_ctl|u_command|always3~0_combout )))

	.dataa(\sdram_ctl|u_command|command_delay [5]),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datad(\sdram_ctl|u_command|always3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~4 .lut_mask = 16'h0F0A;
defparam \sdram_ctl|u_command|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \sdram_ctl|u_command|command_delay[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[4] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~3 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~3_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|command_delay [4]) # (\sdram_ctl|u_command|always3~0_combout )))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_delay [4]),
	.datac(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datad(\sdram_ctl|u_command|always3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~3 .lut_mask = 16'h0F0C;
defparam \sdram_ctl|u_command|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \sdram_ctl|u_command|command_delay[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[3] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~2 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~2_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|always3~0_combout ) # (\sdram_ctl|u_command|command_delay [3])))

	.dataa(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|command_delay [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~2 .lut_mask = 16'h5454;
defparam \sdram_ctl|u_command|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \sdram_ctl|u_command|command_delay[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[2] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~1 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~1_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|always3~0_combout ) # (\sdram_ctl|u_command|command_delay [2])))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|command_delay [2]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~1 .lut_mask = 16'h00FC;
defparam \sdram_ctl|u_command|command_delay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \sdram_ctl|u_command|command_delay[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[1] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \sdram_ctl|u_command|command_delay~0 (
// Equation(s):
// \sdram_ctl|u_command|command_delay~0_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|command_delay [1]) # (\sdram_ctl|u_command|always3~0_combout )))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_delay [1]),
	.datac(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datad(\sdram_ctl|u_command|always3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_delay~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay~0 .lut_mask = 16'h0F0C;
defparam \sdram_ctl|u_command|command_delay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \sdram_ctl|u_command|command_delay[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_delay~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_delay[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_command|command_done~0 (
// Equation(s):
// \sdram_ctl|u_command|command_done~0_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|always3~0_combout ) # (\sdram_ctl|u_command|command_delay [0])))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|command_done~0 .lut_mask = 16'h00FC;
defparam \sdram_ctl|u_command|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \sdram_ctl|u_command|command_done (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|command_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|command_done .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|command_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \sdram_ctl|u_command|rp_shift~3 (
// Equation(s):
// \sdram_ctl|u_command|rp_shift~3_combout  = (\sdram_ctl|u_command|command_done~q  & (!\sdram_ctl|u_command|command_delay [0] & !\sdram_ctl|u_control_interface|INIT_REQ~q ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|rp_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift~3 .lut_mask = 16'h000C;
defparam \sdram_ctl|u_command|rp_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \sdram_ctl|u_command|rp_shift[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|rp_shift~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift[3] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \sdram_ctl|u_command|rp_shift~2 (
// Equation(s):
// \sdram_ctl|u_command|rp_shift~2_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|rp_shift [3]) # ((\sdram_ctl|u_command|command_done~q  & !\sdram_ctl|u_command|command_delay [0]))))

	.dataa(\sdram_ctl|u_command|rp_shift [3]),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|rp_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift~2 .lut_mask = 16'h00AE;
defparam \sdram_ctl|u_command|rp_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \sdram_ctl|u_command|rp_shift[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|rp_shift~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift[2] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_command|rp_shift~1 (
// Equation(s):
// \sdram_ctl|u_command|rp_shift~1_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|rp_shift [2]) # ((\sdram_ctl|u_command|command_done~q  & !\sdram_ctl|u_command|command_delay [0]))))

	.dataa(\sdram_ctl|u_command|rp_shift [2]),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|rp_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift~1 .lut_mask = 16'h00AE;
defparam \sdram_ctl|u_command|rp_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \sdram_ctl|u_command|rp_shift[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|rp_shift~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift[1] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_command|rp_shift~0 (
// Equation(s):
// \sdram_ctl|u_command|rp_shift~0_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|rp_shift [1]) # ((\sdram_ctl|u_command|command_done~q  & !\sdram_ctl|u_command|command_delay [0]))))

	.dataa(\sdram_ctl|u_command|rp_shift [1]),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|rp_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift~0 .lut_mask = 16'h00AE;
defparam \sdram_ctl|u_command|rp_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \sdram_ctl|u_command|rp_shift[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|rp_shift~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_shift[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_command|rp_done~0 (
// Equation(s):
// \sdram_ctl|u_command|rp_done~0_combout  = (!\sdram_ctl|u_control_interface|INIT_REQ~q  & ((\sdram_ctl|u_command|rp_shift [0]) # ((\sdram_ctl|u_command|command_done~q  & !\sdram_ctl|u_command|command_delay [0]))))

	.dataa(\sdram_ctl|u_command|rp_shift [0]),
	.datab(\sdram_ctl|u_command|command_done~q ),
	.datac(\sdram_ctl|u_command|command_delay [0]),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_done~0 .lut_mask = 16'h00AE;
defparam \sdram_ctl|u_command|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \sdram_ctl|u_command|rp_done (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|rp_done .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|rp_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_command|REF_ACK~0 (
// Equation(s):
// \sdram_ctl|u_command|REF_ACK~0_combout  = (\sdram_ctl|u_command|do_refresh~q  & ((\sdram_ctl|u_control_interface|REF_REQ~q ) # ((\sdram_ctl|u_command|always3~0_combout  & \sdram_ctl|u_command|REF_ACK~q )))) # (!\sdram_ctl|u_command|do_refresh~q  & 
// (\sdram_ctl|u_command|always3~0_combout  & (\sdram_ctl|u_command|REF_ACK~q )))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|REF_ACK~q ),
	.datad(\sdram_ctl|u_control_interface|REF_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|REF_ACK~0 .lut_mask = 16'hEAC0;
defparam \sdram_ctl|u_command|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \sdram_ctl|u_command|REF_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|REF_ACK .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[0]~16 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[0]~16_combout  = \sdram_ctl|u_control_interface|timer [0] $ (VCC)
// \sdram_ctl|u_control_interface|timer[0]~17  = CARRY(\sdram_ctl|u_control_interface|timer [0])

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|timer[0]~16_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[0]~17 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[0]~16 .lut_mask = 16'h33CC;
defparam \sdram_ctl|u_control_interface|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_control_interface|REF_REQ~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|REF_REQ~1_combout  = (\sdram_ctl|u_command|REF_ACK~q ) # (\sdram_ctl|u_control_interface|INIT_REQ~q )

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|REF_ACK~q ),
	.datac(gnd),
	.datad(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|REF_REQ~1 .lut_mask = 16'hFFCC;
defparam \sdram_ctl|u_control_interface|REF_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \sdram_ctl|u_control_interface|timer[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[1]~18 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[1]~18_combout  = (\sdram_ctl|u_control_interface|timer [1] & (\sdram_ctl|u_control_interface|timer[0]~17  & VCC)) # (!\sdram_ctl|u_control_interface|timer [1] & (!\sdram_ctl|u_control_interface|timer[0]~17 ))
// \sdram_ctl|u_control_interface|timer[1]~19  = CARRY((!\sdram_ctl|u_control_interface|timer [1] & !\sdram_ctl|u_control_interface|timer[0]~17 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[0]~17 ),
	.combout(\sdram_ctl|u_control_interface|timer[1]~18_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[1]~19 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[1]~18 .lut_mask = 16'hC303;
defparam \sdram_ctl|u_control_interface|timer[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \sdram_ctl|u_control_interface|timer[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[1] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[2]~20 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[2]~20_combout  = (\sdram_ctl|u_control_interface|timer [2] & ((GND) # (!\sdram_ctl|u_control_interface|timer[1]~19 ))) # (!\sdram_ctl|u_control_interface|timer [2] & (\sdram_ctl|u_control_interface|timer[1]~19  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[2]~21  = CARRY((\sdram_ctl|u_control_interface|timer [2]) # (!\sdram_ctl|u_control_interface|timer[1]~19 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[1]~19 ),
	.combout(\sdram_ctl|u_control_interface|timer[2]~20_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[2]~21 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[2]~20 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \sdram_ctl|u_control_interface|timer[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[2] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[3]~22 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[3]~22_combout  = (\sdram_ctl|u_control_interface|timer [3] & (\sdram_ctl|u_control_interface|timer[2]~21  & VCC)) # (!\sdram_ctl|u_control_interface|timer [3] & (!\sdram_ctl|u_control_interface|timer[2]~21 ))
// \sdram_ctl|u_control_interface|timer[3]~23  = CARRY((!\sdram_ctl|u_control_interface|timer [3] & !\sdram_ctl|u_control_interface|timer[2]~21 ))

	.dataa(\sdram_ctl|u_control_interface|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[2]~21 ),
	.combout(\sdram_ctl|u_control_interface|timer[3]~22_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[3]~23 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[3]~22 .lut_mask = 16'hA505;
defparam \sdram_ctl|u_control_interface|timer[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \sdram_ctl|u_command|REF_ACK~_wirecell (
// Equation(s):
// \sdram_ctl|u_command|REF_ACK~_wirecell_combout  = !\sdram_ctl|u_command|REF_ACK~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_ctl|u_command|REF_ACK~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|REF_ACK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|REF_ACK~_wirecell .lut_mask = 16'h00FF;
defparam \sdram_ctl|u_command|REF_ACK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \sdram_ctl|u_control_interface|timer[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[3]~22_combout ),
	.asdata(\sdram_ctl|u_command|REF_ACK~_wirecell_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[3] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[4]~24 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[4]~24_combout  = (\sdram_ctl|u_control_interface|timer [4] & ((GND) # (!\sdram_ctl|u_control_interface|timer[3]~23 ))) # (!\sdram_ctl|u_control_interface|timer [4] & (\sdram_ctl|u_control_interface|timer[3]~23  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[4]~25  = CARRY((\sdram_ctl|u_control_interface|timer [4]) # (!\sdram_ctl|u_control_interface|timer[3]~23 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[3]~23 ),
	.combout(\sdram_ctl|u_control_interface|timer[4]~24_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[4]~25 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[4]~24 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \sdram_ctl|u_control_interface|timer[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[4] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[5]~26 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[5]~26_combout  = (\sdram_ctl|u_control_interface|timer [5] & (\sdram_ctl|u_control_interface|timer[4]~25  & VCC)) # (!\sdram_ctl|u_control_interface|timer [5] & (!\sdram_ctl|u_control_interface|timer[4]~25 ))
// \sdram_ctl|u_control_interface|timer[5]~27  = CARRY((!\sdram_ctl|u_control_interface|timer [5] & !\sdram_ctl|u_control_interface|timer[4]~25 ))

	.dataa(\sdram_ctl|u_control_interface|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[4]~25 ),
	.combout(\sdram_ctl|u_control_interface|timer[5]~26_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[5]~27 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[5]~26 .lut_mask = 16'hA505;
defparam \sdram_ctl|u_control_interface|timer[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \sdram_ctl|u_control_interface|timer[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[5] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[6]~28 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[6]~28_combout  = (\sdram_ctl|u_control_interface|timer [6] & ((GND) # (!\sdram_ctl|u_control_interface|timer[5]~27 ))) # (!\sdram_ctl|u_control_interface|timer [6] & (\sdram_ctl|u_control_interface|timer[5]~27  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[6]~29  = CARRY((\sdram_ctl|u_control_interface|timer [6]) # (!\sdram_ctl|u_control_interface|timer[5]~27 ))

	.dataa(\sdram_ctl|u_control_interface|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[5]~27 ),
	.combout(\sdram_ctl|u_control_interface|timer[6]~28_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[6]~29 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[6]~28 .lut_mask = 16'h5AAF;
defparam \sdram_ctl|u_control_interface|timer[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \sdram_ctl|u_control_interface|timer[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[6]~28_combout ),
	.asdata(\sdram_ctl|u_command|REF_ACK~_wirecell_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[6] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[7]~30 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[7]~30_combout  = (\sdram_ctl|u_control_interface|timer [7] & (\sdram_ctl|u_control_interface|timer[6]~29  & VCC)) # (!\sdram_ctl|u_control_interface|timer [7] & (!\sdram_ctl|u_control_interface|timer[6]~29 ))
// \sdram_ctl|u_control_interface|timer[7]~31  = CARRY((!\sdram_ctl|u_control_interface|timer [7] & !\sdram_ctl|u_control_interface|timer[6]~29 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[6]~29 ),
	.combout(\sdram_ctl|u_control_interface|timer[7]~30_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[7]~31 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[7]~30 .lut_mask = 16'hC303;
defparam \sdram_ctl|u_control_interface|timer[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \sdram_ctl|u_control_interface|timer[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[7]~30_combout ),
	.asdata(\sdram_ctl|u_command|REF_ACK~_wirecell_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[7] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[8]~32 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[8]~32_combout  = (\sdram_ctl|u_control_interface|timer [8] & ((GND) # (!\sdram_ctl|u_control_interface|timer[7]~31 ))) # (!\sdram_ctl|u_control_interface|timer [8] & (\sdram_ctl|u_control_interface|timer[7]~31  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[8]~33  = CARRY((\sdram_ctl|u_control_interface|timer [8]) # (!\sdram_ctl|u_control_interface|timer[7]~31 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[7]~31 ),
	.combout(\sdram_ctl|u_control_interface|timer[8]~32_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[8]~33 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[8]~32 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \sdram_ctl|u_control_interface|timer[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[8] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[9]~34 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[9]~34_combout  = (\sdram_ctl|u_control_interface|timer [9] & (\sdram_ctl|u_control_interface|timer[8]~33  & VCC)) # (!\sdram_ctl|u_control_interface|timer [9] & (!\sdram_ctl|u_control_interface|timer[8]~33 ))
// \sdram_ctl|u_control_interface|timer[9]~35  = CARRY((!\sdram_ctl|u_control_interface|timer [9] & !\sdram_ctl|u_control_interface|timer[8]~33 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[8]~33 ),
	.combout(\sdram_ctl|u_control_interface|timer[9]~34_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[9]~35 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[9]~34 .lut_mask = 16'hC303;
defparam \sdram_ctl|u_control_interface|timer[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \sdram_ctl|u_control_interface|timer[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[9] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[10]~36 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[10]~36_combout  = (\sdram_ctl|u_control_interface|timer [10] & ((GND) # (!\sdram_ctl|u_control_interface|timer[9]~35 ))) # (!\sdram_ctl|u_control_interface|timer [10] & (\sdram_ctl|u_control_interface|timer[9]~35  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[10]~37  = CARRY((\sdram_ctl|u_control_interface|timer [10]) # (!\sdram_ctl|u_control_interface|timer[9]~35 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[9]~35 ),
	.combout(\sdram_ctl|u_control_interface|timer[10]~36_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[10]~37 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[10]~36 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \sdram_ctl|u_control_interface|timer[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[10]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[10] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[11]~38 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[11]~38_combout  = (\sdram_ctl|u_control_interface|timer [11] & (\sdram_ctl|u_control_interface|timer[10]~37  & VCC)) # (!\sdram_ctl|u_control_interface|timer [11] & (!\sdram_ctl|u_control_interface|timer[10]~37 ))
// \sdram_ctl|u_control_interface|timer[11]~39  = CARRY((!\sdram_ctl|u_control_interface|timer [11] & !\sdram_ctl|u_control_interface|timer[10]~37 ))

	.dataa(\sdram_ctl|u_control_interface|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[10]~37 ),
	.combout(\sdram_ctl|u_control_interface|timer[11]~38_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[11]~39 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[11]~38 .lut_mask = 16'hA505;
defparam \sdram_ctl|u_control_interface|timer[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \sdram_ctl|u_control_interface|timer[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[11] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[12]~40 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[12]~40_combout  = (\sdram_ctl|u_control_interface|timer [12] & ((GND) # (!\sdram_ctl|u_control_interface|timer[11]~39 ))) # (!\sdram_ctl|u_control_interface|timer [12] & (\sdram_ctl|u_control_interface|timer[11]~39  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[12]~41  = CARRY((\sdram_ctl|u_control_interface|timer [12]) # (!\sdram_ctl|u_control_interface|timer[11]~39 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[11]~39 ),
	.combout(\sdram_ctl|u_control_interface|timer[12]~40_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[12]~41 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[12]~40 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \sdram_ctl|u_control_interface|timer[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[12] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[13]~42 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[13]~42_combout  = (\sdram_ctl|u_control_interface|timer [13] & (\sdram_ctl|u_control_interface|timer[12]~41  & VCC)) # (!\sdram_ctl|u_control_interface|timer [13] & (!\sdram_ctl|u_control_interface|timer[12]~41 ))
// \sdram_ctl|u_control_interface|timer[13]~43  = CARRY((!\sdram_ctl|u_control_interface|timer [13] & !\sdram_ctl|u_control_interface|timer[12]~41 ))

	.dataa(\sdram_ctl|u_control_interface|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[12]~41 ),
	.combout(\sdram_ctl|u_control_interface|timer[13]~42_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[13]~43 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[13]~42 .lut_mask = 16'hA505;
defparam \sdram_ctl|u_control_interface|timer[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \sdram_ctl|u_control_interface|timer[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[13] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[14]~44 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[14]~44_combout  = (\sdram_ctl|u_control_interface|timer [14] & ((GND) # (!\sdram_ctl|u_control_interface|timer[13]~43 ))) # (!\sdram_ctl|u_control_interface|timer [14] & (\sdram_ctl|u_control_interface|timer[13]~43  $ 
// (GND)))
// \sdram_ctl|u_control_interface|timer[14]~45  = CARRY((\sdram_ctl|u_control_interface|timer [14]) # (!\sdram_ctl|u_control_interface|timer[13]~43 ))

	.dataa(gnd),
	.datab(\sdram_ctl|u_control_interface|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_ctl|u_control_interface|timer[13]~43 ),
	.combout(\sdram_ctl|u_control_interface|timer[14]~44_combout ),
	.cout(\sdram_ctl|u_control_interface|timer[14]~45 ));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[14]~44 .lut_mask = 16'h3CCF;
defparam \sdram_ctl|u_control_interface|timer[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \sdram_ctl|u_control_interface|timer[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[14] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_control_interface|timer[15]~46 (
// Equation(s):
// \sdram_ctl|u_control_interface|timer[15]~46_combout  = \sdram_ctl|u_control_interface|timer [15] $ (!\sdram_ctl|u_control_interface|timer[14]~45 )

	.dataa(\sdram_ctl|u_control_interface|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_ctl|u_control_interface|timer[14]~45 ),
	.combout(\sdram_ctl|u_control_interface|timer[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[15]~46 .lut_mask = 16'hA5A5;
defparam \sdram_ctl|u_control_interface|timer[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \sdram_ctl|u_control_interface|timer[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|timer[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_ctl|u_control_interface|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|timer[15] .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_control_interface|Equal3~3 (
// Equation(s):
// \sdram_ctl|u_control_interface|Equal3~3_combout  = (!\sdram_ctl|u_control_interface|timer [15] & (!\sdram_ctl|u_control_interface|timer [12] & (!\sdram_ctl|u_control_interface|timer [13] & !\sdram_ctl|u_control_interface|timer [14])))

	.dataa(\sdram_ctl|u_control_interface|timer [15]),
	.datab(\sdram_ctl|u_control_interface|timer [12]),
	.datac(\sdram_ctl|u_control_interface|timer [13]),
	.datad(\sdram_ctl|u_control_interface|timer [14]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|Equal3~3 .lut_mask = 16'h0001;
defparam \sdram_ctl|u_control_interface|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \sdram_ctl|u_control_interface|Equal3~2 (
// Equation(s):
// \sdram_ctl|u_control_interface|Equal3~2_combout  = (!\sdram_ctl|u_control_interface|timer [10] & (!\sdram_ctl|u_control_interface|timer [11] & (!\sdram_ctl|u_control_interface|timer [8] & !\sdram_ctl|u_control_interface|timer [9])))

	.dataa(\sdram_ctl|u_control_interface|timer [10]),
	.datab(\sdram_ctl|u_control_interface|timer [11]),
	.datac(\sdram_ctl|u_control_interface|timer [8]),
	.datad(\sdram_ctl|u_control_interface|timer [9]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|Equal3~2 .lut_mask = 16'h0001;
defparam \sdram_ctl|u_control_interface|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \sdram_ctl|u_control_interface|Equal3~1 (
// Equation(s):
// \sdram_ctl|u_control_interface|Equal3~1_combout  = (!\sdram_ctl|u_control_interface|timer [7] & (!\sdram_ctl|u_control_interface|timer [5] & (!\sdram_ctl|u_control_interface|timer [6] & !\sdram_ctl|u_control_interface|timer [4])))

	.dataa(\sdram_ctl|u_control_interface|timer [7]),
	.datab(\sdram_ctl|u_control_interface|timer [5]),
	.datac(\sdram_ctl|u_control_interface|timer [6]),
	.datad(\sdram_ctl|u_control_interface|timer [4]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|Equal3~1 .lut_mask = 16'h0001;
defparam \sdram_ctl|u_control_interface|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \sdram_ctl|u_control_interface|Equal3~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|Equal3~0_combout  = (!\sdram_ctl|u_control_interface|timer [0] & (!\sdram_ctl|u_control_interface|timer [2] & (!\sdram_ctl|u_control_interface|timer [3] & !\sdram_ctl|u_control_interface|timer [1])))

	.dataa(\sdram_ctl|u_control_interface|timer [0]),
	.datab(\sdram_ctl|u_control_interface|timer [2]),
	.datac(\sdram_ctl|u_control_interface|timer [3]),
	.datad(\sdram_ctl|u_control_interface|timer [1]),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|Equal3~0 .lut_mask = 16'h0001;
defparam \sdram_ctl|u_control_interface|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_control_interface|Equal3~4 (
// Equation(s):
// \sdram_ctl|u_control_interface|Equal3~4_combout  = (\sdram_ctl|u_control_interface|Equal3~3_combout  & (\sdram_ctl|u_control_interface|Equal3~2_combout  & (\sdram_ctl|u_control_interface|Equal3~1_combout  & \sdram_ctl|u_control_interface|Equal3~0_combout 
// )))

	.dataa(\sdram_ctl|u_control_interface|Equal3~3_combout ),
	.datab(\sdram_ctl|u_control_interface|Equal3~2_combout ),
	.datac(\sdram_ctl|u_control_interface|Equal3~1_combout ),
	.datad(\sdram_ctl|u_control_interface|Equal3~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|Equal3~4 .lut_mask = 16'h8000;
defparam \sdram_ctl|u_control_interface|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \sdram_ctl|u_control_interface|REF_REQ~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|REF_REQ~0_combout  = (\sdram_ctl|u_control_interface|Equal3~4_combout ) # ((!\sdram_ctl|u_control_interface|INIT_REQ~q  & (!\sdram_ctl|u_command|REF_ACK~q  & \sdram_ctl|u_control_interface|REF_REQ~q )))

	.dataa(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.datab(\sdram_ctl|u_command|REF_ACK~q ),
	.datac(\sdram_ctl|u_control_interface|REF_REQ~q ),
	.datad(\sdram_ctl|u_control_interface|Equal3~4_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|REF_REQ~0 .lut_mask = 16'hFF10;
defparam \sdram_ctl|u_control_interface|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \sdram_ctl|u_control_interface|REF_REQ (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|REF_REQ~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|REF_REQ .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_command|always0~1 (
// Equation(s):
// \sdram_ctl|u_command|always0~1_combout  = (!\sdram_ctl|u_command|rp_done~q  & (!\sdram_ctl|u_command|command_done~q  & ((\sdram_ctl|u_control_interface|REFRESH~q ) # (\sdram_ctl|u_control_interface|REF_REQ~q ))))

	.dataa(\sdram_ctl|u_control_interface|REFRESH~q ),
	.datab(\sdram_ctl|u_command|rp_done~q ),
	.datac(\sdram_ctl|u_control_interface|REF_REQ~q ),
	.datad(\sdram_ctl|u_command|command_done~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|always0~1 .lut_mask = 16'h0032;
defparam \sdram_ctl|u_command|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \sdram_ctl|u_command|always0~2 (
// Equation(s):
// \sdram_ctl|u_command|always0~2_combout  = (\sdram_ctl|u_command|always0~1_combout  & !\sdram_ctl|u_command|do_refresh~q )

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|always0~1_combout ),
	.datac(\sdram_ctl|u_command|do_refresh~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|always0~2 .lut_mask = 16'h0C0C;
defparam \sdram_ctl|u_command|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \sdram_ctl|u_command|do_refresh (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|always0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_ctl|u_control_interface|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|do_refresh .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|do_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \sdram_ctl|u_command|CM_ACK~0 (
// Equation(s):
// \sdram_ctl|u_command|CM_ACK~0_combout  = (\sdram_ctl|u_command|do_refresh~q  & ((\sdram_ctl|u_control_interface|REF_REQ~q  & ((\sdram_ctl|u_command|CM_ACK~q ))) # (!\sdram_ctl|u_control_interface|REF_REQ~q  & (\sdram_ctl|u_command|always3~0_combout )))) # 
// (!\sdram_ctl|u_command|do_refresh~q  & (\sdram_ctl|u_command|always3~0_combout ))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|always3~0_combout ),
	.datac(\sdram_ctl|u_command|CM_ACK~q ),
	.datad(\sdram_ctl|u_control_interface|REF_REQ~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|CM_ACK~0 .lut_mask = 16'hE4CC;
defparam \sdram_ctl|u_command|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \sdram_ctl|u_command|CM_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|CM_ACK .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \sdram_ctl|u_control_interface|always1~0 (
// Equation(s):
// \sdram_ctl|u_control_interface|always1~0_combout  = (!\sdram_ctl|u_control_interface|CMD_ACK~q  & \sdram_ctl|u_command|CM_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|u_control_interface|CMD_ACK~q ),
	.datad(\sdram_ctl|u_command|CM_ACK~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_control_interface|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|always1~0 .lut_mask = 16'h0F00;
defparam \sdram_ctl|u_control_interface|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \sdram_ctl|u_control_interface|CMD_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_control_interface|always1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_control_interface|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_control_interface|CMD_ACK .is_wysiwyg = "true";
defparam \sdram_ctl|u_control_interface|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \sdram_ctl|ST[1]~17 (
// Equation(s):
// \sdram_ctl|ST[1]~17_combout  = (\sdram_ctl|Equal3~0_combout ) # ((\sdram_ctl|Equal4~0_combout  & !\sdram_ctl|u_control_interface|CMD_ACK~q ))

	.dataa(\sdram_ctl|Equal3~0_combout ),
	.datab(\sdram_ctl|Equal4~0_combout ),
	.datac(\sdram_ctl|u_control_interface|CMD_ACK~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|ST[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[1]~17 .lut_mask = 16'hAEAE;
defparam \sdram_ctl|ST[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \sdram_ctl|ST[1]~16 (
// Equation(s):
// \sdram_ctl|ST[1]~16_combout  = (\sdram_ctl|ST [2]) # ((\sdram_ctl|ST [1]) # (!\sdram_ctl|Equal0~1_combout ))

	.dataa(\sdram_ctl|ST [2]),
	.datab(gnd),
	.datac(\sdram_ctl|Equal0~1_combout ),
	.datad(\sdram_ctl|ST [1]),
	.cin(gnd),
	.combout(\sdram_ctl|ST[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[1]~16 .lut_mask = 16'hFFAF;
defparam \sdram_ctl|ST[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \sdram_ctl|ST[1]~18 (
// Equation(s):
// \sdram_ctl|ST[1]~18_combout  = (!\sdram_ctl|ST[1]~17_combout  & (((\sdram_ctl|Add4~2_combout  & \sdram_ctl|Equal2~0_combout )) # (!\sdram_ctl|ST[1]~16_combout )))

	.dataa(\sdram_ctl|ST[1]~17_combout ),
	.datab(\sdram_ctl|ST[1]~16_combout ),
	.datac(\sdram_ctl|Add4~2_combout ),
	.datad(\sdram_ctl|Equal2~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[1]~18 .lut_mask = 16'h5111;
defparam \sdram_ctl|ST[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \sdram_ctl|ST[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[1] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \sdram_ctl|Equal3~0 (
// Equation(s):
// \sdram_ctl|Equal3~0_combout  = (!\sdram_ctl|ST [2] & (!\sdram_ctl|ST [1] & (\sdram_ctl|Equal0~1_combout  & !\sdram_ctl|ST [0])))

	.dataa(\sdram_ctl|ST [2]),
	.datab(\sdram_ctl|ST [1]),
	.datac(\sdram_ctl|Equal0~1_combout ),
	.datad(\sdram_ctl|ST [0]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal3~0 .lut_mask = 16'h0010;
defparam \sdram_ctl|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \sdram_ctl|ST[2]~28 (
// Equation(s):
// \sdram_ctl|ST[2]~28_combout  = (!\sdram_ctl|Equal3~0_combout  & (\sdram_ctl|Equal2~0_combout  & (\sdram_ctl|Add4~4_combout  & !\sdram_ctl|Equal4~0_combout )))

	.dataa(\sdram_ctl|Equal3~0_combout ),
	.datab(\sdram_ctl|Equal2~0_combout ),
	.datac(\sdram_ctl|Add4~4_combout ),
	.datad(\sdram_ctl|Equal4~0_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|ST[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|ST[2]~28 .lut_mask = 16'h0040;
defparam \sdram_ctl|ST[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \sdram_ctl|ST[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|ST[2]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|ST[2] .is_wysiwyg = "true";
defparam \sdram_ctl|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \sdram_ctl|Equal0~2 (
// Equation(s):
// \sdram_ctl|Equal0~2_combout  = (!\sdram_ctl|ST [2] & (\sdram_ctl|ST [1] & (\sdram_ctl|Equal0~1_combout  & \sdram_ctl|ST [0])))

	.dataa(\sdram_ctl|ST [2]),
	.datab(\sdram_ctl|ST [1]),
	.datac(\sdram_ctl|Equal0~1_combout ),
	.datad(\sdram_ctl|ST [0]),
	.cin(gnd),
	.combout(\sdram_ctl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|Equal0~2 .lut_mask = 16'h4000;
defparam \sdram_ctl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \sdram_ctl|u_command|SA~0 (
// Equation(s):
// \sdram_ctl|u_command|SA~0_combout  = (\sdram_ctl|u_command|do_load_mode~q  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|SA~0 .lut_mask = 16'hCC00;
defparam \sdram_ctl|u_command|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \sdram_ctl|u_command|SA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|SA[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \sdram_ctl|SA~0 (
// Equation(s):
// \sdram_ctl|SA~0_combout  = (!\sdram_ctl|Equal0~2_combout  & \sdram_ctl|u_command|SA [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|Equal0~2_combout ),
	.datad(\sdram_ctl|u_command|SA [0]),
	.cin(gnd),
	.combout(\sdram_ctl|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|SA~0 .lut_mask = 16'h0F00;
defparam \sdram_ctl|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \sdram_ctl|SA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_ctl|SA~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[0] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \sdram_ctl|SA[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_ctl|SA~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[1] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \sdram_ctl|SA[2]~feeder (
// Equation(s):
// \sdram_ctl|SA[2]~feeder_combout  = \sdram_ctl|SA~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|SA~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|SA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|SA[2]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_ctl|SA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \sdram_ctl|SA[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|SA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[2] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \sdram_ctl|SA[4]~feeder (
// Equation(s):
// \sdram_ctl|SA[4]~feeder_combout  = \sdram_ctl|SA~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|SA~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|SA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|SA[4]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_ctl|SA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \sdram_ctl|SA[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|SA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[4] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \sdram_ctl|SA[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[5] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \sdram_ctl|SA[9]~feeder (
// Equation(s):
// \sdram_ctl|SA[9]~feeder_combout  = \sdram_ctl|Equal0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|SA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|SA[9]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_ctl|SA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \sdram_ctl|SA[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|SA[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|SA[9] .is_wysiwyg = "true";
defparam \sdram_ctl|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \sdram_ctl|u_command|RAS_N~0 (
// Equation(s):
// \sdram_ctl|u_command|RAS_N~0_combout  = ((!\sdram_ctl|u_command|do_refresh~q  & (!\sdram_ctl|u_command|do_load_mode~q  & !\sdram_ctl|u_command|do_precharge~q ))) # (!\KEY[0]~input_o )

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(\sdram_ctl|u_command|do_precharge~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|RAS_N~0 .lut_mask = 16'h01FF;
defparam \sdram_ctl|u_command|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \sdram_ctl|u_command|RAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|RAS_N .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \sdram_ctl|RAS_N~0 (
// Equation(s):
// \sdram_ctl|RAS_N~0_combout  = (\sdram_ctl|u_command|RAS_N~q  & !\sdram_ctl|Equal0~2_combout )

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|RAS_N~q ),
	.datac(\sdram_ctl|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|RAS_N~0 .lut_mask = 16'h0C0C;
defparam \sdram_ctl|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \sdram_ctl|RAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|RAS_N .is_wysiwyg = "true";
defparam \sdram_ctl|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \sdram_ctl|u_command|CAS_N~0 (
// Equation(s):
// \sdram_ctl|u_command|CAS_N~0_combout  = (!\sdram_ctl|u_command|do_refresh~q  & ((\sdram_ctl|u_command|do_precharge~q ) # (!\sdram_ctl|u_command|do_load_mode~q )))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(gnd),
	.datad(\sdram_ctl|u_command|do_precharge~q ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|CAS_N~0 .lut_mask = 16'h5511;
defparam \sdram_ctl|u_command|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \sdram_ctl|u_command|CAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|CAS_N .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \sdram_ctl|CAS_N~0 (
// Equation(s):
// \sdram_ctl|CAS_N~0_combout  = (\sdram_ctl|u_command|CAS_N~q ) # (\sdram_ctl|Equal0~2_combout )

	.dataa(gnd),
	.datab(\sdram_ctl|u_command|CAS_N~q ),
	.datac(gnd),
	.datad(\sdram_ctl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sdram_ctl|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|CAS_N~0 .lut_mask = 16'hFFCC;
defparam \sdram_ctl|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \sdram_ctl|CAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|CAS_N .is_wysiwyg = "true";
defparam \sdram_ctl|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_command|CKE~feeder (
// Equation(s):
// \sdram_ctl|u_command|CKE~feeder_combout  = \KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|CKE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|CKE~feeder .lut_mask = 16'hFF00;
defparam \sdram_ctl|u_command|CKE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \sdram_ctl|u_command|CKE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|CKE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|CKE .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \sdram_ctl|CKE~feeder (
// Equation(s):
// \sdram_ctl|CKE~feeder_combout  = \sdram_ctl|u_command|CKE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_ctl|u_command|CKE~q ),
	.cin(gnd),
	.combout(\sdram_ctl|CKE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|CKE~feeder .lut_mask = 16'hFF00;
defparam \sdram_ctl|CKE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \sdram_ctl|CKE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|CKE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|CKE .is_wysiwyg = "true";
defparam \sdram_ctl|CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \sdram_ctl|u_command|WE_N~0 (
// Equation(s):
// \sdram_ctl|u_command|WE_N~0_combout  = (\sdram_ctl|u_command|do_refresh~q ) # (((!\sdram_ctl|u_command|do_load_mode~q  & !\sdram_ctl|u_command|do_precharge~q )) # (!\KEY[0]~input_o ))

	.dataa(\sdram_ctl|u_command|do_refresh~q ),
	.datab(\sdram_ctl|u_command|do_load_mode~q ),
	.datac(\sdram_ctl|u_command|do_precharge~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|WE_N~0 .lut_mask = 16'hABFF;
defparam \sdram_ctl|u_command|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \sdram_ctl|u_command|WE_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|WE_N .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \sdram_ctl|WE_N~0 (
// Equation(s):
// \sdram_ctl|WE_N~0_combout  = (!\sdram_ctl|Equal0~2_combout  & \sdram_ctl|u_command|WE_N~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctl|Equal0~2_combout ),
	.datad(\sdram_ctl|u_command|WE_N~q ),
	.cin(gnd),
	.combout(\sdram_ctl|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|WE_N~0 .lut_mask = 16'h0F00;
defparam \sdram_ctl|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \sdram_ctl|WE_N (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|WE_N .is_wysiwyg = "true";
defparam \sdram_ctl|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \sdram_ctl|u_command|CS_N[0]~0 (
// Equation(s):
// \sdram_ctl|u_command|CS_N[0]~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_ctl|u_command|CS_N[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|u_command|CS_N[0]~0 .lut_mask = 16'h0F0F;
defparam \sdram_ctl|u_command|CS_N[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \sdram_ctl|u_command|CS_N[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|u_command|CS_N[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|u_command|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|u_command|CS_N[0] .is_wysiwyg = "true";
defparam \sdram_ctl|u_command|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \sdram_ctl|CS_N[0]~feeder (
// Equation(s):
// \sdram_ctl|CS_N[0]~feeder_combout  = \sdram_ctl|u_command|CS_N [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_ctl|u_command|CS_N [0]),
	.cin(gnd),
	.combout(\sdram_ctl|CS_N[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctl|CS_N[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_ctl|CS_N[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \sdram_ctl|CS_N[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_ctl|CS_N[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctl|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_ctl|CS_N[0] .is_wysiwyg = "true";
defparam \sdram_ctl|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK .clock_type = "external clock output";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_DRAM_CLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \D5M_D[0]~input (
	.i(D5M_D[0]),
	.ibar(gnd),
	.o(\D5M_D[0]~input_o ));
// synopsys translate_off
defparam \D5M_D[0]~input .bus_hold = "false";
defparam \D5M_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \D5M_D[1]~input (
	.i(D5M_D[1]),
	.ibar(gnd),
	.o(\D5M_D[1]~input_o ));
// synopsys translate_off
defparam \D5M_D[1]~input .bus_hold = "false";
defparam \D5M_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \D5M_D[2]~input (
	.i(D5M_D[2]),
	.ibar(gnd),
	.o(\D5M_D[2]~input_o ));
// synopsys translate_off
defparam \D5M_D[2]~input .bus_hold = "false";
defparam \D5M_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \D5M_D[3]~input (
	.i(D5M_D[3]),
	.ibar(gnd),
	.o(\D5M_D[3]~input_o ));
// synopsys translate_off
defparam \D5M_D[3]~input .bus_hold = "false";
defparam \D5M_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \D5M_D[4]~input (
	.i(D5M_D[4]),
	.ibar(gnd),
	.o(\D5M_D[4]~input_o ));
// synopsys translate_off
defparam \D5M_D[4]~input .bus_hold = "false";
defparam \D5M_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \D5M_D[5]~input (
	.i(D5M_D[5]),
	.ibar(gnd),
	.o(\D5M_D[5]~input_o ));
// synopsys translate_off
defparam \D5M_D[5]~input .bus_hold = "false";
defparam \D5M_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \D5M_D[6]~input (
	.i(D5M_D[6]),
	.ibar(gnd),
	.o(\D5M_D[6]~input_o ));
// synopsys translate_off
defparam \D5M_D[6]~input .bus_hold = "false";
defparam \D5M_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \D5M_D[7]~input (
	.i(D5M_D[7]),
	.ibar(gnd),
	.o(\D5M_D[7]~input_o ));
// synopsys translate_off
defparam \D5M_D[7]~input .bus_hold = "false";
defparam \D5M_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \D5M_D[8]~input (
	.i(D5M_D[8]),
	.ibar(gnd),
	.o(\D5M_D[8]~input_o ));
// synopsys translate_off
defparam \D5M_D[8]~input .bus_hold = "false";
defparam \D5M_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \D5M_D[9]~input (
	.i(D5M_D[9]),
	.ibar(gnd),
	.o(\D5M_D[9]~input_o ));
// synopsys translate_off
defparam \D5M_D[9]~input .bus_hold = "false";
defparam \D5M_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \D5M_D[10]~input (
	.i(D5M_D[10]),
	.ibar(gnd),
	.o(\D5M_D[10]~input_o ));
// synopsys translate_off
defparam \D5M_D[10]~input .bus_hold = "false";
defparam \D5M_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \D5M_D[11]~input (
	.i(D5M_D[11]),
	.ibar(gnd),
	.o(\D5M_D[11]~input_o ));
// synopsys translate_off
defparam \D5M_D[11]~input .bus_hold = "false";
defparam \D5M_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \D5M_FVAL~input (
	.i(D5M_FVAL),
	.ibar(gnd),
	.o(\D5M_FVAL~input_o ));
// synopsys translate_off
defparam \D5M_FVAL~input .bus_hold = "false";
defparam \D5M_FVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \D5M_LVAL~input (
	.i(D5M_LVAL),
	.ibar(gnd),
	.o(\D5M_LVAL~input_o ));
// synopsys translate_off
defparam \D5M_LVAL~input .bus_hold = "false";
defparam \D5M_LVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \D5M_STROBE~input (
	.i(D5M_STROBE),
	.ibar(gnd),
	.o(\D5M_STROBE~input_o ));
// synopsys translate_off
defparam \D5M_STROBE~input .bus_hold = "false";
defparam \D5M_STROBE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \D5M_SDATA~input (
	.i(D5M_SDATA),
	.ibar(gnd),
	.o(\D5M_SDATA~input_o ));
// synopsys translate_off
defparam \D5M_SDATA~input .bus_hold = "false";
defparam \D5M_SDATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
