
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.1.454

// ldbanno -n Verilog -o ForthCPU_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd 
// Netlist created on Thu Nov 02 21:26:00 2023
// Netlist written on Thu Nov 02 21:29:57 2023
// Design is for device LCMXO3L-6900C
// Design is for package CABGA256
// Design is for performance grade 5

`timescale 1 ns / 1 ps

module mcu ( PIN_CLK_X1, PIN_RESETN, FETCH, DECODE, EXECUTE, COMMIT, 
             PIN_ADDR_BUS, PIN_DATA_BUS, PIN_INT0, PIN_INT1, PIN_INT2, 
             PIN_INT3, PIN_INT4, PIN_INT5, PIN_INT6, PIN_RDN, PIN_WR0N, 
             PIN_WR1N, PIN_RXD, PIN_TXD, PIN_DIPSW, PIN_LED );
  input  PIN_CLK_X1, PIN_RESETN, PIN_INT0, PIN_INT1, PIN_INT2, PIN_INT3, 
         PIN_INT4, PIN_INT5, PIN_INT6, PIN_RXD;
  input  [3:0] PIN_DIPSW;
  output FETCH, DECODE, EXECUTE, COMMIT;
  output [15:0] PIN_ADDR_BUS;
  output PIN_RDN, PIN_WR0N, PIN_WR1N, PIN_TXD;
  output [7:0] PIN_LED;
  inout  [15:0] PIN_DATA_BUS;
  wire   \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_cry , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_16 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_15 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_14 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_14 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_13 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_12 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_12 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_11 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_10 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[10] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_10 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_9 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_8 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[8] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_8 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_7 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_6 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[6] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_6 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_5 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_4 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_4 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_3 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_2 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[2] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_2 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_1 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[0] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/TX_CLK_DIV_i[0] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[15] , \DOUT_BUF[7] , 
         \DOUT_BUF[6] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 , 
         PIN_CLK_X1_c, 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_14 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[6] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[7] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[14] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[13] , \DOUT_BUF[5] , 
         \DOUT_BUF[4] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_12 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[4] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[5] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[12] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[11] , \DOUT_BUF[3] , 
         \DOUT_BUF[2] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_10 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[2] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[3] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[10] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[9] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_8 , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[8] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[7] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_6 , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[6] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[5] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_4 , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[4] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[3] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_2 , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[2] , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0 , 
         \DOUT_BUF[1] , \DOUT_BUF[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_14 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_12 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_10 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_8 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_6 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_4 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_2 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S1_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S0_0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0 , 
         PIN_RESETN_c, 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0_S1_0 , 
         \mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_cry , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_15 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_16 , 
         \DOUT_BUF[14] , \DOUT_BUF[13] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[6] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_13 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_14 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_11 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_12 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[4] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[6] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[7] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_9 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_10 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_7 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_8 , 
         \DOUT_BUF[15] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_5 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_6 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_3 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_4 , 
         \DOUT_BUF[12] , \DOUT_BUF[11] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_2 , 
         \DOUT_BUF[10] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_cry , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 , 
         \mcuResourcesInst/UARTInst/TX_ACTIVE , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_14 , 
         \mcuResourcesInst/UART_INT7 , \DOUT_BUF[9] , \DOUT_BUF[8] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_12 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_10 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_8 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_6 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_4 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_2 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/RX_CLK_DIV_i[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_16 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[15] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_14 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[14] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[13] , PIN_RXD_c, 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[6] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_12 , 
         \mcuResourcesInst/UARTInst/RX_BYTE[6] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[12] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[11] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[5] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_10 , 
         \mcuResourcesInst/UARTInst/RX_BYTE[5] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[10] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[9] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_8 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[8] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_6 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[5] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_4 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[4] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[3] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_2 , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[2] , 
         \mcuResourcesInst/UARTInst/RX_CLK_DIV[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[4] , 
         \mcuResourcesInst/UARTInst/RX_BYTE[4] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_14 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_12 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_10 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_8 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_6 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_4 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_2 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_5_i , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0_S1 , 
         \coreInst/ARGB[0] , \CPU_DIN[0] , \coreInst/un1_ARGA11 , 
         \coreInst/programCounterInst/PC_A_NEXT[13] , 
         \coreInst/programCounterInst/PC_A_NEXT[12] , 
         \coreInst/programCounterInst/HERE5 , \coreInst/HERE[12] , 
         \coreInst/HERE[13] , \coreInst/programCounterInst/PC_A_NEXT_cry_0 , 
         \CPU_DIN[15] , \coreInst/programCounterInst/ARGB[15] , 
         \coreInst/programCounterInst/PC_A_NEXT[15] , 
         \coreInst/programCounterInst/PC_A_NEXT[0] , 
         \coreInst/programCounterInst/INTR15 , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_14 , 
         \coreInst/programCounterInst/INTR1[15] , 
         \coreInst/programCounterInst/INTR1[0] , 
         \coreInst/programCounterInst/ARGB[14] , \CPU_DIN[14] , 
         \coreInst/programCounterInst/ARGB[13] , \CPU_DIN[13] , 
         \coreInst/programCounterInst/PC_A_NEXT[14] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_12 , 
         \coreInst/programCounterInst/INTR1[13] , 
         \coreInst/programCounterInst/INTR1[14] , 
         \coreInst/programCounterInst/ARGB[12] , \CPU_DIN[12] , 
         \coreInst/programCounterInst/ARGB[11] , \CPU_DIN[11] , 
         \coreInst/programCounterInst/PC_A_NEXT[11] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_10 , 
         \coreInst/programCounterInst/INTR1[11] , 
         \coreInst/programCounterInst/INTR1[12] , 
         \coreInst/programCounterInst/ARGB[10] , \CPU_DIN[10] , 
         \coreInst/programCounterInst/ARGB[9] , \CPU_DIN[9] , 
         \coreInst/programCounterInst/PC_A_NEXT[10] , 
         \coreInst/programCounterInst/PC_A_NEXT[9] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_8 , 
         \coreInst/programCounterInst/INTR1[9] , 
         \coreInst/programCounterInst/INTR1[10] , 
         \coreInst/programCounterInst/ARGB[8] , \CPU_DIN[8] , 
         \coreInst/programCounterInst/ARGB[7] , \CPU_DIN[7] , 
         \coreInst/programCounterInst/PC_A_NEXT[8] , 
         \coreInst/programCounterInst/PC_A_NEXT[7] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_6 , 
         \coreInst/programCounterInst/INTR1[7] , 
         \coreInst/programCounterInst/INTR1[8] , 
         \coreInst/programCounterInst/ARGB[6] , \CPU_DIN[6] , 
         \coreInst/programCounterInst/ARGB[5] , \CPU_DIN[5] , 
         \coreInst/programCounterInst/PC_A_NEXT[6] , 
         \coreInst/programCounterInst/PC_A_NEXT[5] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_4 , 
         \coreInst/programCounterInst/INTR1[5] , 
         \coreInst/programCounterInst/INTR1[6] , 
         \coreInst/programCounterInst/ARGB[4] , \CPU_DIN[4] , 
         \coreInst/programCounterInst/ARGB[3] , \CPU_DIN[3] , 
         \coreInst/programCounterInst/PC_A_NEXT[4] , 
         \coreInst/programCounterInst/PC_A_NEXT[3] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_2 , 
         \coreInst/programCounterInst/INTR1[3] , 
         \coreInst/programCounterInst/INTR1[4] , 
         \coreInst/programCounterInst/ARGB[2] , 
         \coreInst/programCounterInst/ARGA_0_iv_1[2] , 
         \coreInst/programCounterInst/ARGA_0_iv_a4[2] , 
         \coreInst/programCounterInst/ARGB[1] , 
         \coreInst/programCounterInst/ARGA_0_iv_0_1_0[1] , 
         \coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO , 
         \coreInst/programCounterInst/PC_A_NEXT[2] , 
         \coreInst/programCounterInst/PC_A_NEXT[1] , 
         \coreInst/programCounterInst/INTR1[1] , 
         \coreInst/programCounterInst/INTR1[2] , \coreInst/ALUB_SRCX[2] , 
         \coreInst/fullALUInst/N_77 , \coreInst/fullALUInst/N_46 , 
         \coreInst/fullALUInst/N_34 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT_cry_14 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[15] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[16] , \coreInst/N_36 , 
         \coreInst/ALUB_DATA_6_i_0[14] , \coreInst/ALUB_DATA_6_i_0[13] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT_cry_12 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[13] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[14] , 
         \coreInst/ALUB_DATA_6_i_0[12] , \coreInst/ALUB_DATA_6_i_0[11] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT_cry_10 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[11] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[12] , 
         \coreInst/ALUB_DATA_6_i_0[10] , \coreInst/ALUB_DATA_6_i_3[9] , 
         \coreInst/ALUB_DATA_6_i_1_2[9] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT_cry_8 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[9] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[10] , \coreInst/N_82 , 
         \coreInst/ALUB_DATA_6_i_1[8] , \coreInst/N_43 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT_cry_6 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[8] , \coreInst/N_44 , 
         \coreInst/N_45 , \coreInst/fullALUInst/aluInst/un47_RESULT_cry_4 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[6] , 
         \coreInst/fullALUInst/aluInst/N_524_i , \coreInst/ALUB_DATA[4] , 
         \coreInst/N_26 , \coreInst/fullALUInst/aluInst/un47_RESULT_cry_2 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[4] , \coreInst/N_669_i , 
         \coreInst/N_665_i , \coreInst/fullALUInst/aluInst/un47_RESULT_cry_0 , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un47_RESULT[2] , 
         \coreInst/fullALUInst/aluInst/N_507_i , \coreInst/ALUB_DATA[0] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_s_15_0_RNO , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_14 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[15] , 
         \coreInst/REGA_DOUT[14] , \coreInst/ALU_OPX9 , 
         \coreInst/REGA_DOUT[13] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_12 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[13] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[14] , 
         \coreInst/REGA_DOUT[12] , \coreInst/REGA_DOUT[11] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_10 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[11] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[12] , 
         \coreInst/REGA_DOUT[10] , \coreInst/REGA_DOUT[9] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_8 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[9] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[10] , 
         \coreInst/REGA_DOUT[8] , \coreInst/REGA_DOUT[7] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_6 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[8] , 
         \coreInst/REGA_DOUT[6] , \coreInst/fullALUInst/ALUA_DATA[5] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_4 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[6] , 
         \coreInst/fullALUInst/ALUA_DATA[4] , 
         \coreInst/fullALUInst/ALUA_DATA[3] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_2 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[4] , 
         \coreInst/fullALUInst/ALUA_DATA[2] , 
         \coreInst/fullALUInst/ALUA_DATA[1] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT_cry_0 , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un78_RESULT[2] , 
         \coreInst/fullALUInst/ALUA_DATA[0] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_RNO , 
         \coreInst/REGA_DOUT[15] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_14 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[15] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[16] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_12 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[13] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[14] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_10 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[11] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[12] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_8 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[9] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[10] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_6 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[8] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_4 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[6] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_2 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[4] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT_cry_0 , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un10_RESULT[2] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_RNO , 
         \coreInst/un47_RESULT_axb_15 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_14 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[15] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_S1 , \coreInst/N_6 , 
         \coreInst/N_8 , \coreInst/fullALUInst/aluInst/un1_RESULT_cry_12 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[13] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[14] , \coreInst/N_10 , 
         \coreInst/N_12 , \coreInst/fullALUInst/aluInst/un1_RESULT_cry_10 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[11] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[12] , \coreInst/N_14 , 
         \coreInst/N_16 , \coreInst/fullALUInst/aluInst/un1_RESULT_cry_8 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[9] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[10] , \coreInst/N_18 , 
         \coreInst/N_20 , \coreInst/fullALUInst/aluInst/un1_RESULT_cry_6 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[8] , \coreInst/N_22 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_4 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[6] , 
         \coreInst/fullALUInst/aluInst/N_673_i , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_2 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[4] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT_cry_0 , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un1_RESULT[2] , 
         \coreInst/fullALUInst/aluInst/madd_11[31] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_22 , 
         \coreInst/fullALUInst/aluInst/madd_14[31] , 
         \coreInst/fullALUInst/aluInst/madd_11[30] , 
         \coreInst/fullALUInst/aluInst/madd_11[29] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_20 , 
         \coreInst/fullALUInst/aluInst/madd_14[29] , 
         \coreInst/fullALUInst/aluInst/madd_14[30] , 
         \coreInst/fullALUInst/aluInst/madd_11[28] , 
         \coreInst/fullALUInst/aluInst/madd_11[27] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_18 , 
         \coreInst/fullALUInst/aluInst/madd_14[27] , 
         \coreInst/fullALUInst/aluInst/madd_14[28] , 
         \coreInst/fullALUInst/aluInst/madd_11[26] , 
         \coreInst/fullALUInst/aluInst/madd_11[25] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_16 , 
         \coreInst/fullALUInst/aluInst/madd_14[25] , 
         \coreInst/fullALUInst/aluInst/madd_14[26] , 
         \coreInst/fullALUInst/aluInst/madd_12[24] , 
         \coreInst/fullALUInst/aluInst/madd_11[24] , 
         \coreInst/fullALUInst/aluInst/madd_12[23] , 
         \coreInst/fullALUInst/aluInst/madd_11[23] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_14[23] , 
         \coreInst/fullALUInst/aluInst/madd_14[24] , 
         \coreInst/fullALUInst/aluInst/madd_12[22] , 
         \coreInst/fullALUInst/aluInst/madd_11[22] , 
         \coreInst/fullALUInst/aluInst/madd_12[21] , 
         \coreInst/fullALUInst/aluInst/madd_11[21] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_14[21] , 
         \coreInst/fullALUInst/aluInst/madd_14[22] , 
         \coreInst/fullALUInst/aluInst/madd_12[20] , 
         \coreInst/fullALUInst/aluInst/madd_11[20] , 
         \coreInst/fullALUInst/aluInst/madd_12[19] , 
         \coreInst/fullALUInst/aluInst/madd_11[19] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_14[19] , 
         \coreInst/fullALUInst/aluInst/madd_14[20] , 
         \coreInst/fullALUInst/aluInst/madd_12[18] , 
         \coreInst/fullALUInst/aluInst/madd_11[18] , 
         \coreInst/fullALUInst/aluInst/madd_12[17] , 
         \coreInst/fullALUInst/aluInst/madd_11[17] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_14[17] , 
         \coreInst/fullALUInst/aluInst/madd_14[18] , 
         \coreInst/fullALUInst/aluInst/madd_12[16] , 
         \coreInst/fullALUInst/aluInst/madd_11[16] , 
         \coreInst/fullALUInst/aluInst/madd_12[15] , 
         \coreInst/fullALUInst/aluInst/madd_11[15] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_6 , 
         \coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] , 
         \coreInst/fullALUInst/aluInst/madd_14[16] , 
         \coreInst/fullALUInst/aluInst/madd_12[14] , 
         \coreInst/fullALUInst/aluInst/madd_13[14] , 
         \coreInst/fullALUInst/aluInst/madd_12[13] , 
         \coreInst/fullALUInst/aluInst/madd_13[13] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_4 , 
         \coreInst.fullALUInst.aluInst.un21_RESULT[13] , 
         \coreInst/un21_RESULT[14] , 
         \coreInst/fullALUInst/aluInst/madd_12[12] , 
         \coreInst/fullALUInst/aluInst/madd_10[12] , 
         \coreInst/fullALUInst/aluInst/madd_13 , 
         \coreInst/fullALUInst/aluInst/madd_12[11] , 
         \coreInst/fullALUInst/aluInst/madd_10[11] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_2 , 
         \coreInst/un21_RESULT[11] , \coreInst/un21_RESULT[12] , 
         \coreInst/fullALUInst/aluInst/madd_12[10] , 
         \coreInst/fullALUInst/aluInst/madd_0[10] , 
         \coreInst/fullALUInst/aluInst/madd_10 , 
         \coreInst/fullALUInst/aluInst/madd_12[9] , 
         \coreInst/fullALUInst/aluInst/madd_2[9] , 
         \coreInst/fullALUInst/aluInst/madd_14_cry_0 , 
         \coreInst.fullALUInst.aluInst.un21_RESULT[9] , 
         \coreInst/un21_RESULT[10] , \coreInst/fullALUInst/aluInst/madd_12[8] , 
         \coreInst/fullALUInst/aluInst/madd_14 , 
         \coreInst/fullALUInst/aluInst/madd_7[31] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_22 , 
         \coreInst/fullALUInst/aluInst/madd_13[31] , 
         \coreInst/fullALUInst/aluInst/madd_7[30] , 
         \coreInst/fullALUInst/aluInst/madd_7[29] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_20 , 
         \coreInst/fullALUInst/aluInst/madd_13[29] , 
         \coreInst/fullALUInst/aluInst/madd_13[30] , 
         \coreInst/fullALUInst/aluInst/madd_7[28] , 
         \coreInst/fullALUInst/aluInst/madd_10[27] , 
         \coreInst/fullALUInst/aluInst/madd_6[27] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_18 , 
         \coreInst/fullALUInst/aluInst/madd_13[27] , 
         \coreInst/fullALUInst/aluInst/madd_13[28] , 
         \coreInst/fullALUInst/aluInst/madd_10[26] , 
         \coreInst/fullALUInst/aluInst/madd_5[26] , 
         \coreInst/fullALUInst/aluInst/madd_10[25] , 
         \coreInst/fullALUInst/aluInst/madd_5[25] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_16 , 
         \coreInst/fullALUInst/aluInst/madd_13[25] , 
         \coreInst/fullALUInst/aluInst/madd_13[26] , 
         \coreInst/fullALUInst/aluInst/madd_10[24] , 
         \coreInst/fullALUInst/aluInst/madd_4[24] , 
         \coreInst/fullALUInst/aluInst/madd_10[23] , 
         \coreInst/fullALUInst/aluInst/madd_9[23] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_13[23] , 
         \coreInst/fullALUInst/aluInst/madd_13[24] , 
         \coreInst/fullALUInst/aluInst/madd_10[22] , 
         \coreInst/fullALUInst/aluInst/madd_9[22] , 
         \coreInst/fullALUInst/aluInst/madd_10[21] , 
         \coreInst/fullALUInst/aluInst/madd_9[21] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_13[21] , 
         \coreInst/fullALUInst/aluInst/madd_13[22] , 
         \coreInst/fullALUInst/aluInst/madd_10[20] , 
         \coreInst/fullALUInst/aluInst/madd_9[20] , 
         \coreInst/fullALUInst/aluInst/madd_10[19] , 
         \coreInst/fullALUInst/aluInst/madd_9[19] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_13[19] , 
         \coreInst/fullALUInst/aluInst/madd_13[20] , 
         \coreInst/fullALUInst/aluInst/madd_10[18] , 
         \coreInst/fullALUInst/aluInst/madd_9[18] , 
         \coreInst/fullALUInst/aluInst/madd_10[17] , 
         \coreInst/fullALUInst/aluInst/madd_9[17] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_13[17] , 
         \coreInst/fullALUInst/aluInst/madd_13[18] , 
         \coreInst/fullALUInst/aluInst/madd_10[16] , 
         \coreInst/fullALUInst/aluInst/madd_9[16] , 
         \coreInst/fullALUInst/aluInst/madd_10[15] , 
         \coreInst/fullALUInst/aluInst/madd_9[15] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_6 , 
         \coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] , 
         \coreInst/fullALUInst/aluInst/madd_13[16] , 
         \coreInst/fullALUInst/aluInst/madd_10[14] , 
         \coreInst/fullALUInst/aluInst/madd_0[14] , 
         \coreInst/fullALUInst/aluInst/madd_11 , 
         \coreInst/fullALUInst/aluInst/madd_10[13] , 
         \coreInst/fullALUInst/aluInst/madd_2[13] , 
         \coreInst/fullALUInst/aluInst/madd_13_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_4[23] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_18 , 
         \coreInst/fullALUInst/aluInst/madd_3[22] , 
         \coreInst/fullALUInst/aluInst/madd_3[21] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_16 , 
         \coreInst/fullALUInst/aluInst/madd_2[20] , 
         \coreInst/fullALUInst/aluInst/madd_8[19] , 
         \coreInst/fullALUInst/aluInst/madd_2[19] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_8[18] , 
         \coreInst/fullALUInst/aluInst/madd_1[18] , 
         \coreInst/fullALUInst/aluInst/madd_8[17] , 
         \coreInst/fullALUInst/aluInst/madd_2[17] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_8[16] , 
         \coreInst/fullALUInst/aluInst/madd_1[16] , 
         \coreInst/fullALUInst/aluInst/madd_8[15] , 
         \coreInst/fullALUInst/aluInst/madd_1[15] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_8[14] , 
         \coreInst/fullALUInst/aluInst/madd_9[14] , 
         \coreInst/fullALUInst/aluInst/madd_8[13] , 
         \coreInst/fullALUInst/aluInst/madd_9[13] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_8[12] , 
         \coreInst/fullALUInst/aluInst/madd_1[12] , 
         \coreInst/fullALUInst/aluInst/madd_8[11] , 
         \coreInst/fullALUInst/aluInst/madd_9[11] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_8[10] , 
         \coreInst/fullALUInst/aluInst/madd_9[10] , 
         \coreInst/fullALUInst/aluInst/madd_8[9] , 
         \coreInst/fullALUInst/aluInst/madd_9[9] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_8[8] , 
         \coreInst/fullALUInst/aluInst/madd_1[8] , 
         \coreInst/fullALUInst/aluInst/madd_8[7] , 
         \coreInst/fullALUInst/aluInst/madd_9[7] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_2 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/madd_8[6] , 
         \coreInst/fullALUInst/aluInst/madd_0[6] , 
         \coreInst/fullALUInst/aluInst/madd_9 , 
         \coreInst/fullALUInst/aluInst/madd_8[5] , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_12_cry_0 , 
         \coreInst/un21_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT[6] , 
         \coreInst/fullALUInst/aluInst/madd_8[4] , 
         \coreInst/fullALUInst/aluInst/madd_12 , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_18_cry , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[15] , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[14] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_16 , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[13] , 
         \coreInst/fullALUInst/aluInst/madd_6[28] , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[12] , 
         \coreInst/fullALUInst/aluInst/madd_7[27] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_6[26] , 
         \coreInst/fullALUInst/aluInst/madd_7[26] , 
         \coreInst/fullALUInst/aluInst/madd_6[25] , 
         \coreInst/fullALUInst/aluInst/madd_7[25] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_5[24] , 
         \coreInst/fullALUInst/aluInst/madd_7[24] , 
         \coreInst/fullALUInst/aluInst/madd_5[23] , 
         \coreInst/fullALUInst/aluInst/madd_6[23] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_4[22] , 
         \coreInst/fullALUInst/aluInst/madd_5[22] , 
         \coreInst/fullALUInst/aluInst/madd_4[21] , 
         \coreInst/fullALUInst/aluInst/madd_5[21] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_3[20] , 
         \coreInst/fullALUInst/aluInst/madd_4[20] , 
         \coreInst/fullALUInst/aluInst/madd_3[19] , 
         \coreInst/fullALUInst/aluInst/madd_4[19] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_2[18] , 
         \coreInst/fullALUInst/aluInst/madd_3[18] , 
         \coreInst/fullALUInst/aluInst/madd_0[17] , 
         \coreInst/fullALUInst/aluInst/madd_1[17] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_0[16] , 
         \coreInst/fullALUInst/aluInst/madd_2[16] , 
         \coreInst/fullALUInst/aluInst/madd_0[15] , 
         \coreInst/fullALUInst/aluInst/madd_2[15] , 
         \coreInst/fullALUInst/aluInst/madd_11_cry_2 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_6[24] , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_6[22] , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_6[20] , 
         \coreInst/fullALUInst/aluInst/madd_6[21] , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO , \coreInst/N_24 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_6[18] , 
         \coreInst/fullALUInst/aluInst/madd_6[19] , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_6[16] , 
         \coreInst/fullALUInst/aluInst/madd_6[17] , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_6_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_6[14] , 
         \coreInst/fullALUInst/aluInst/madd_6[15] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[11] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_5[20] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_5[18] , 
         \coreInst/fullALUInst/aluInst/madd_5[19] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_5[16] , 
         \coreInst/fullALUInst/aluInst/madd_5[17] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[10] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_5[14] , 
         \coreInst/fullALUInst/aluInst/madd_5[15] , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_5_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_5[12] , 
         \coreInst/fullALUInst/aluInst/madd_5[13] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[9] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_4[18] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_4[16] , 
         \coreInst/fullALUInst/aluInst/madd_4[17] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_4[14] , 
         \coreInst/fullALUInst/aluInst/madd_4[15] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[8] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_4[12] , 
         \coreInst/fullALUInst/aluInst/madd_4[13] , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_4_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_4[10] , 
         \coreInst/fullALUInst/aluInst/madd_4[11] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_18_cry , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[7] , 
         \coreInst/fullALUInst/aluInst/ALUA_DATA[6] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_16 , 
         \coreInst/fullALUInst/aluInst/madd_7[19] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_7[18] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_7[16] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_3[13] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_3[12] , 
         \coreInst/fullALUInst/aluInst/madd_2[11] , 
         \coreInst/fullALUInst/aluInst/madd_3[11] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_2[10] , 
         \coreInst/fullALUInst/aluInst/madd_3[10] , 
         \coreInst/fullALUInst/aluInst/madd_0[9] , 
         \coreInst/fullALUInst/aluInst/madd_1[9] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_0[8] , 
         \coreInst/fullALUInst/aluInst/madd_2[8] , 
         \coreInst/fullALUInst/aluInst/madd_0[7] , 
         \coreInst/fullALUInst/aluInst/madd_1[7] , 
         \coreInst/fullALUInst/aluInst/madd_9_cry_2 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_15 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_7[22] , 
         \coreInst/fullALUInst/aluInst/madd_7[23] , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_7[20] , 
         \coreInst/fullALUInst/aluInst/madd_7[21] , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_7_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_7[17] , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_18_cry , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_16 , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_3[17] , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_3[16] , 
         \coreInst/fullALUInst/aluInst/madd_3[15] , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_2[14] , 
         \coreInst/fullALUInst/aluInst/madd_3[14] , 
         \coreInst/fullALUInst/aluInst/madd_0[13] , 
         \coreInst/fullALUInst/aluInst/madd_1[13] , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_0[12] , 
         \coreInst/fullALUInst/aluInst/madd_2[12] , 
         \coreInst/fullALUInst/aluInst/madd_0[11] , 
         \coreInst/fullALUInst/aluInst/madd_1[11] , 
         \coreInst/fullALUInst/aluInst/madd_10_cry_2 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_1_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_1[5] , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_2_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_2[6] , 
         \coreInst/fullALUInst/aluInst/madd_2[7] , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_13_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_3_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_2 , 
         \coreInst/fullALUInst/aluInst/madd_0[4] , 
         \coreInst/fullALUInst/aluInst/madd_0[5] , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_1_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_0_cry_0 , 
         \coreInst/fullALUInst/aluInst/madd_8 , 
         \coreInst/fullALUInst/aluInst/madd_0[3] , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_16_cry , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_14 , 
         \coreInst/fullALUInst/aluInst/madd_7[15] , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_12 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_10 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_8 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3[9] , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_6 , 
         \coreInst/fullALUInst/aluInst/madd_3[8] , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_4 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_2 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_8_cry_0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_15_cry , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_14_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_13 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_11 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_9 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_7 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO_0 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_5 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_4_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_3 , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_2_0_RNO , 
         \coreInst/fullALUInst/aluInst/madd_3_cry_1 , 
         \coreInst/fullALUInst/aluInst/madd_cry_15_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[31] , 
         \coreInst/fullALUInst/aluInst/madd_cry_13_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[29] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[30] , 
         \coreInst/fullALUInst/aluInst/madd_cry_11_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[27] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[28] , 
         \coreInst/fullALUInst/aluInst/madd_cry_9_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[25] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[26] , 
         \coreInst/fullALUInst/aluInst/madd_cry_7_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[23] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[24] , 
         \coreInst/fullALUInst/aluInst/madd_cry_5_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[21] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[22] , 
         \coreInst/fullALUInst/aluInst/madd_cry_3_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[19] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[20] , 
         \coreInst/fullALUInst/aluInst/madd_cry_1_s0 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[17] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s0[18] , 
         \coreInst/fullALUInst/aluInst/madd_cry_14_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[30] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[31] , 
         \coreInst/fullALUInst/aluInst/madd_cry_12_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[28] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[29] , 
         \coreInst/fullALUInst/aluInst/madd_cry_10_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[26] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[27] , 
         \coreInst/fullALUInst/aluInst/madd_cry_8_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[24] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[25] , 
         \coreInst/fullALUInst/aluInst/madd_cry_6_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[22] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[23] , 
         \coreInst/fullALUInst/aluInst/madd_cry_4_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[20] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[21] , 
         \coreInst/fullALUInst/aluInst/madd_cry_2_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[18] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[19] , 
         \coreInst/fullALUInst/aluInst/madd_cry_0_s1 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[16] , 
         \coreInst/fullALUInst/aluInst/un21_RESULT_s1[17] , 
         \coreInst/instructionPhaseDecoderInst/PHASE[1] , 
         \coreInst/instructionPhaseDecoderInst/PHASE[0] , 
         \coreInst/instructionPhaseDecoderInst/PHASE_8_d , 
         \coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa , DECODE_c, 
         RDN_BUF, \PIN_DATA_BUS_in[1] , \PIN_DATA_BUS_in[0] , 
         \boardInst/DIN_4[1] , \boardInst/DIN_4[0] , \DIN_BUS[0] , 
         \DIN_BUS[1] , \PIN_DATA_BUS_in[3] , \PIN_DATA_BUS_in[2] , 
         \boardInst/DIN_4[3] , \boardInst/DIN_4[2] , \DIN_BUS[2] , 
         \DIN_BUS[3] , \PIN_DATA_BUS_in[5] , \PIN_DATA_BUS_in[4] , 
         \boardInst/DIN_4[5] , \boardInst/DIN_4[4] , \DIN_BUS[4] , 
         \DIN_BUS[5] , \PIN_DATA_BUS_in[7] , \PIN_DATA_BUS_in[6] , 
         \boardInst/DIN_4[7] , \boardInst/DIN_4[6] , \DIN_BUS[6] , 
         \DIN_BUS[7] , \PIN_DATA_BUS_in[9] , \PIN_DATA_BUS_in[8] , 
         \boardInst/DIN_4[9] , \boardInst/DIN_4[8] , \DIN_BUS[8] , 
         \DIN_BUS[9] , \PIN_DATA_BUS_in[11] , \PIN_DATA_BUS_in[10] , 
         \boardInst/DIN_4[11] , \boardInst/DIN_4[10] , \DIN_BUS[10] , 
         \DIN_BUS[11] , \PIN_DATA_BUS_in[13] , \PIN_DATA_BUS_in[12] , 
         \boardInst/DIN_4[13] , \boardInst/DIN_4[12] , \DIN_BUS[12] , 
         \DIN_BUS[13] , \PIN_DATA_BUS_in[15] , \PIN_DATA_BUS_in[14] , 
         \boardInst/DIN_4[15] , \boardInst/DIN_4[14] , \DIN_BUS[14] , 
         \DIN_BUS[15] , \boardInst.DIPSW_R[1] , \boardInst/DIN_GPIO6 , 
         \PIN_LED_c[1] , \boardInst.DIPSW_R[0] , \PIN_LED_c[0] , 
         \boardInst/DIN_GPIO_4[1] , \boardInst/DIN_GPIO_4[0] , \DIN_GPIO[0] , 
         \DIN_GPIO[1] , \boardInst.DIPSW_R[3] , \PIN_LED_c[3] , 
         \boardInst.DIPSW_R[2] , \PIN_LED_c[2] , \boardInst/DIN_GPIO_4[3] , 
         \boardInst/DIN_GPIO_4[2] , \DIN_GPIO[2] , \DIN_GPIO[3] , ADDR_GPIO, 
         N_123, \mcuResourcesInst.memoryMapperInst.GPIO_MAP , \PIN_LED_c[5] , 
         \PIN_LED_c[4] , \boardInst/DIN_GPIO_4[5] , \boardInst/DIN_GPIO_4[4] , 
         \DIN_GPIO[4] , \DIN_GPIO[5] , \PIN_LED_c[7] , \PIN_LED_c[6] , 
         \boardInst/DIN_GPIO_4[7] , \boardInst/DIN_GPIO_4[6] , \DIN_GPIO[6] , 
         \DIN_GPIO[7] , \coreInst/instructionPhaseDecoderInst/PHASE_d[3] , 
         EXECUTE_c, \coreInst/instructionPhaseDecoderInst/PHASE_7_d , FETCH_c, 
         PIN_INT5_c, \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] , PIN_INT4_c, 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[1] , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_94 , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_81 , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_71 , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_44 , INT1, 
         \coreInst/REGA_DOUT[1] , \coreInst.REGA_DINX[1] , 
         \coreInst.HIGH_BYTEX , \coreInst/ALU_R[1] , \coreInst/REGA_DOUT[0] , 
         \coreInst/ALU_R[0] , \boardInst/BPIN_LED6 , \coreInst/REGA_DOUT[3] , 
         \coreInst/ALU_R[3] , \coreInst/REGA_DOUT[2] , \coreInst/ALU_R[2] , 
         \coreInst/REGA_DOUT[5] , \coreInst/ALU_R[5] , \coreInst/REGA_DOUT[4] , 
         \coreInst/ALU_R[4] , \coreInst/ALU_R[7] , \coreInst/ALU_R[6] , 
         \coreInst/LDS_RDX , \coreInst/JMP_RDX , \coreInst/INSTRUCTION[15] , 
         \coreInst/INSTRUCTION[14] , \coreInst/RDX , COMMIT_c, 
         \coreInst/busControllerInst/RDN_BUF_3 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2 , 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_3_iv_i , UART_TXD, 
         \coreInst/INSTRUCTION_fast[14] , \coreInst/INSTRUCTION_fast[15] , 
         \coreInst/LDS_BYTEX , \coreInst/WRX_i , WRN0_BUF, 
         \coreInst/registerFileInst/N_23 , \coreInst/HERE[0] , 
         \coreInst/ADDR_BUSX[1] , \coreInst.N_128 , \coreInst.N_112 , 
         \coreInst.ADDR_BUSX[0] , \coreInst/busControllerInst/un2_WRN1_BUF , 
         WRN1_BUF, \coreInst/CC_APPLY , \coreInst/ALU_ALU_OPX[0] , 
         \coreInst/INSTRUCTION[8] , \coreInst/opxMultiplexerInst/N_64 , 
         \coreInst/opxMultiplexerInst/ADDR_BUSX_5[0] , 
         \coreInst/opxMultiplexerInst/un1_EXECUTE , 
         \coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_N_3 , 
         \coreInst/LDS_ADDR_BUSX[1] , \coreInst/JMP_ADDR_BUSX[0] , 
         \coreInst/opxMultiplexerInst/ADDR_BUSX_5[1] , \ADDR_BUF[13] , 
         \ADDR_BUF[14] , \mcuResourcesInst/DIN_RAM[10] , 
         \mcuResourcesInst/DIN_ROM[10] , 
         \mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 , 
         \mcuResourcesInst/memoryMapperInst/N_64 , 
         \mcuResourcesInst/memoryMapperInst/N_46 , \ADDR_BUF[15] , 
         \mcuResourcesInst/DIN_UART[11] , 
         \mcuResourcesInst.memoryMapperInst.UART_MAP , 
         \mcuResourcesInst/DIN_RAM[11] , \mcuResourcesInst/DIN_ROM[11] , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux , 
         \coreInst/ALU_ALU_OPX[1] , \mcuResourcesInst/DIN_UART[12] , 
         \mcuResourcesInst/DIN_RAM[12] , \mcuResourcesInst/DIN_ROM[12] , 
         \coreInst/ALU_ALU_OPX[2] , \mcuResourcesInst/DIN_UART[13] , 
         \mcuResourcesInst/DIN_RAM[13] , \mcuResourcesInst/DIN_ROM[13] , 
         \coreInst/ALU_ALU_OPX[3] , 
         \coreInst/aluGroupDecoderInst/REGA_EN_0_sqmuxa , 
         \coreInst/aluGroupDecoderInst/fb , \coreInst/ALU_REGA_EN , 
         \coreInst/ALU_R[13] , \coreInst/ALU_R[12] , \coreInst/ALU_R[9] , 
         \coreInst/aluGroupDecoderInst/REGB_EN_1_sqmuxa , 
         \coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i , 
         \coreInst/aluGroupDecoderInst/REGB_EN_0_sqmuxa , 
         \coreInst/ALU_REGA_WEN , \coreInst/fullALUInst/aluInst/ZERO_12 , 
         \coreInst/un1_DECODE , \coreInst/INSTRUCTION[9] , 
         \coreInst/aluGroupDecoderInst/RD_B_3_sqmuxa , 
         \coreInst/aluGroupDecoderInst/RD_B_0_sqmuxa , \coreInst/ALU_REGB_EN , 
         \mcuResourcesInst/memoryMapperInst/N_58 , 
         \mcuResourcesInst/memoryMapperInst/N_40 , 
         \mcuResourcesInst/DIN_INT[4] , \coreInst/ARGA_X[0] , 
         \mcuResourcesInst/memoryMapperInst/N_59 , 
         \mcuResourcesInst/memoryMapperInst/N_41 , \mcuResourcesInst/N_15 , 
         \mcuResourcesInst/DOUT_1_sn_N_5_mux , \coreInst/ARGA_X[1] , 
         \mcuResourcesInst/memoryMapperInst/N_60 , 
         \mcuResourcesInst/memoryMapperInst/N_42 , \mcuResourcesInst/N_16 , 
         \coreInst/ARGA_X[2] , \mcuResourcesInst/memoryMapperInst/N_61 , 
         \mcuResourcesInst/memoryMapperInst/N_43 , \mcuResourcesInst/N_17 , 
         \coreInst/ARGA_X[3] , \mcuResourcesInst.memoryMapperInst.g1 , 
         \mcuResourcesInst.memoryMapperInst.CPU_m5_0 , 
         \mcuResourcesInst/memoryMapperInst/N_72 , 
         \mcuResourcesInst/memoryMapperInst/g0_1 , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_rn_0_0[0] , \CPU_DIN[1] , 
         \coreInst/ARGB_X[0] , \coreInst/ARGB_X[1] , 
         \mcuResourcesInst/memoryMapperInst/N_73 , g0_22, 
         \mcuResourcesInst/memoryMapperInst/g0_12_1 , 
         \mcuResourcesInst/DIN_INT[2] , \CPU_DIN[2] , \coreInst/ARGB_X[2] , 
         \mcuResourcesInst/memoryMapperInst/N_57 , 
         \mcuResourcesInst/memoryMapperInst/N_39 , 
         \mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 , 
         \mcuResourcesInst/DOUT_1_0_a2_0[3] , \mcuResourcesInst.RD_INT , 
         \coreInst/ARGB_X[3] , \coreInst/aluGroupDecoderInst/CCL_LD_1_sqmuxa , 
         \coreInst/CCL_LD , \coreInst/aluGroupDecoderInst/fb_0 , 
         \coreInst/aluGroupDecoderInst/CCL_LD_0_sqmuxa , 
         \coreInst.opxMultiplexerInst.ALU_OPX_iv[0] , \coreInst/ALU_OPX[3] , 
         \coreInst/ALU_OPX[2] , \coreInst/ALU_OPX[1] , 
         \coreInst/fullALUInst/aluInst/CARRY_sn_N_5 , 
         \coreInst/fullALUInst/aluInst/CARRY_m0 , \coreInst/fullALUInst/CC_C , 
         \coreInst/CC_CARRY , \coreInst/N_4_1_0 , \coreInst/RESULT_14_d[11] , 
         \coreInst/fullALUInst/aluInst/arithmetic , 
         \coreInst/fullALUInst/aluInst/RESULT101 , 
         \coreInst/fullALUInst/aluInst/N_323 , \coreInst/fullALUInst/CC_P , 
         \coreInst/CC_PARITY , \coreInst/fullALUInst/aluInst/N_284 , 
         \coreInst/REGA_DINX[0] , \coreInst/ALU_R[15] , 
         \coreInst/fullALUInst/aluInst/N_304 , \coreInst/N_176 , 
         \coreInst/CC_SIGN , \coreInst/registerFileInst/regs/DINA[15] , 
         \coreInst/fullALUInst/aluInst/ZERO_6 , \coreInst/ALU_R[14] , 
         \coreInst/ALU_R[10] , \coreInst/ALU_R[8] , 
         \coreInst/fullALUInst/aluInst/ZERO_9 , \coreInst/ALU_R[11] , 
         \coreInst/fullALUInst/CC_Z , \coreInst/CC_ZERO , 
         \coreInst/generalGroupDecoderInst/ALU_OPX8 , 
         \coreInst/generalGroupDecoderInst/DI , \coreInst/DIX , 
         \coreInst/fullALUInst/muxA/N_6 , 
         \coreInst/generalGroupDecoderInst/EI , \coreInst/EIX , 
         \coreInst/LDS_PC_OFFSETX[1] , \coreInst/PC_BASEX[1] , 
         \coreInst/PC_BASEX[0] , \coreInst/PC_A[0] , \coreInst/PC_OFFSETX[0] , 
         \coreInst/PC_OFFSETX[1] , \coreInst/HERE[1] , 
         \mcuResourcesInst/DIN_UART[8] , \mcuResourcesInst/DIN_RAM[8] , 
         \mcuResourcesInst/DIN_ROM[8] , \mcuResourcesInst/DIN_UART[9] , 
         \mcuResourcesInst/DIN_RAM[9] , \mcuResourcesInst/DIN_ROM[9] , 
         \mcuResourcesInst/DIN_UART[14] , \mcuResourcesInst/DIN_RAM[14] , 
         \mcuResourcesInst/DIN_ROM[14] , 
         \mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_5_3 , N_70, 
         \ADDR_BUF[10] , \mcuResourcesInst/memoryMapperInst/N_86 , 
         \coreInst/programCounterInst/ARGA_m2_e , 
         \coreInst/INSTRUCTION_14_rep1 , \coreInst/jumpGroupDecoderInst/RDX_5 , 
         \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1_0[9] , 
         \coreInst/loadStoreGroupDecoderInst/BYTEX_5 , \coreInst/un1_DECODE_i , 
         \coreInst/loadStoreGroupDecoderInst/RDX_5 , 
         \coreInst/generalGroupDecoderInst/EIX6 , \coreInst/REGB_EN_2 , 
         \coreInst/LDS_REGA_EN , \coreInst/jumpGroupDecoderInst/CC , 
         \coreInst/loadStoreGroupDecoderInst/REGA_WEN_3 , 
         \coreInst/LDS_REGA_WEN , \coreInst/fullALUInst/aluInst/un3_sex[10] , 
         \coreInst/RESULT_m3_0_a2_0 , \coreInst/LDS_REGA_DINX[0] , 
         \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10] , 
         \coreInst/loadStoreGroupDecoderInst/REGB_WEN_3 , 
         \coreInst/LDS_REGB_WEN , \coreInst/RESULT_16_d_1[10] , 
         \coreInst/loadStoreGroupDecoderInst/un1_EXECUTE_1 , 
         \coreInst/LDS_WRX , \coreInst/programCounterInst/INTR0[0] , 
         \coreInst/PC_NEXTX[2] , \coreInst/PC_NEXTX[1] , 
         \coreInst/programCounterInst/PC_A_3[0] , \coreInst/PC_NEXTX[0] , 
         \coreInst/programCounterInst/PC_A5 , 
         \coreInst/programCounterInst/INTR0[1] , 
         \coreInst/programCounterInst/PC_A_3[1] , \coreInst/PC_A[1] , 
         \coreInst/programCounterInst/INTR0[2] , 
         \coreInst/programCounterInst/PC_A_3[2] , \coreInst/PC_A[2] , 
         \coreInst/programCounterInst/INTR0[3] , 
         \coreInst/programCounterInst/PC_A_3[3] , \coreInst/PC_A[3] , 
         \coreInst/programCounterInst/INTR0[4] , 
         \coreInst/programCounterInst/PC_A_3[4] , \coreInst/PC_A[4] , 
         \coreInst/programCounterInst/INTR0[5] , 
         \coreInst/programCounterInst/PC_A_3[5] , \coreInst/PC_A[5] , 
         \coreInst/programCounterInst/INTR0[6] , 
         \coreInst/programCounterInst/PC_A_3[6] , \coreInst/PC_A[6] , 
         \coreInst/programCounterInst/INTR0[7] , 
         \coreInst/programCounterInst/PC_A_3[7] , \coreInst/PC_A[7] , 
         \coreInst/programCounterInst/INTR0[8] , 
         \coreInst/programCounterInst/PC_A_3[8] , \coreInst/PC_A[8] , 
         \coreInst/programCounterInst/INTR0[9] , 
         \coreInst/programCounterInst/PC_A_3[9] , \coreInst/PC_A[9] , 
         \coreInst/programCounterInst/INTR0[10] , 
         \coreInst/programCounterInst/PC_A_3[10] , \coreInst/PC_A[10] , 
         \coreInst/programCounterInst/INTR0[11] , 
         \coreInst/programCounterInst/PC_A_3[11] , \coreInst/PC_A[11] , 
         \coreInst/programCounterInst/INTR0[12] , 
         \coreInst/programCounterInst/PC_A_3[12] , \coreInst/PC_A[12] , 
         \coreInst/programCounterInst/INTR0[13] , 
         \coreInst/programCounterInst/PC_A_3[13] , \coreInst/PC_A[13] , 
         \coreInst/programCounterInst/INTR0[14] , 
         \coreInst/programCounterInst/PC_A_3[14] , \coreInst/PC_A[14] , 
         \coreInst/programCounterInst/INTR0[15] , 
         \coreInst/programCounterInst/PC_A_3[15] , \coreInst/PC_A[15] , 
         \coreInst/opxMultiplexerInst/ADDR_BUSX_2_sqmuxa , 
         \coreInst/opxMultiplexerInst/PC_BASEX_3[1] , 
         \coreInst/opxMultiplexerInst/PC_BASEX_3[0] , 
         \coreInst/generalGroupDecoderInst/HALT_i , \coreInst/PC_ENX , 
         \coreInst/interruptStateMachineInst/STATE[8] , 
         \coreInst/interruptStateMachineInst/STATE[6] , 
         \coreInst/interruptStateMachineInst/STATE[5] , PIN_INT0_c, 
         \coreInst/interruptStateMachineInst/STATE[9] , 
         \coreInst/interruptStateMachineInst/STATE[3] , 
         \coreInst/interruptStateMachineInst/STATE[2] , 
         \coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT_0_a3_2 , 
         \coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT , 
         \coreInst/PC_LD_INT0X , \coreInst/interruptStateMachineInst/EI , 
         \coreInst/interruptStateMachineInst/STATE[0] , 
         \coreInst/interruptStateMachineInst/STATE_ns[1] , 
         \coreInst/PC_LD_INT1X , \coreInst/interruptStateMachineInst/N_69 , 
         \coreInst/RETIX , 
         \coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[1] , 
         \coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[0] , 
         \coreInst/interruptStateMachineInst/STATE[4] , 
         \coreInst/interruptStateMachineInst/STATE_ns[7] , 
         \coreInst/interruptStateMachineInst/N_72 , 
         \coreInst/JMP_PC_OFFSETX[1] , \coreInst/JMP_PC_OFFSETX[0] , 
         \coreInst/opxMultiplexerInst/PC_OFFSETX_3[1] , 
         \coreInst/opxMultiplexerInst/PC_OFFSETX_3[0] , 
         \coreInst/generalGroupDecoderInst/RETI , 
         \coreInst/instructionPhaseDecoderInst/PHASE_0[0] , 
         \coreInst/instructionPhaseDecoderInst/N_42_i , 
         \coreInst/instructionPhaseDecoderInst/PHASE[2] , 
         \coreInst/interruptStateMachineInst/EI_2 , 
         \coreInst/interruptStateMachineInst/N_81 , 
         \coreInst/interruptStateMachineInst/N_51_i , 
         \coreInst/interruptStateMachineInst/N_48_i , 
         \coreInst/interruptStateMachineInst/STATE_ns[4] , 
         \coreInst/interruptStateMachineInst/N_53_i , 
         \coreInst/interruptStateMachineInst/STATE_ns[6] , 
         \coreInst/interruptStateMachineInst/STATE_ns[5] , 
         \coreInst/interruptStateMachineInst/STATE_ns[9] , 
         \coreInst/interruptStateMachineInst/STATE_ns[8] , 
         \mcuResourcesInst/UARTInst/RX_BYTE[1] , 
         \mcuResourcesInst/UARTInst/N_96 , \ADDR_BUF[1] , 
         \mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa , 
         \mcuResourcesInst.DIN_UART[1] , 
         \mcuResourcesInst/UARTInst/TX_COMPLETE_R , 
         \mcuResourcesInst/UARTInst/RX_BYTE[2] , 
         \mcuResourcesInst/UARTInst/DOUT_8[2] , \mcuResourcesInst.DIN_UART[2] , 
         PIN_INT3_c, \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] , PIN_INT2_c, 
         \mcuResourcesInst/interruptMaskRegisterInst/N_47_i , 
         \mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2] , 
         \mcuResourcesInst/UARTInst/RX_BYTE[0] , 
         \mcuResourcesInst/UARTInst/DATA_AVAILABLE_R , 
         \mcuResourcesInst/UARTInst/DOUT_8[0] , \mcuResourcesInst/DIN_UART[0] , 
         \mcuResourcesInst/UARTInst/N_89 , 
         \mcuResourcesInst/UARTInst/RX_BYTE[3] , 
         \mcuResourcesInst/UARTInst/N_90 , 
         \mcuResourcesInst/UARTInst/DOUT_8[4] , 
         \mcuResourcesInst/UARTInst/DOUT_8[3] , \mcuResourcesInst/DIN_UART[3] , 
         \mcuResourcesInst/DIN_UART[4] , \mcuResourcesInst/UARTInst/N_87 , 
         \mcuResourcesInst/UARTInst/N_88 , 
         \mcuResourcesInst/UARTInst/DOUT_8[6] , 
         \mcuResourcesInst/UARTInst/DOUT_8[5] , \mcuResourcesInst/DIN_UART[5] , 
         \mcuResourcesInst/DIN_UART[6] , 
         \mcuResourcesInst.UARTInst.RX_BYTE[7] , 
         \mcuResourcesInst/UARTInst/N_24 , 
         \mcuResourcesInst/UARTInst/DOUT_8[7] , \mcuResourcesInst/DIN_UART[7] , 
         \mcuResourcesInst/UARTInst/N_26 , \mcuResourcesInst/UARTInst/N_25 , 
         \mcuResourcesInst/UARTInst/DOUT_44 , \mcuResourcesInst/UARTInst/N_28 , 
         \mcuResourcesInst/UARTInst/N_27 , \mcuResourcesInst/DIN_UART[10] , 
         \mcuResourcesInst/UARTInst/N_30 , \mcuResourcesInst/UARTInst/N_29 , 
         \mcuResourcesInst/UARTInst/N_32 , \mcuResourcesInst/UARTInst/N_31 , 
         \mcuResourcesInst/DIN_UART[15] , PIN_INT6_c, 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] , 
         \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[1] , 
         \mcuResourcesInst/PRI_REG[1] , 
         \mcuResourcesInst/memoryMapperInst/UART_MAP_6_0 , \ADDR_BUF[12] , 
         \coreInst/busControllerInst/ADDR_m3_0 , 
         \coreInst/busControllerInst/ADDR_BUF_3_RNO[10] , 
         \coreInst/RESULT_16_s_0[10] , \mcuResourcesInst/RAMInst/wren_inv_g , 
         \mcuResourcesInst/RAMInst/addr10_ff , 
         \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_2 , 
         \coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_1[11] , 
         \coreInst/busControllerInst/ADDR_BUF_RNO[11] , \ADDR_BUF[11] , 
         \mcuResourcesInst/RAMInst/addr11_ff , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_2[12] , 
         \mcuResourcesInst/RAMInst/addr12_ff , \mcuResourcesInst/EN_RAM , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_1_sqmuxa_2 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_DV9_i , 
         \mcuResourcesInst/UARTInst/DATA_AVAILABLE , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[3] , 
         \mcuResourcesInst/UARTInst/un1_DOUT13 , 
         \mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i , 
         \coreInst/busControllerInst/N_88 , \coreInst/busControllerInst/N_87 , 
         \coreInst/busControllerInst/N_90 , \coreInst/busControllerInst/N_89 , 
         \coreInst/busControllerInst/N_92 , \coreInst/busControllerInst/N_91 , 
         \coreInst/busControllerInst/N_94 , \coreInst/busControllerInst/N_93 , 
         \mcuResourcesInst/WR_UART , 
         \mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa , 
         \mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_i , 
         \mcuResourcesInst/UARTInst/START_TX , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_i[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/N_43_i , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_0_0[0] , 
         \mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_i , 
         \mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_1_i , 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_1_sqmuxa , 
         \mcuResourcesInst/UARTInst/TX_DONE , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9_0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_Byte[7] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/CO0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[3] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[5] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[4] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[7] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[6] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[9] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[8] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[11] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[10] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[13] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[12] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[15] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[14] , 
         \mcuResourcesInst/UARTInst/uartRXInst/m11_1 , 
         \mcuResourcesInst/UARTInst/uartRXInst/N_7 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[1] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/CO0 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/N_29_3 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[1] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[2] , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_1[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/N_26_i_i , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns[0] , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[1] , PIN_INT1_c, 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[2] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[1] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[2] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[4] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[3] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[4] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[6] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS[5] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[5] , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[6] , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_69_i , 
         \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[7] , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_146 , 
         \mcuResourcesInst/interruptMaskRegisterInst/N_106 , 
         \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[0] , 
         \mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[0] , 
         \mcuResourcesInst/UARTInst/uartTxInst/N_20 , 
         \mcuResourcesInst/UARTInst/uartTxInst/N_17 , 
         \mcuResourcesInst/RAMInst/mdout0_3_16 , 
         \mcuResourcesInst/RAMInst/mdout0_2_16 , 
         \mcuResourcesInst/RAMInst/addr10_ff2 , 
         \mcuResourcesInst/RAMInst/mdout0_1_16 , 
         \mcuResourcesInst/RAMInst/mdout0_0_16 , 
         \mcuResourcesInst/RAMInst/addr11_ff2 , 
         \mcuResourcesInst/RAMInst/mux_0/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_16 , 
         \mcuResourcesInst/RAMInst/mdout0_6_16 , 
         \mcuResourcesInst/RAMInst/mdout0_5_16 , 
         \mcuResourcesInst/RAMInst/mdout0_4_16 , 
         \mcuResourcesInst/RAMInst/addr12_ff2 , 
         \mcuResourcesInst/RAMInst/mux_0/FXB , \mcuResourcesInst/DIN_RAM[15] , 
         \mcuResourcesInst/RAMInst/mdout0_3_0 , 
         \mcuResourcesInst/RAMInst/mdout0_2_0 , 
         \mcuResourcesInst/RAMInst/mdout0_1_0 , 
         \mcuResourcesInst/RAMInst/mdout0_0_0 , 
         \mcuResourcesInst/RAMInst/mux_15/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_0 , 
         \mcuResourcesInst/RAMInst/mdout0_6_0 , 
         \mcuResourcesInst/RAMInst/mdout0_5_0 , 
         \mcuResourcesInst/RAMInst/mdout0_4_0 , 
         \mcuResourcesInst/RAMInst/mux_15/FXB , \mcuResourcesInst/DIN_RAM[0] , 
         \mcuResourcesInst/RAMInst/mdout0_3_1 , 
         \mcuResourcesInst/RAMInst/mdout0_2_1 , 
         \mcuResourcesInst/RAMInst/mdout0_1_1 , 
         \mcuResourcesInst/RAMInst/mdout0_0_1 , 
         \mcuResourcesInst/RAMInst/mux_14/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_1 , 
         \mcuResourcesInst/RAMInst/mdout0_6_1 , 
         \mcuResourcesInst/RAMInst/mdout0_5_1 , 
         \mcuResourcesInst/RAMInst/mdout0_4_1 , 
         \mcuResourcesInst/RAMInst/mux_14/FXB , \mcuResourcesInst/DIN_RAM[1] , 
         \mcuResourcesInst/RAMInst/mdout0_3_2 , 
         \mcuResourcesInst/RAMInst/mdout0_2_2 , 
         \mcuResourcesInst/RAMInst/mdout0_1_2 , 
         \mcuResourcesInst/RAMInst/mdout0_0_2 , 
         \mcuResourcesInst/RAMInst/mux_13/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_2 , 
         \mcuResourcesInst/RAMInst/mdout0_6_2 , 
         \mcuResourcesInst/RAMInst/mdout0_5_2 , 
         \mcuResourcesInst/RAMInst/mdout0_4_2 , 
         \mcuResourcesInst/RAMInst/mux_13/FXB , \mcuResourcesInst/DIN_RAM[2] , 
         \mcuResourcesInst/RAMInst/mdout0_3_3 , 
         \mcuResourcesInst/RAMInst/mdout0_2_3 , 
         \mcuResourcesInst/RAMInst/mdout0_1_3 , 
         \mcuResourcesInst/RAMInst/mdout0_0_3 , 
         \mcuResourcesInst/RAMInst/mux_12/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_3 , 
         \mcuResourcesInst/RAMInst/mdout0_6_3 , 
         \mcuResourcesInst/RAMInst/mdout0_5_3 , 
         \mcuResourcesInst/RAMInst/mdout0_4_3 , 
         \mcuResourcesInst/RAMInst/mux_12/FXB , \mcuResourcesInst/DIN_RAM[3] , 
         \mcuResourcesInst/RAMInst/mdout0_3_4 , 
         \mcuResourcesInst/RAMInst/mdout0_2_4 , 
         \mcuResourcesInst/RAMInst/mdout0_1_4 , 
         \mcuResourcesInst/RAMInst/mdout0_0_4 , 
         \mcuResourcesInst/RAMInst/mux_11/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_4 , 
         \mcuResourcesInst/RAMInst/mdout0_6_4 , 
         \mcuResourcesInst/RAMInst/mdout0_5_4 , 
         \mcuResourcesInst/RAMInst/mdout0_4_4 , 
         \mcuResourcesInst/RAMInst/mux_11/FXB , \mcuResourcesInst/DIN_RAM[4] , 
         \mcuResourcesInst/RAMInst/mdout0_3_5 , 
         \mcuResourcesInst/RAMInst/mdout0_2_5 , 
         \mcuResourcesInst/RAMInst/mdout0_1_5 , 
         \mcuResourcesInst/RAMInst/mdout0_0_5 , 
         \mcuResourcesInst/RAMInst/mux_10/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_5 , 
         \mcuResourcesInst/RAMInst/mdout0_6_5 , 
         \mcuResourcesInst/RAMInst/mdout0_5_5 , 
         \mcuResourcesInst/RAMInst/mdout0_4_5 , 
         \mcuResourcesInst/RAMInst/mux_10/FXB , \mcuResourcesInst/DIN_RAM[5] , 
         \mcuResourcesInst/RAMInst/mdout0_3_6 , 
         \mcuResourcesInst/RAMInst/mdout0_2_6 , 
         \mcuResourcesInst/RAMInst/mdout0_1_6 , 
         \mcuResourcesInst/RAMInst/mdout0_0_6 , 
         \mcuResourcesInst/RAMInst/mux_9/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_6 , 
         \mcuResourcesInst/RAMInst/mdout0_6_6 , 
         \mcuResourcesInst/RAMInst/mdout0_5_6 , 
         \mcuResourcesInst/RAMInst/mdout0_4_6 , 
         \mcuResourcesInst/RAMInst/mux_9/FXB , \mcuResourcesInst/DIN_RAM[6] , 
         \mcuResourcesInst/RAMInst/mdout0_3_7 , 
         \mcuResourcesInst/RAMInst/mdout0_2_7 , 
         \mcuResourcesInst/RAMInst/mdout0_1_7 , 
         \mcuResourcesInst/RAMInst/mdout0_0_7 , 
         \mcuResourcesInst/RAMInst/mux_8/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_7 , 
         \mcuResourcesInst/RAMInst/mdout0_6_7 , 
         \mcuResourcesInst/RAMInst/mdout0_5_7 , 
         \mcuResourcesInst/RAMInst/mdout0_4_7 , 
         \mcuResourcesInst/RAMInst/mux_8/FXB , \mcuResourcesInst/DIN_RAM[7] , 
         \mcuResourcesInst/RAMInst/mdout0_3_9 , 
         \mcuResourcesInst/RAMInst/mdout0_2_9 , 
         \mcuResourcesInst/RAMInst/mdout0_1_9 , 
         \mcuResourcesInst/RAMInst/mdout0_0_9 , 
         \mcuResourcesInst/RAMInst/mux_7/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_9 , 
         \mcuResourcesInst/RAMInst/mdout0_6_9 , 
         \mcuResourcesInst/RAMInst/mdout0_5_9 , 
         \mcuResourcesInst/RAMInst/mdout0_4_9 , 
         \mcuResourcesInst/RAMInst/mux_7/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_10 , 
         \mcuResourcesInst/RAMInst/mdout0_2_10 , 
         \mcuResourcesInst/RAMInst/mdout0_1_10 , 
         \mcuResourcesInst/RAMInst/mdout0_0_10 , 
         \mcuResourcesInst/RAMInst/mux_6/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_10 , 
         \mcuResourcesInst/RAMInst/mdout0_6_10 , 
         \mcuResourcesInst/RAMInst/mdout0_5_10 , 
         \mcuResourcesInst/RAMInst/mdout0_4_10 , 
         \mcuResourcesInst/RAMInst/mux_6/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_11 , 
         \mcuResourcesInst/RAMInst/mdout0_2_11 , 
         \mcuResourcesInst/RAMInst/mdout0_1_11 , 
         \mcuResourcesInst/RAMInst/mdout0_0_11 , 
         \mcuResourcesInst/RAMInst/mux_5/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_11 , 
         \mcuResourcesInst/RAMInst/mdout0_6_11 , 
         \mcuResourcesInst/RAMInst/mdout0_5_11 , 
         \mcuResourcesInst/RAMInst/mdout0_4_11 , 
         \mcuResourcesInst/RAMInst/mux_5/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_12 , 
         \mcuResourcesInst/RAMInst/mdout0_2_12 , 
         \mcuResourcesInst/RAMInst/mdout0_1_12 , 
         \mcuResourcesInst/RAMInst/mdout0_0_12 , 
         \mcuResourcesInst/RAMInst/mux_4/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_12 , 
         \mcuResourcesInst/RAMInst/mdout0_6_12 , 
         \mcuResourcesInst/RAMInst/mdout0_5_12 , 
         \mcuResourcesInst/RAMInst/mdout0_4_12 , 
         \mcuResourcesInst/RAMInst/mux_4/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_13 , 
         \mcuResourcesInst/RAMInst/mdout0_2_13 , 
         \mcuResourcesInst/RAMInst/mdout0_1_13 , 
         \mcuResourcesInst/RAMInst/mdout0_0_13 , 
         \mcuResourcesInst/RAMInst/mux_3/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_13 , 
         \mcuResourcesInst/RAMInst/mdout0_6_13 , 
         \mcuResourcesInst/RAMInst/mdout0_5_13 , 
         \mcuResourcesInst/RAMInst/mdout0_4_13 , 
         \mcuResourcesInst/RAMInst/mux_3/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_14 , 
         \mcuResourcesInst/RAMInst/mdout0_2_14 , 
         \mcuResourcesInst/RAMInst/mdout0_1_14 , 
         \mcuResourcesInst/RAMInst/mdout0_0_14 , 
         \mcuResourcesInst/RAMInst/mux_2/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_14 , 
         \mcuResourcesInst/RAMInst/mdout0_6_14 , 
         \mcuResourcesInst/RAMInst/mdout0_5_14 , 
         \mcuResourcesInst/RAMInst/mdout0_4_14 , 
         \mcuResourcesInst/RAMInst/mux_2/FXB , 
         \mcuResourcesInst/RAMInst/mdout0_3_15 , 
         \mcuResourcesInst/RAMInst/mdout0_2_15 , 
         \mcuResourcesInst/RAMInst/mdout0_1_15 , 
         \mcuResourcesInst/RAMInst/mdout0_0_15 , 
         \mcuResourcesInst/RAMInst/mux_1/FXA , 
         \mcuResourcesInst/RAMInst/mdout0_7_15 , 
         \mcuResourcesInst/RAMInst/mdout0_6_15 , 
         \mcuResourcesInst/RAMInst/mdout0_5_15 , 
         \mcuResourcesInst/RAMInst/mdout0_4_15 , 
         \mcuResourcesInst/RAMInst/mux_1/FXB , 
         \coreInst.fullALUInst.aluInst.N_163 , 
         \coreInst.fullALUInst.aluInst.N_291 , 
         \mcuResourcesInst/memoryMapperInst/d_m6_5_bm_1_0 , 
         \mcuResourcesInst.memoryMapperInst.UART_MAP_6_3 , 
         \mcuResourcesInst/memoryMapperInst/g0_6_3 , 
         \mcuResourcesInst/DIN_ROM[0] , \mcuResourcesInst/DIN_ROM[15] , 
         \mcuResourcesInst/DIN_ROM[2] , \mcuResourcesInst/DIN_ROM[1] , 
         \coreInst/REGB_EN , \coreInst/REGA_WEN , \coreInst/REGA_EN , 
         \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1] , 
         \coreInst/programCounterInst/ARGA_m9_i_o4_2 , 
         \coreInst/programCounterInst/ARGA_N_7 , \coreInst/N_215 , 
         \coreInst/busControllerInst/ADDR_BUF_0[6] , \coreInst/un3_sex[12] , 
         \coreInst/N_269 , \coreInst/N_221 , 
         \coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_2_am_RNO[12] , 
         \coreInst/un3_sex[5] , \coreInst/N_262 , 
         \coreInst/busControllerInst/N_117 , \coreInst/HERE[5] , 
         \coreInst/busControllerInst/ADDR_BUF_RNO_0[5] , \coreInst/N_222 , 
         \coreInst/N_174 , \coreInst/busControllerInst/N_125 , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[13] , \coreInst/N_213 , 
         \coreInst/HERE[4] , \coreInst/busControllerInst/ADDR_BUF_RNO_0[4] , 
         \coreInst/fullALUInst/aluInst/N_218 , 
         \coreInst/fullALUInst/aluInst/N_170 , 
         \coreInst/busControllerInst/N_121 , \coreInst/HERE[9] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[9] , \coreInst/HERE[3] , 
         \ADDR_BUF[3] , \coreInst/HERE[2] , \ADDR_BUF[2] , \coreInst/N_293 , 
         \coreInst/N_165 , \coreInst/registerFileInst/d_N_6_2 , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_0[2] , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_11 , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3 , 
         \coreInst/registerFileInst/regs/d_N_8_3 , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4 , 
         \coreInst/registerFileInst/N_21 , 
         \coreInst/registerFileInst/regs/d_N_8_5 , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2 , 
         \coreInst/registerFileInst/N_30 , 
         \coreInst/registerFileInst/DINA_sn_N_4 , 
         \coreInst/registerFileInst/DINA[0] , \coreInst/N_296 , 
         \coreInst/N_168 , \coreInst/registerFileInst/d_N_6 , \coreInst/N_295 , 
         \coreInst/N_167 , \coreInst/registerFileInst/d_N_6_0 , 
         \coreInst/N_278 , \coreInst/RESULT_16_d[5] , 
         \coreInst/registerFileInst/d_N_6_1 , \coreInst/LDS_ALUA_SRCX[0] , 
         \coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_0 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_9 , 
         \coreInst/fullALUInst/aluInst/madd_cry_15_s1_0_RNI0P3P , 
         \coreInst/fullALUInst/aluInst/PARITY_2_12 , 
         \coreInst/fullALUInst/aluInst/N_135 , 
         \coreInst/fullALUInst/aluInst/sex_2 , 
         \coreInst/fullALUInst/aluInst/N_42_2 , 
         \coreInst/fullALUInst/aluInst/OVER_2 , 
         \coreInst/fullALUInst/aluInst/N_264 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[13] , 
         \coreInst/fullALUInst/aluInst/N_65_0 , 
         \coreInst/fullALUInst/aluInst/N_254 , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_99_0 , 
         \coreInst/RESULT_14_d[13] , 
         \coreInst/fullALUInst/aluInst/PARITY_2_13 , 
         \coreInst/fullALUInst/aluInst/N_156 , 
         \coreInst/fullALUInst/aluInst/N_108 , \coreInst/N_220 , 
         \coreInst/fullALUInst/aluInst/un38_RESULT[0] , 
         \coreInst/fullALUInst/aluInst/N_225 , 
         \coreInst/fullALUInst/aluInst/N_193 , 
         \coreInst/fullALUInst/aluInst/N_177 , 
         \coreInst/fullALUInst/aluInst/N_289 , 
         \coreInst/fullALUInst/aluInst/un3_sex[14] , 
         \coreInst/fullALUInst/aluInst/N_271 , 
         \coreInst/fullALUInst/aluInst/N_207 , 
         \coreInst/fullALUInst/aluInst/N_191 , 
         \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14] , 
         \coreInst/N_266 , \coreInst/fullALUInst/aluInst/N_234 , 
         \coreInst/fullALUInst/aluInst/un3_sex[15] , 
         \coreInst/fullALUInst/aluInst/N_272 , 
         \coreInst/fullALUInst/aluInst/N_208 , 
         \coreInst/fullALUInst/aluInst/N_192 , \coreInst/RESULT_15_d[15] , 
         \coreInst/fullALUInst/aluInst/N_252 , 
         \coreInst/fullALUInst/aluInst/N_63_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[11] , 
         \coreInst/fullALUInst/aluInst/tmp_3_0[6] , 
         \coreInst/fullALUInst/aluInst/tmp_3[3] , 
         \coreInst/fullALUInst/aluInst/N_41_2 , \coreInst/N_263 , 
         \coreInst/fullALUInst/aluInst/tmp_3_3[5] , 
         \coreInst/fullALUInst/aluInst/N_40_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[4] , 
         \coreInst/fullALUInst/aluInst/N_39_2 , 
         \coreInst/fullALUInst/aluInst/N_261 , 
         \coreInst/fullALUInst/aluInst/N_229 , \coreInst/N_277 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[8] , 
         \coreInst/fullALUInst/aluInst/N_43_2 , 
         \coreInst/fullALUInst/aluInst/N_35_2 , 
         \coreInst/fullALUInst/aluInst/N_265 , 
         \coreInst/fullALUInst/aluInst/tmp_3_5[9] , 
         \coreInst/fullALUInst/aluInst/N_44_2 , 
         \coreInst/fullALUInst/aluInst/N_36_2 , 
         \coreInst/fullALUInst/aluInst/tmp_3[12] , 
         \coreInst/fullALUInst/aluInst/N_47_2 , 
         \coreInst/fullALUInst/aluInst/tmp_3_9[11] , 
         \coreInst/fullALUInst/aluInst/tmp_3_1[14] , 
         \coreInst/fullALUInst/aluInst/N_49_2 , 
         \coreInst/fullALUInst/aluInst/OVER_0 , 
         \coreInst/fullALUInst/aluInst/N_50_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_14[0] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_10[0] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_2[0] , 
         \coreInst/fullALUInst/aluInst/N_244 , 
         \coreInst/fullALUInst/aluInst/N_143 , 
         \coreInst/fullALUInst/aluInst/N_127 , 
         \coreInst/fullALUInst/aluInst/N_95 , 
         \coreInst/fullALUInst/aluInst/N_79 , 
         \coreInst/fullALUInst/aluInst/N_175 , 
         \coreInst/RESULT_7_0_RNIA0G31[14] , 
         \coreInst/fullALUInst/aluInst/N_113 , 
         \coreInst/fullALUInst/aluInst/N_81 , 
         \coreInst/fullALUInst/aluInst/N_65 , 
         \coreInst/fullALUInst/aluInst/N_161 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[15] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[15] , 
         \coreInst/fullALUInst/aluInst/N_160 , 
         \coreInst/fullALUInst/aluInst/N_112 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[1] , 
         \coreInst/fullALUInst/aluInst/N_146 , 
         \coreInst/fullALUInst/aluInst/N_98 , \coreInst/N_162 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[8] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[8] , 
         \coreInst/fullALUInst/aluInst/N_153 , 
         \coreInst/fullALUInst/aluInst/N_105 , \coreInst/N_169 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[12] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[12] , 
         \coreInst/fullALUInst/aluInst/N_157 , 
         \coreInst/fullALUInst/aluInst/N_109 , \coreInst/N_173 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[4] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[4] , 
         \coreInst/fullALUInst/aluInst/N_149 , 
         \coreInst/fullALUInst/aluInst/N_101 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[6] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[6] , 
         \coreInst/fullALUInst/aluInst/N_151 , 
         \coreInst/fullALUInst/aluInst/N_103 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[7] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[7] , 
         \coreInst/fullALUInst/aluInst/N_152 , 
         \coreInst/fullALUInst/aluInst/N_104 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[10] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[10] , 
         \coreInst/fullALUInst/aluInst/N_155 , 
         \coreInst/fullALUInst/aluInst/N_107 , 
         \coreInst/fullALUInst/aluInst/N_171 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[11] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[11] , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[13] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[13] , 
         \coreInst/fullALUInst/aluInst/N_158 , 
         \coreInst/fullALUInst/aluInst/N_110 , 
         \coreInst/fullALUInst/aluInst/N_136_mux , 
         \coreInst/fullALUInst/aluInst/N_217 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[9] , 
         \coreInst/fullALUInst/aluInst/N_137_mux , 
         \coreInst/fullALUInst/aluInst/N_139_mux , 
         \coreInst/fullALUInst/aluInst/un3_tmp[12] , 
         \coreInst/fullALUInst/aluInst/N_140_mux , 
         \coreInst/fullALUInst/aluInst/N_141_mux , 
         \coreInst/fullALUInst/aluInst/un3_tmp[10] , 
         \coreInst/fullALUInst/aluInst/RESULT_10_78_0 , 
         \coreInst/fullALUInst/aluInst/N_106 , 
         \coreInst/fullALUInst/aluInst/un63_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un63_RESULT[2] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[2] , 
         \coreInst/fullALUInst/aluInst/N_99 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[3] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[3] , 
         \coreInst/fullALUInst/aluInst/N_100 , 
         \coreInst/fullALUInst/aluInst/un63_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/RESULT_10[5] , 
         \coreInst/fullALUInst/aluInst/N_102 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[6] , 
         \coreInst/fullALUInst/aluInst/un3_tmp[7] , 
         \coreInst/fullALUInst/aluInst/RESULT_11[3] , 
         \coreInst/fullALUInst/aluInst/N_212 , 
         \coreInst/fullALUInst/aluInst/RESULT_11[4] , 
         \coreInst/fullALUInst/aluInst/un70_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/RESULT_11[5] , 
         \coreInst/fullALUInst/aluInst/N_214 , 
         \coreInst/fullALUInst/aluInst/RESULT_11[6] , 
         \coreInst/fullALUInst/aluInst/N_135_mux , \coreInst/N_216 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[2] , 
         \coreInst/fullALUInst/aluInst/N_147 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[3] , 
         \coreInst/fullALUInst/aluInst/N_148 , \coreInst/N_164 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[5] , 
         \coreInst/fullALUInst/aluInst/N_150 , 
         \coreInst/fullALUInst/aluInst/N_166 , 
         \coreInst/fullALUInst/aluInst/RESULT_12[9] , 
         \coreInst/fullALUInst/aluInst/N_154 , 
         \coreInst/fullALUInst/aluInst/RESULT_10[0] , 
         \coreInst/fullALUInst/aluInst/OVER_i , 
         \coreInst/fullALUInst/aluInst/N_33 , 
         \coreInst/fullALUInst/aluInst/N_49_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 , 
         \coreInst/fullALUInst/aluInst/OVER_2_5 , 
         \coreInst/fullALUInst/aluInst/N_227 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 , 
         \coreInst/fullALUInst/aluInst/N_195 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 , 
         \coreInst/fullALUInst/aluInst/N_194 , 
         \coreInst/fullALUInst/aluInst/un7_sex[15] , 
         \coreInst/fullALUInst/aluInst/RESULT_6[15] , 
         \coreInst/fullALUInst/aluInst/N_29_2 , 
         \coreInst/fullALUInst/aluInst/N_25_2 , 
         \coreInst/fullALUInst/aluInst/N_4_3 , 
         \coreInst/fullALUInst/aluInst/N_2_2 , 
         \coreInst/fullALUInst/aluInst/N_5_3 , 
         \coreInst/fullALUInst/aluInst/N_3_2 , 
         \coreInst/fullALUInst/aluInst/N_8_2 , 
         \coreInst/fullALUInst/aluInst/N_6_2 , 
         \coreInst/fullALUInst/aluInst/N_5_0 , 
         \coreInst/fullALUInst/aluInst/N_3 , 
         \coreInst/fullALUInst/aluInst/N_9 , 
         \coreInst/fullALUInst/aluInst/N_7 , 
         \coreInst/fullALUInst/aluInst/N_41 , 
         \coreInst/fullALUInst/aluInst/N_1 , 
         \coreInst/fullALUInst/aluInst/N_39 , 
         \coreInst/fullALUInst/aluInst/N_18_0_0 , 
         \coreInst/fullALUInst/aluInst/N_9_0 , 
         \coreInst/fullALUInst/aluInst/N_7_0 , 
         \coreInst/fullALUInst/aluInst/N_5_1 , 
         \coreInst/fullALUInst/aluInst/N_3_0 , 
         \coreInst/fullALUInst/aluInst/N_35_0 , 
         \coreInst/fullALUInst/aluInst/N_8_0 , 
         \coreInst/fullALUInst/aluInst/N_6_1 , 
         \coreInst/fullALUInst/aluInst/N_12_0 , 
         \coreInst/fullALUInst/aluInst/N_10_0 , 
         \coreInst/fullALUInst/aluInst/N_44 , 
         \coreInst/fullALUInst/aluInst/N_13_2 , 
         \coreInst/fullALUInst/aluInst/N_11_2 , 
         \coreInst/fullALUInst/aluInst/N_15_2 , 
         \coreInst/fullALUInst/aluInst/N_51_2 , 
         \coreInst/fullALUInst/aluInst/N_9_2 , 
         \coreInst/fullALUInst/aluInst/N_16_0 , 
         \coreInst/fullALUInst/aluInst/N_14_1 , 
         \coreInst/fullALUInst/aluInst/N_48 , 
         \coreInst/fullALUInst/aluInst/N_11 , 
         \coreInst/fullALUInst/aluInst/N_15 , 
         \coreInst/fullALUInst/aluInst/N_13 , 
         \coreInst/fullALUInst/aluInst/N_47 , 
         \coreInst/fullALUInst/aluInst/N_26_2 , 
         \coreInst/fullALUInst/aluInst/N_24_2 , 
         \coreInst/fullALUInst/aluInst/N_20_0_0 , 
         \coreInst/fullALUInst/aluInst/N_33_2 , 
         \coreInst/fullALUInst/aluInst/N_27_0 , 
         \coreInst/fullALUInst/aluInst/N_26_0 , 
         \coreInst/fullALUInst/aluInst/N_29_0 , 
         \coreInst/fullALUInst/aluInst/N_25_0 , 
         \coreInst/fullALUInst/aluInst/N_45 , 
         \coreInst/fullALUInst/aluInst/N_43 , 
         \coreInst/fullALUInst/aluInst/N_4_0 , 
         \coreInst/fullALUInst/aluInst/N_2 , 
         \coreInst/fullALUInst/aluInst/N_40 , 
         \coreInst/fullALUInst/aluInst/N_37 , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_94_0 , 
         \coreInst/fullALUInst/aluInst/N_276 , \coreInst/N_292 , 
         \coreInst/fullALUInst/aluInst/N_138_mux , 
         \coreInst/fullALUInst/aluInst/N_219 , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_92_0 , 
         \coreInst/fullALUInst/aluInst/N_242 , 
         \coreInst/fullALUInst/aluInst/un21_RESULT[1] , 
         \coreInst/fullALUInst/aluInst/un3_sex[1] , 
         \coreInst/fullALUInst/aluInst/N_274 , 
         \coreInst/fullALUInst/aluInst/N_251 , 
         \coreInst/fullALUInst/aluInst/N_62_2 , 
         \coreInst/fullALUInst/aluInst/N_259 , 
         \coreInst/fullALUInst/aluInst/N_179 , \ADDR_BUF[4] , \ADDR_BUF[5] , 
         \mcuResourcesInst/ROMInst/mem_0_0_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_0_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_15_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_15_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_14_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_14_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_13_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_13_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_12_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_12_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_11_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_11_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_10_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_10_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_9_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_9_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_8_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_8_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_7_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_7_1_f5b , BPIN_DBUS_1_i, 
         \mcuResourcesInst/DIN_ROM[7] , \coreInst/fullALUInst/aluInst/N_22_0 , 
         \mcuResourcesInst/ROMInst/mem_0_6_0_f5a , 
         \coreInst/fullALUInst/aluInst/N_38_0 , 
         \mcuResourcesInst/ROMInst/mem_0_6_1_f5b , 
         \mcuResourcesInst/DIN_ROM[6] , 
         \mcuResourcesInst/ROMInst/mem_0_5_0_f5a , 
         \coreInst/fullALUInst/aluInst/N_142_mux , 
         \mcuResourcesInst/ROMInst/mem_0_5_1_f5b , 
         \mcuResourcesInst/DIN_ROM[5] , 
         \mcuResourcesInst/ROMInst/mem_0_4_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_4_1_f5b , 
         \coreInst/registerFileInst/regs/d_N_7_6_i , 
         \mcuResourcesInst/DIN_ROM[4] , 
         \mcuResourcesInst/ROMInst/mem_0_3_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_3_1_f5b , 
         \coreInst/registerFileInst/regs/d_N_7_5_i , 
         \mcuResourcesInst/DIN_ROM[3] , 
         \mcuResourcesInst/ROMInst/mem_0_2_0_f5a , 
         \coreInst/registerFileInst/regs/d_N_7_4_i , 
         \mcuResourcesInst/ROMInst/mem_0_2_1_f5b , 
         \mcuResourcesInst/ROMInst/mem_0_1_0_f5a , 
         \mcuResourcesInst/ROMInst/mem_0_1_1_f5b , \mcuResourcesInst/N_11_0 , 
         \mcuResourcesInst/memoryMapperInst/CPU_N_3_0 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV9 , 
         \mcuResourcesInst/memoryMapperInst/RAM_MAP , BPIN_DBUS_1, 
         \mcuResourcesInst/memoryMapperInst/un1_RESET , \mcuResourcesInst/BE1 , 
         \mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out , 
         \mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2 , 
         \coreInst/opxMultiplexerInst/N_57 , \coreInst/REGB_ADDRX[0] , 
         \coreInst/busControllerInst/N_123 , \coreInst/HERE[11] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[11] , \coreInst/N_172 , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[11] , 
         \coreInst/busControllerInst/N_120 , \coreInst/HERE[8] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[8] , 
         \ADDR_BUF_3_d_RNII7QO[8] , \coreInst/busControllerInst/N_124 , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[12] , 
         \coreInst/busControllerInst/N_127 , \coreInst/HERE[15] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[15] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[15] , 
         \coreInst/busControllerInst/N_122 , \coreInst/HERE[10] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[10] , 
         \coreInst/busControllerInst/N_126 , \coreInst/HERE[14] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d[14] , 
         \coreInst/busControllerInst/ADDR_BUF_3_RNO[14] , 
         \coreInst/busControllerInst/ADDR_BUF_3_a3_0[6] , \coreInst/HERE[6] , 
         \coreInst/busControllerInst/ADDR_BUF_3_a3[6] , 
         \coreInst/busControllerInst/N_119 , \coreInst/HERE[7] , 
         \coreInst/busControllerInst/ADDR_BUF_0[7] , 
         \coreInst/INSTRUCTION_15_rep1 , 
         \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1[9] , 
         \coreInst/REGB_DOUT[9] , \coreInst/fullALUInst/muxA/N_14 , 
         \coreInst/fullALUInst/aluInst/N_6_0 , 
         \coreInst/fullALUInst/aluInst/N_14_0 , 
         \coreInst/fullALUInst/aluInst/N_30_1 , 
         \coreInst/fullALUInst/aluInst/N_68_0 , 
         \coreInst/fullALUInst/aluInst/N_85_0 , 
         \coreInst/fullALUInst/aluInst/N_46_1 , 
         \coreInst/fullALUInst/aluInst/N_15_0 , 
         \coreInst/fullALUInst/aluInst/N_47_1 , 
         \coreInst/fullALUInst/aluInst/N_28_2 , 
         \coreInst/fullALUInst/aluInst/N_45_2 , 
         \coreInst/fullALUInst/aluInst/N_20_2 , 
         \coreInst/fullALUInst/aluInst/N_26_1 , 
         \coreInst/fullALUInst/aluInst/N_22_1 , 
         \coreInst/fullALUInst/aluInst/N_42 , 
         \coreInst/fullALUInst/aluInst/N_18_0 , 
         \coreInst/fullALUInst/aluInst/N_58 , 
         \coreInst/fullALUInst/aluInst/N_23_2 , 
         \coreInst/fullALUInst/aluInst/N_12_0_0 , 
         \coreInst/fullALUInst/aluInst/a15_b_i[0] , 
         \coreInst/fullALUInst/aluInst/N_28_0 , 
         \coreInst/fullALUInst/aluInst/N_44_0 , 
         \coreInst/fullALUInst/OVER_2_9_i_a2_d , \coreInst/JMP_ALUB_SRCX_m[1] , 
         \coreInst/fullALUInst/aluInst/PARITY_2_1_RNO , 
         \coreInst/fullALUInst/aluInst/PARITY_2_1 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_6 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_3_RNO , 
         \coreInst/fullALUInst/aluInst/PARITY_2_3 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_4_RNO , 
         \coreInst/fullALUInst/aluInst/PARITY_2_4 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_7_RNO , 
         \coreInst/fullALUInst/aluInst/PARITY_2_7 , \coreInst.N_129 , 
         \coreInst.N_113 , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa_1 , 
         \mcuResourcesInst/INT_MAP_0_a2_out , 
         \mcuResourcesInst/interruptMaskRegisterInst/DOUT_m2_e_0_0 , 
         \mcuResourcesInst/memoryMapperInst/g0_4_4 , 
         \mcuResourcesInst/memoryMapperInst/INT_m2 , 
         \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[0] , 
         \mcuResourcesInst/DOUT_0[0] , 
         \mcuResourcesInst/memoryMapperInst/g0_0_1 , 
         \mcuResourcesInst/interruptMaskRegisterInst/DOUT_m1_e_3_1 , 
         \mcuResourcesInst/un3_GPIO_MAPlto15_11_i_a2_2_1 , 
         \mcuResourcesInst.interruptMaskRegisterInst.N_12 , 
         \coreInst/programCounterInst/ARGA_0_iv_a3_1[2] , 
         \coreInst/programCounterInst/ARGA_0_iv_a2_1_0[2] , 
         \coreInst/programCounterInst/ARGA_m2_e_1 , 
         \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa , 
         \r_Bit_Index_RNI4LRL[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_0_sqmuxa , 
         \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_4 , 
         \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_3 , 
         \mcuResourcesInst/WR_RAM , \ADDR_BUF_3_s[13] , \ADDR_BUF_3_d_1[13] , 
         \mcuResourcesInst.N_37 , 
         \coreInst/programCounterInst/ARGA_0_iv_a2[1] , 
         \coreInst/RESULT_N_7_mux , 
         \mcuResourcesInst.memoryMapperInst.INT_m2_1 , \ADDR_BUF_3_d_1[15] , 
         \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1 , 
         \coreInst/programCounterInst/ARGA_0_iv_0_1_RNO[1] , \ADDR_BUF[7] , 
         \ADDR_BUF[6] , 
         \mcuResourcesInst/memoryMapperInst/un3_INT_MAPlto15_5_3_0 , 
         \coreInst/programCounterInst/ARGA_m4_i_m3 , 
         \coreInst/programCounterInst/ARGA_0_iv_1_1[2] , 
         \coreInst.busControllerInst.ADDR_BUF_3_mb_sn[9] , \ADDR_BUF_3_d_2[9] , 
         \ADDR_BUF[9] , \ADDR_BUF[8] , \coreInst.fullALUInst.aluInst.N_297 , 
         \mcuResourcesInst/memoryMapperInst/g0_6_2 , \coreInst/N_280 , 
         \coreInst/busControllerInst/ADDR_BUF_1[7] , 
         \coreInst/busControllerInst/ADDR_BUF_RNO[7] , 
         \mcuResourcesInst/memoryMapperInst/g0_7_1 , 
         \coreInst/busControllerInst/ADDR_BUF_3_a0_0[6] , 
         \coreInst/busControllerInst/ADDR_BUF_1[6] , 
         \mcuResourcesInst/memoryMapperInst/g0_0_0 , 
         \mcuResourcesInst/memoryMapperInst/CPU_N_7_mux_0 , 
         \mcuResourcesInst/memoryMapperInst/g0_2_7 , 
         \mcuResourcesInst/memoryMapperInst/g0_2_4 , 
         \mcuResourcesInst/memoryMapperInst/g0_2_3 , 
         \coreInst/busControllerInst/ADDR_BUF_RNO_1[5] , 
         \coreInst/busControllerInst/ADDR_N_6_mux_0 , 
         \coreInst/busControllerInst/ADDR_BUF_RNO_1[4] , 
         \coreInst/busControllerInst/ADDR_BUF_RNO[4] , 
         \mcuResourcesInst/memoryMapperInst/g0_4_3 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_6 , 
         \mcuResourcesInst/memoryMapperInst/N_978_0 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_3 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_2 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_5_1 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_5 , \RESULT_15_s[15] , 
         \mcuResourcesInst/memoryMapperInst/g0_18_1 , 
         \mcuResourcesInst/memoryMapperInst/g0_1_1 , 
         \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_0_0 , 
         \coreInst/ALUB_SRCX[1] , \coreInst/fullALUInst/aluInst/OVER_2_9_i_0 , 
         \coreInst/REGB_DOUT[8] , \coreInst/ALUB_SRCX[0] , 
         \coreInst/fullALUInst/N_61 , \coreInst/REGB_ADDRX[2] , 
         \coreInst/REGB_ADDRX[1] , \coreInst/registerFileInst/ADDRB[3] , 
         \coreInst/registerFileInst/ADDRB[0] , 
         \coreInst/aluGroupDecoderInst/un1_INSTRUCTION_5 , 
         \coreInst/programCounterInst/ARGA10 , \coreInst/REGB_DOUT[4] , 
         \coreInst/programCounterInst/INTR05 , 
         \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_o5[14] , 
         \coreInst/REGB_DOUT[5] , \coreInst/REGB_DOUT[6] , 
         \coreInst/REGB_DOUT[7] , \coreInst/fullALUInst/ALUB_m2 , 
         \coreInst/REGB_DOUT[1] , \coreInst/REGB_DOUT[2] , 
         \coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] , \coreInst/REGB_DOUT[3] , 
         \coreInst/fullALUInst/aluInst/N_301 , N_42_i, \coreInst/un3_sex[9] , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_1[9] , 
         \coreInst/busControllerInst/ADDR_BUF_3_s_0[9] , \PIN_ADDR_BUS_c[9] , 
         \PIN_ADDR_BUS_c[13] , \coreInst/REGB_DOUT[10] , 
         \coreInst/REGB_DOUT[11] , \coreInst/REGB_DOUT[12] , 
         \coreInst/REGB_DOUT[13] , \coreInst/REGB_DOUT[14] , 
         \coreInst/INSTRUCTION_m[9] , \PIN_ADDR_BUS_c[0] , \coreInst/N_231 , 
         \coreInst/busControllerInst/ADDR_BUF_2_s[6] , 
         \coreInst/registerFileInst/regs/DINA[10] , 
         \coreInst/fullALUInst/aluInst/N_210 , \coreInst/N_290 , 
         \coreInst/registerFileInst/ADDRA[1] , \coreInst/REGB_DOUT[15] , 
         \coreInst/REGB_DOUT[0] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_13_0_1 , 
         \coreInst/fullALUInst/ALUA_DATA_rn_0[0] , 
         \coreInst/fullALUInst/muxA/N_13 , \coreInst/fullALUInst/muxA/N_12 , 
         \coreInst/fullALUInst/muxA/N_11 , 
         \coreInst/fullALUInst/aluInst/N_31_1 , 
         \coreInst/fullALUInst/aluInst/sex_2_2 , 
         \coreInst/fullALUInst/aluInst/sex_2_9 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_12_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_10_0_3 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_9_0_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_8_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_sex[8] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_7_0_2 , 
         \coreInst/fullALUInst/aluInst/un3_sex[7] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_6_0_2 , 
         \coreInst/fullALUInst/aluInst/un3_sex[6] , 
         \coreInst/fullALUInst/aluInst/un4_OVFL_1 , 
         \coreInst/fullALUInst/aluInst/un7_sex_181_0 , 
         \coreInst/fullALUInst/aluInst/N_30_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_1[8] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_14_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_2[4] , 
         \coreInst/fullALUInst/ALUA_DATA_sn[0] , 
         \coreInst/fullALUInst/aluInst/N_44_1 , 
         \coreInst/fullALUInst/aluInst/N_36_0_0 , 
         \coreInst/fullALUInst/aluInst/N_52_1 , 
         \coreInst/fullALUInst/aluInst/N_45_1 , 
         \coreInst/fullALUInst/aluInst/N_37_0 , 
         \coreInst/fullALUInst/aluInst/N_53_1 , 
         \coreInst/fullALUInst/aluInst/OVER_0_9 , 
         \coreInst/fullALUInst/aluInst/OVER_0_4 , 
         \coreInst/fullALUInst/aluInst/OVER_0_3 , 
         \coreInst/fullALUInst/aluInst/N_47_0 , 
         \coreInst/fullALUInst/aluInst/RESULT_10[14] , 
         \coreInst/fullALUInst/aluInst/N_33_0 , 
         \coreInst/fullALUInst/aluInst/N_41_0 , 
         \coreInst/fullALUInst/aluInst/ZERO_0 , 
         \coreInst/fullALUInst/aluInst/ZERO_5 , 
         \coreInst/fullALUInst/aluInst/RESULT_14_d[12] , 
         \coreInst/fullALUInst/aluInst/N_285 , 
         \coreInst/fullALUInst/aluInst/N_279 , 
         \coreInst/fullALUInst/aluInst/N_281 , \PIN_ADDR_BUS_c[8] , 
         \coreInst/fullALUInst/aluInst/RESULT_14_d[7] , 
         \coreInst/fullALUInst/aluInst/N_230 , 
         \coreInst/fullALUInst/aluInst/N_233 , 
         \coreInst/fullALUInst/aluInst/N_33_1 , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_93_0 , 
         \coreInst/fullALUInst/aluInst/N_243 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_0_1 , 
         \coreInst/fullALUInst/aluInst/tmp_3[2] , 
         \coreInst/fullALUInst/aluInst/tmp_3[1] , 
         \coreInst/fullALUInst/aluInst/N_241 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[0] , 
         \coreInst/fullALUInst/aluInst/tmp_3[13] , 
         \coreInst/fullALUInst/aluInst/tmp_3[10] , 
         \coreInst/fullALUInst/aluInst/sex_2_11 , 
         \coreInst/fullALUInst/aluInst/sex_2_10 , 
         \coreInst/fullALUInst/aluInst/sex_2_8 , 
         \coreInst/fullALUInst/aluInst/RESULT_11[1] , 
         \coreInst/fullALUInst/aluInst/N_178 , 
         \coreInst/fullALUInst/aluInst/un53_RESULT[14] , 
         \coreInst/fullALUInst/aluInst/un3_sex[4] , 
         \coreInst/fullALUInst/aluInst/un3_sex[2] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_0_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp[14] , 
         \coreInst/fullALUInst/aluInst/un3_tmp_9_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_2_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_6_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 , 
         \coreInst/fullALUInst/aluInst/N_42_1 , 
         \coreInst/fullALUInst/aluInst/N_34_0 , 
         \coreInst/fullALUInst/aluInst/N_50_1 , 
         \coreInst/fullALUInst/aluInst/OVER_i_1_a2_9 , 
         \coreInst/fullALUInst/aluInst/OVER_i_1_a2_8 , 
         \coreInst/fullALUInst/aluInst/OVER_i_1_a2_3 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_5_0_0 , 
         \coreInst/fullALUInst/aluInst/N_42_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_0_14_1 , 
         \coreInst/fullALUInst/aluInst/N_51_1 , 
         \coreInst/fullALUInst/aluInst/RESULT_11[2] , 
         \coreInst/fullALUInst/aluInst/N_30 , 
         \coreInst/fullALUInst/aluInst/N_46_0 , 
         \coreInst/fullALUInst/aluInst/N_38 , 
         \coreInst/fullALUInst/aluInst/N_36_0 , 
         \coreInst/fullALUInst/aluInst/N_35 , 
         \coreInst/fullALUInst/aluInst/N_24_0 , 
         \coreInst/fullALUInst/aluInst/N_40_0 , 
         \coreInst/fullALUInst/aluInst/N_43_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_8_0_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_11_0_1 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_3_0_0 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_10_0_2 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_7_0_1 , 
         \coreInst/fullALUInst/aluInst/N_54_1 , 
         \coreInst/fullALUInst/aluInst/N_39_0 , 
         \coreInst/fullALUInst/aluInst/N_55_1 , 
         \coreInst/fullALUInst/aluInst/N_31_2 , 
         \coreInst/fullALUInst/aluInst/N_27_2 , 
         \coreInst/fullALUInst/aluInst/N_48_2 , 
         \coreInst/fullALUInst/aluInst/N_48_0 , 
         \coreInst/fullALUInst/aluInst/N_46_0_0 , 
         \coreInst/fullALUInst/aluInst/N_45_0 , 
         \coreInst/fullALUInst/aluInst/N_43_0 , 
         \coreInst/fullALUInst/aluInst/N_21_2 , 
         \coreInst/fullALUInst/aluInst/N_22_2 , 
         \coreInst/fullALUInst/aluInst/N_8_0_0 , 
         \coreInst/fullALUInst/aluInst/N_21_0 , 
         \coreInst/fullALUInst/aluInst/N_17_0 , 
         \coreInst/fullALUInst/aluInst/N_19_2 , 
         \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_4 , 
         \coreInst/fullALUInst/aluInst/N_74 , 
         \coreInst/fullALUInst/aluInst/un3_tmp_1[3] , 
         \coreInst/fullALUInst/aluInst/N_1_0 , 
         \coreInst/fullALUInst/aluInst/N_30_2 , 
         \coreInst/fullALUInst/aluInst/N_10_2 , 
         \coreInst/fullALUInst/aluInst/N_23_0 , 
         \coreInst/fullALUInst/aluInst/N_12_2 , 
         \coreInst/fullALUInst/aluInst/N_14_2 , 
         \coreInst/fullALUInst/aluInst/N_10_0_0 , 
         \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_4 , 
         \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_3 , 
         \coreInst/fullALUInst/aluInst/PARITY_2_5 , 
         \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_2 , 
         \coreInst/fullALUInst/aluInst/OVER_i_1_a2_5 , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[3] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[0] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[2] , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[1] , 
         \coreInst/registerFileInst/ADDRB[2] , 
         \coreInst/registerFileInst/ADDRB[1] , 
         \coreInst/registerFileInst/ADDRA[2] , 
         \coreInst/registerFileInst/ADDRA[3] , \coreInst/REGB_WEN , 
         \coreInst/ALU_OPX8_i , \coreInst/registerFileInst/ADDRA[0] , 
         \coreInst/registerFileInst/regs/DINA[11] , 
         \coreInst/registerFileInst/regs/DINA[8] , 
         \coreInst/registerFileInst/regs/DINA[12] , 
         \coreInst/registerFileInst/regs/DINA[9] , 
         \coreInst/registerFileInst/regs/DINA[13] , 
         \coreInst/registerFileInst/regs/DINA[14] , N_123_i, 
         \mcuResourcesInst/BE0 , PIN_WR1N_c, \PIN_ADDR_BUS_c[11] , 
         \PIN_ADDR_BUS_c[10] , \coreInst/registerFileInst/DINA[4] , 
         \coreInst/registerFileInst/DINA[7] , 
         \coreInst/registerFileInst/DINA[5] , 
         \coreInst/registerFileInst/DINA[6] , PIN_WR0N_c, \PIN_ADDR_BUS_c[14] , 
         PIN_TXD_c, \PIN_ADDR_BUS_c[3] , \PIN_ADDR_BUS_c[6] , 
         \PIN_ADDR_BUS_c[2] , \PIN_ADDR_BUS_c[5] , \PIN_ADDR_BUS_c[15] , 
         \PIN_ADDR_BUS_c[4] , \PIN_ADDR_BUS_c[7] , \PIN_ADDR_BUS_c[12] , 
         \PIN_DIPSW_c[3] , \PIN_DIPSW_c[2] , \PIN_DIPSW_c[1] , 
         \PIN_DIPSW_c[0] , VCCI;

  mcuResourcesInst_UARTInst_uartTxInst_SLICE_0 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_0 ( 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_cry ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_1 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_1 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_16 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_15 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_14 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_cry ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_2 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_2 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_14 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_13 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_12 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_14 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_3 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_3 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_12 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_11 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_10 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_12 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_4 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_4 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[10] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_10 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_9 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_8 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_10 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_5 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_5 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[8] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_8 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_7 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_6 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_8 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_6 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_6 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[6] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_6 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_5 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_4 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_6 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_7 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_7 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_4 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_3 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_2 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_4 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_8 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_8 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[2] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_2 ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_1 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_2 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_9 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_9 ( 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[0] ), 
    .B1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[0] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/TX_CLK_DIV_i[0] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_10 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_10 ( 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[15] ), .M1(\DOUT_BUF[7] ), 
    .M0(\DOUT_BUF[6] ), 
    .CE(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_14 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_15 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[6] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_16 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[7] ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_11 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[14] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[13] ), .M1(\DOUT_BUF[5] ), 
    .M0(\DOUT_BUF[4] ), 
    .CE(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_12 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_13 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[4] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_14 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[5] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_14 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_12 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[12] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[11] ), .M1(\DOUT_BUF[3] ), 
    .M0(\DOUT_BUF[2] ), 
    .CE(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_10 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_11 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_12 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[3] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_12 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_13 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[10] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[9] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_8 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_9 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_10 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_10 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_14 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[8] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[7] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_6 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_7 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_8 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_8 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_15 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[6] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[5] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_4 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_5 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_6 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_6 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_16 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_16 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[4] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[3] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_2 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_3 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_4 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_4 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_17 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_17 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[2] ), 
    .A0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[1] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_1 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_2 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_2 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_18 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_18 ( 
    .A1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[0] ), .M1(\DOUT_BUF[1] ), 
    .M0(\DOUT_BUF[0] ), 
    .CE(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/TX_CLK_DIV_i[0] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[1] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_19 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_19 ( 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_14 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15] ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_20 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_20 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_12 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_14 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_21 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_21 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_10 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_12 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_22 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_22 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[10] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_8 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[10] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_10 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_23 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_23 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[8] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_6 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[8] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_8 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_24 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_24 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[6] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_4 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[6] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_6 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_25 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_25 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_2 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_4 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_26 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_26 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[2] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S1_0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S0_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S0_0 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[2] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_2 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_27 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_27 ( 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[0] ), 
    .B0(PIN_RESETN_c), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0_S1_0 ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ), 
    .CLK(PIN_CLK_X1_c), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0_S1_0 ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[0] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0 ));
  mcuResourcesInst_UARTInst_SLICE_28 \mcuResourcesInst/UARTInst/SLICE_28 ( 
    .M1(\DOUT_BUF[3] ), .M0(\DOUT_BUF[2] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_cry ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[2] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[3] ));
  mcuResourcesInst_UARTInst_SLICE_29 \mcuResourcesInst/UARTInst/SLICE_29 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0_S0 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_15 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_16 ), 
    .M1(\DOUT_BUF[14] ), .M0(\DOUT_BUF[13] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[6] ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[13] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[14] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_cry ));
  mcuResourcesInst_UARTInst_SLICE_30 \mcuResourcesInst/UARTInst/SLICE_30 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_13 ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_14 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_11 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_12 ), 
    .M1(\DOUT_BUF[7] ), .M0(\DOUT_BUF[6] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[4] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[6] ), 
    .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[7] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[6] ));
  mcuResourcesInst_UARTInst_SLICE_31 \mcuResourcesInst/UARTInst/SLICE_31 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_9 ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_10 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_7 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_8 ), 
    .M1(\DOUT_BUF[1] ), .M0(\DOUT_BUF[15] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[2] ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[15] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[1] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[4] ));
  mcuResourcesInst_UARTInst_SLICE_32 \mcuResourcesInst/UARTInst/SLICE_32 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_5 ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_6 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_3 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_4 ), 
    .M1(\DOUT_BUF[12] ), .M0(\DOUT_BUF[11] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[11] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[12] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[2] ));
  mcuResourcesInst_UARTInst_SLICE_33 \mcuResourcesInst/UARTInst/SLICE_33 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_1 ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_2 ), 
    .M1(\DOUT_BUF[10] ), .M0(\DOUT_BUF[0] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[0] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[10] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_data_tmp[0] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_34 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_34 ( 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_cry ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ));
  mcuResourcesInst_UARTInst_SLICE_35 \mcuResourcesInst/UARTInst/SLICE_35 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_16 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_15 ), 
    .M0(\mcuResourcesInst/UARTInst/TX_ACTIVE ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_14 ), 
    .Q0(\mcuResourcesInst/UART_INT7 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_cry ));
  mcuResourcesInst_UARTInst_SLICE_36 \mcuResourcesInst/UARTInst/SLICE_36 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_14 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_13 ), 
    .M1(\DOUT_BUF[9] ), .M0(\DOUT_BUF[8] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_12 ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[8] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[9] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_14 ));
  mcuResourcesInst_UARTInst_SLICE_37 \mcuResourcesInst/UARTInst/SLICE_37 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_12 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_11 ), 
    .M1(\DOUT_BUF[7] ), .M0(\DOUT_BUF[6] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_10 ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[6] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[7] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_12 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_38 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_38 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_10 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_9 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_8 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_10 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_39 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_39 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_8 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_7 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_6 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_8 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_40 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_40 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_6 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_5 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_4 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_6 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_41 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_41 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_4 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_3 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_2 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_4 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_42 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_42 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_2 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_1 ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_2 ));
  mcuResourcesInst_UARTInst_SLICE_43 \mcuResourcesInst/UARTInst/SLICE_43 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[0] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/RX_CLK_DIV_i[0] ), 
    .M1(\DOUT_BUF[5] ), .M0(\DOUT_BUF[4] ), 
    .CE(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .Q0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[4] ), 
    .Q1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[5] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_44 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_44 ( 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_16 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0_S0 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_45 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_45 ( 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[15] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_14 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_15 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_16 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_16 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_46 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_46 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[14] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[13] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[6] ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_12 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_13 ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[6] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_14 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_14 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_47 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_47 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[12] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[11] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[5] ), 
    .CLK(PIN_CLK_X1_c), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_10 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_11 ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[5] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_12 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_12 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_48 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_48 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[10] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[9] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_8 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_9 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_10 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_10 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_49 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_49 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[8] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[7] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_6 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_7 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_8 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_8 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_50 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_50 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[6] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[5] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_4 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_5 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_6 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_6 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_51 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_51 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[4] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[3] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_2 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_3 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_4 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_4 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_52 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_52 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[2] ), 
    .A0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[1] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_0 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_1 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_2 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_2 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_53 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_53 ( 
    .A1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[0] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[4] ), 
    .CLK(PIN_CLK_X1_c), .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[4] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/RX_CLK_DIV_i[0] ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_0 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_54 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_54 ( 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_14 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0_S0 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_55 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_55 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_12 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_14 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_56 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_56 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_10 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_12 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_57 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_57 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_8 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_10 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_58 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_58 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_6 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_8 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_59 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_59 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_4 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_6 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_60 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_60 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_2 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_4 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_61 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_61 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] ), 
    .FCI(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_2 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_62 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_62 ( 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_5_i ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0_S1 ), 
    .FCO(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0 ));
  coreInst_programCounterInst_SLICE_63 \coreInst/programCounterInst/SLICE_63 
    ( .C1(\coreInst/ARGB[0] ), .B1(\CPU_DIN[0] ), .A1(\coreInst/un1_ARGA11 ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .Q0(\coreInst/HERE[12] ), .Q1(\coreInst/HERE[13] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_0 ));
  coreInst_programCounterInst_SLICE_64 \coreInst/programCounterInst/SLICE_64 
    ( .C0(\coreInst/un1_ARGA11 ), .B0(\CPU_DIN[15] ), 
    .A0(\coreInst/programCounterInst/ARGB[15] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[0] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_14 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .Q0(\coreInst/programCounterInst/INTR1[15] ), 
    .Q1(\coreInst/programCounterInst/INTR1[0] ));
  coreInst_programCounterInst_SLICE_65 \coreInst/programCounterInst/SLICE_65 
    ( .C1(\coreInst/programCounterInst/ARGB[14] ), .B1(\CPU_DIN[14] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[13] ), 
    .B0(\CPU_DIN[13] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_12 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .Q0(\coreInst/programCounterInst/INTR1[13] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .Q1(\coreInst/programCounterInst/INTR1[14] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_14 ));
  coreInst_programCounterInst_SLICE_66 \coreInst/programCounterInst/SLICE_66 
    ( .C1(\coreInst/programCounterInst/ARGB[12] ), .B1(\CPU_DIN[12] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[11] ), 
    .B0(\CPU_DIN[11] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_10 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .Q0(\coreInst/programCounterInst/INTR1[11] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .Q1(\coreInst/programCounterInst/INTR1[12] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_12 ));
  coreInst_programCounterInst_SLICE_67 \coreInst/programCounterInst/SLICE_67 
    ( .C1(\coreInst/programCounterInst/ARGB[10] ), .B1(\CPU_DIN[10] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[9] ), 
    .B0(\CPU_DIN[9] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_8 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .Q0(\coreInst/programCounterInst/INTR1[9] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .Q1(\coreInst/programCounterInst/INTR1[10] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_10 ));
  coreInst_programCounterInst_SLICE_68 \coreInst/programCounterInst/SLICE_68 
    ( .C1(\coreInst/programCounterInst/ARGB[8] ), .B1(\CPU_DIN[8] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[7] ), 
    .B0(\CPU_DIN[7] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_6 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .Q0(\coreInst/programCounterInst/INTR1[7] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .Q1(\coreInst/programCounterInst/INTR1[8] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_8 ));
  coreInst_programCounterInst_SLICE_69 \coreInst/programCounterInst/SLICE_69 
    ( .C1(\coreInst/programCounterInst/ARGB[6] ), .B1(\CPU_DIN[6] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[5] ), 
    .B0(\CPU_DIN[5] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_4 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .Q0(\coreInst/programCounterInst/INTR1[5] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .Q1(\coreInst/programCounterInst/INTR1[6] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_6 ));
  coreInst_programCounterInst_SLICE_70 \coreInst/programCounterInst/SLICE_70 
    ( .C1(\coreInst/programCounterInst/ARGB[4] ), .B1(\CPU_DIN[4] ), 
    .A1(\coreInst/un1_ARGA11 ), .C0(\coreInst/programCounterInst/ARGB[3] ), 
    .B0(\CPU_DIN[3] ), .A0(\coreInst/un1_ARGA11 ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_2 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .Q0(\coreInst/programCounterInst/INTR1[3] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .Q1(\coreInst/programCounterInst/INTR1[4] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_4 ));
  coreInst_programCounterInst_SLICE_71 \coreInst/programCounterInst/SLICE_71 
    ( .C1(\coreInst/programCounterInst/ARGB[2] ), 
    .B1(\coreInst/programCounterInst/ARGA_0_iv_1[2] ), 
    .A1(\coreInst/programCounterInst/ARGA_0_iv_a4[2] ), 
    .C0(\coreInst/programCounterInst/ARGB[1] ), 
    .B0(\coreInst/programCounterInst/ARGA_0_iv_0_1_0[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO ), 
    .DI1(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .CE(\coreInst/programCounterInst/INTR15 ), .CLK(PIN_CLK_X1_c), 
    .FCI(\coreInst/programCounterInst/PC_A_NEXT_cry_0 ), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .Q0(\coreInst/programCounterInst/INTR1[1] ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .Q1(\coreInst/programCounterInst/INTR1[2] ), 
    .FCO(\coreInst/programCounterInst/PC_A_NEXT_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_72 
    \coreInst/fullALUInst/aluInst/SLICE_72 ( .C1(\coreInst/ALUB_SRCX[2] ), 
    .B1(\coreInst/fullALUInst/N_77 ), .A1(\coreInst/fullALUInst/N_46 ), 
    .B0(\coreInst/fullALUInst/N_34 ), .A0(\coreInst/fullALUInst/N_46 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[16] ));
  coreInst_fullALUInst_aluInst_SLICE_73 
    \coreInst/fullALUInst/aluInst/SLICE_73 ( .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[14] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_74 
    \coreInst/fullALUInst/aluInst/SLICE_74 ( .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[12] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_75 
    \coreInst/fullALUInst/aluInst/SLICE_75 ( .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[10] ), .B0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .A0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_76 
    \coreInst/fullALUInst/aluInst/SLICE_76 ( .B1(\coreInst/N_82 ), 
    .A1(\coreInst/ALUB_DATA_6_i_1[8] ), .B0(\coreInst/ALUB_SRCX[2] ), 
    .A0(\coreInst/N_43 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_77 
    \coreInst/fullALUInst/aluInst/SLICE_77 ( .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/N_44 ), .B0(\coreInst/ALUB_SRCX[2] ), .A0(\coreInst/N_45 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_78 
    \coreInst/fullALUInst/aluInst/SLICE_78 ( 
    .B1(\coreInst/fullALUInst/aluInst/N_524_i ), .A1(\coreInst/ALUB_DATA[4] ), 
    .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[4] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_79 
    \coreInst/fullALUInst/aluInst/SLICE_79 ( .A1(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_80 
    \coreInst/fullALUInst/aluInst/SLICE_80 ( 
    .B1(\coreInst/fullALUInst/aluInst/N_507_i ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un47_RESULT_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_81 
    \coreInst/fullALUInst/aluInst/SLICE_81 ( .C0(\coreInst/fullALUInst/N_34 ), 
    .B0(\coreInst/fullALUInst/N_46 ), 
    .A0(\coreInst/fullALUInst/aluInst/un78_RESULT_s_15_0_RNO ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[15] ));
  coreInst_fullALUInst_aluInst_SLICE_82 
    \coreInst/fullALUInst/aluInst/SLICE_82 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[14] ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/N_36 ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[13] ), .B0(\coreInst/REGA_DOUT[13] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_83 
    \coreInst/fullALUInst/aluInst/SLICE_83 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[12] ), .B1(\coreInst/REGA_DOUT[12] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/N_36 ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[11] ), .B0(\coreInst/REGA_DOUT[11] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_84 
    \coreInst/fullALUInst/aluInst/SLICE_84 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[10] ), .B1(\coreInst/REGA_DOUT[10] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .C0(\coreInst/ALUB_DATA_6_i_1_2[9] ), .B0(\coreInst/REGA_DOUT[9] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_85 
    \coreInst/fullALUInst/aluInst/SLICE_85 ( .D1(\coreInst/N_82 ), 
    .C1(\coreInst/ALUB_DATA_6_i_1[8] ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/N_43 ), .B0(\coreInst/REGA_DOUT[7] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_86 
    \coreInst/fullALUInst/aluInst/SLICE_86 ( .D1(\coreInst/ALUB_SRCX[2] ), 
    .C1(\coreInst/N_44 ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALU_OPX9 ), .C0(\coreInst/ALUB_SRCX[2] ), 
    .B0(\coreInst/N_45 ), .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_87 
    \coreInst/fullALUInst/aluInst/SLICE_87 ( .B1(\coreInst/ALUB_DATA[4] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[4] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_88 
    \coreInst/fullALUInst/aluInst/SLICE_88 ( .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), .B0(\coreInst/N_665_i ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un78_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT[2] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_89 
    \coreInst/fullALUInst/aluInst/SLICE_89 ( .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un78_RESULT_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_90 
    \coreInst/fullALUInst/aluInst/SLICE_90 ( .C1(\coreInst/fullALUInst/N_34 ), 
    .B1(\coreInst/fullALUInst/N_46 ), 
    .A1(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_RNO ), 
    .D0(\coreInst/fullALUInst/N_34 ), .C0(\coreInst/fullALUInst/N_46 ), 
    .B0(\coreInst/REGA_DOUT[15] ), .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[16] ));
  coreInst_fullALUInst_aluInst_SLICE_91 
    \coreInst/fullALUInst/aluInst/SLICE_91 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[14] ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/N_36 ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[13] ), .B0(\coreInst/REGA_DOUT[13] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_92 
    \coreInst/fullALUInst/aluInst/SLICE_92 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[12] ), .B1(\coreInst/REGA_DOUT[12] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/N_36 ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[11] ), .B0(\coreInst/REGA_DOUT[11] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_93 
    \coreInst/fullALUInst/aluInst/SLICE_93 ( .D1(\coreInst/N_36 ), 
    .C1(\coreInst/ALUB_DATA_6_i_0[10] ), .B1(\coreInst/REGA_DOUT[10] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .C0(\coreInst/ALUB_DATA_6_i_1_2[9] ), .B0(\coreInst/REGA_DOUT[9] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_94 
    \coreInst/fullALUInst/aluInst/SLICE_94 ( .D1(\coreInst/N_82 ), 
    .C1(\coreInst/ALUB_DATA_6_i_1[8] ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALU_OPX9 ), .D0(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/N_43 ), .B0(\coreInst/REGA_DOUT[7] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_95 
    \coreInst/fullALUInst/aluInst/SLICE_95 ( .D1(\coreInst/ALUB_SRCX[2] ), 
    .C1(\coreInst/N_44 ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .B0(\coreInst/N_45 ), .A0(\coreInst/ALUB_SRCX[2] ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_96 
    \coreInst/fullALUInst/aluInst/SLICE_96 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_DATA[4] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[4] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_97 
    \coreInst/fullALUInst/aluInst/SLICE_97 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/N_669_i ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un10_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT[2] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_98 
    \coreInst/fullALUInst/aluInst/SLICE_98 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_99 
    \coreInst/fullALUInst/aluInst/SLICE_99 ( .C1(\coreInst/fullALUInst/N_34 ), 
    .B1(\coreInst/fullALUInst/N_46 ), 
    .A1(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_RNO ), 
    .C0(\coreInst/un47_RESULT_axb_15 ), .B0(\coreInst/REGA_DOUT[15] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_S1 ));
  coreInst_fullALUInst_aluInst_SLICE_100 
    \coreInst/fullALUInst/aluInst/SLICE_100 ( .C1(\coreInst/N_6 ), 
    .B1(\coreInst/REGA_DOUT[14] ), .A1(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_8 ), .B0(\coreInst/REGA_DOUT[13] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_101 
    \coreInst/fullALUInst/aluInst/SLICE_101 ( .C1(\coreInst/N_10 ), 
    .B1(\coreInst/REGA_DOUT[12] ), .A1(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_12 ), .B0(\coreInst/REGA_DOUT[11] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_102 
    \coreInst/fullALUInst/aluInst/SLICE_102 ( .C1(\coreInst/N_14 ), 
    .B1(\coreInst/REGA_DOUT[10] ), .A1(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_16 ), .B0(\coreInst/REGA_DOUT[9] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_103 
    \coreInst/fullALUInst/aluInst/SLICE_103 ( .C1(\coreInst/N_18 ), 
    .B1(\coreInst/REGA_DOUT[8] ), .A1(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_20 ), .B0(\coreInst/REGA_DOUT[7] ), 
    .A0(\coreInst/ALU_OPX9 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_104 
    \coreInst/fullALUInst/aluInst/SLICE_104 ( .C1(\coreInst/N_22 ), 
    .B1(\coreInst/REGA_DOUT[6] ), .A1(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[5] ), .B0(\coreInst/ALUB_SRCX[2] ), 
    .A0(\coreInst/N_45 ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_105 
    \coreInst/fullALUInst/aluInst/SLICE_105 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/N_26 ), .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .A0(\coreInst/fullALUInst/aluInst/N_673_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[4] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_106 
    \coreInst/fullALUInst/aluInst/SLICE_106 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/N_669_i ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/un1_RESULT[2] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_107 
    \coreInst/fullALUInst/aluInst/SLICE_107 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_108 
    \coreInst/fullALUInst/aluInst/SLICE_108 ( 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[31] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_22 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[31] ));
  coreInst_fullALUInst_aluInst_SLICE_109 
    \coreInst/fullALUInst/aluInst/SLICE_109 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[30] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[29] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_20 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[29] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[30] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_22 ));
  coreInst_fullALUInst_aluInst_SLICE_110 
    \coreInst/fullALUInst/aluInst/SLICE_110 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[28] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[27] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_18 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[27] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[28] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_20 ));
  coreInst_fullALUInst_aluInst_SLICE_111 
    \coreInst/fullALUInst/aluInst/SLICE_111 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[26] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[25] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[25] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[26] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_18 ));
  coreInst_fullALUInst_aluInst_SLICE_112 
    \coreInst/fullALUInst/aluInst/SLICE_112 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[24] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[24] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[23] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[24] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_113 
    \coreInst/fullALUInst/aluInst/SLICE_113 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[22] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[22] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[21] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_114 
    \coreInst/fullALUInst/aluInst/SLICE_114 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[20] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_115 
    \coreInst/fullALUInst/aluInst/SLICE_115 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_14[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_116 
    \coreInst/fullALUInst/aluInst/SLICE_116 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_11[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_6 ), 
    .F0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_117 
    \coreInst/fullALUInst/aluInst/SLICE_117 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[13] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_4 ), 
    .F0(\coreInst.fullALUInst.aluInst.un21_RESULT[13] ), 
    .F1(\coreInst/un21_RESULT[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_118 
    \coreInst/fullALUInst/aluInst/SLICE_118 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_12[12] ), 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_10[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_2 ), 
    .F0(\coreInst/un21_RESULT[11] ), .F1(\coreInst/un21_RESULT[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_119 
    \coreInst/fullALUInst/aluInst/SLICE_119 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_12[10] ), 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[10] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_10 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12[9] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_2[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_14_cry_0 ), 
    .F0(\coreInst.fullALUInst.aluInst.un21_RESULT[9] ), 
    .F1(\coreInst/un21_RESULT[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_120 
    \coreInst/fullALUInst/aluInst/SLICE_120 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_12[8] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_14 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_14_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_121 
    \coreInst/fullALUInst/aluInst/SLICE_121 ( 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[31] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_22 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[31] ));
  coreInst_fullALUInst_aluInst_SLICE_122 
    \coreInst/fullALUInst/aluInst/SLICE_122 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[30] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[29] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_20 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[29] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[30] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_22 ));
  coreInst_fullALUInst_aluInst_SLICE_123 
    \coreInst/fullALUInst/aluInst/SLICE_123 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[28] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[27] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_6[27] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_18 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[27] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[28] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_20 ));
  coreInst_fullALUInst_aluInst_SLICE_124 
    \coreInst/fullALUInst/aluInst/SLICE_124 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[26] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_5[26] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[25] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_5[25] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[25] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[26] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_18 ));
  coreInst_fullALUInst_aluInst_SLICE_125 
    \coreInst/fullALUInst/aluInst/SLICE_125 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[24] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_4[24] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[23] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[24] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_126 
    \coreInst/fullALUInst/aluInst/SLICE_126 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[22] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[22] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[21] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_127 
    \coreInst/fullALUInst/aluInst/SLICE_127 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[20] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_128 
    \coreInst/fullALUInst/aluInst/SLICE_128 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_129 
    \coreInst/fullALUInst/aluInst/SLICE_129 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_6 ), 
    .F0(\coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_130 
    \coreInst/fullALUInst/aluInst/SLICE_130 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_10[14] ), 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_10[13] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_2[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_13_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_13[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_131 
    \coreInst/fullALUInst/aluInst/SLICE_131 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_10[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_13_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_132 
    \coreInst/fullALUInst/aluInst/SLICE_132 ( 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_18 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[24] ));
  coreInst_fullALUInst_aluInst_SLICE_133 
    \coreInst/fullALUInst/aluInst/SLICE_133 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_3[22] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_3[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_18 ));
  coreInst_fullALUInst_aluInst_SLICE_134 
    \coreInst/fullALUInst/aluInst/SLICE_134 ( 
    .A1(\coreInst/fullALUInst/aluInst/madd_2[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_2[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_135 
    \coreInst/fullALUInst/aluInst/SLICE_135 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_1[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_2[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_136 
    \coreInst/fullALUInst/aluInst/SLICE_136 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_1[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_137 
    \coreInst/fullALUInst/aluInst/SLICE_137 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[13] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_138 
    \coreInst/fullALUInst/aluInst/SLICE_138 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_1[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_139 
    \coreInst/fullALUInst/aluInst/SLICE_139 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[10] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[9] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_140 
    \coreInst/fullALUInst/aluInst/SLICE_140 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[8] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_1[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8[7] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_9[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_141 
    \coreInst/fullALUInst/aluInst/SLICE_141 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_8[6] ), 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[6] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9 ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8[5] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_12_cry_0 ), 
    .F0(\coreInst/un21_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_142 
    \coreInst/fullALUInst/aluInst/SLICE_142 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_8[4] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_12 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_12_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_143 
    \coreInst/fullALUInst/aluInst/SLICE_143 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_18_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[31] ));
  coreInst_fullALUInst_aluInst_SLICE_144 
    \coreInst/fullALUInst/aluInst/SLICE_144 ( 
    .B1(\coreInst/un47_RESULT_axb_15 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .A0(\coreInst/un47_RESULT_axb_15 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[29] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[30] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_18_cry ));
  coreInst_fullALUInst_aluInst_SLICE_145 
    \coreInst/fullALUInst/aluInst/SLICE_145 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .B1(\coreInst/un47_RESULT_axb_15 ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_6[28] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[27] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[27] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[28] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_146 
    \coreInst/fullALUInst/aluInst/SLICE_146 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_6[26] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[26] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_6[25] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[25] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[25] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[26] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_147 
    \coreInst/fullALUInst/aluInst/SLICE_147 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_5[24] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[24] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_5[23] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_6[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[24] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_148 
    \coreInst/fullALUInst/aluInst/SLICE_148 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_4[22] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_5[22] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_4[21] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_5[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_149 
    \coreInst/fullALUInst/aluInst/SLICE_149 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_3[20] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_4[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_3[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_150 
    \coreInst/fullALUInst/aluInst/SLICE_150 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_2[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_3[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_151 
    \coreInst/fullALUInst/aluInst/SLICE_151 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_2[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_2[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_11_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_11[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_152 
    \coreInst/fullALUInst/aluInst/SLICE_152 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_11 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_11_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_153 
    \coreInst/fullALUInst/aluInst/SLICE_153 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[28] ));
  coreInst_fullALUInst_aluInst_SLICE_154 
    \coreInst/fullALUInst/aluInst/SLICE_154 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[26] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[27] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_155 
    \coreInst/fullALUInst/aluInst/SLICE_155 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[24] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[25] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_156 
    \coreInst/fullALUInst/aluInst/SLICE_156 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[22] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[23] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_157 
    \coreInst/fullALUInst/aluInst/SLICE_157 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_158 
    \coreInst/fullALUInst/aluInst/SLICE_158 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_159 
    \coreInst/fullALUInst/aluInst/SLICE_159 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .A1(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), .A0(\coreInst/N_669_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_160 
    \coreInst/fullALUInst/aluInst/SLICE_160 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_6_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_6_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_161 
    \coreInst/fullALUInst/aluInst/SLICE_161 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_6_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_162 
    \coreInst/fullALUInst/aluInst/SLICE_162 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[26] ));
  coreInst_fullALUInst_aluInst_SLICE_163 
    \coreInst/fullALUInst/aluInst/SLICE_163 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_5_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[24] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[25] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_164 
    \coreInst/fullALUInst/aluInst/SLICE_164 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[22] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[23] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_165 
    \coreInst/fullALUInst/aluInst/SLICE_165 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_166 
    \coreInst/fullALUInst/aluInst/SLICE_166 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_167 
    \coreInst/fullALUInst/aluInst/SLICE_167 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .A0(\coreInst/ALUB_DATA[4] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_168 
    \coreInst/fullALUInst/aluInst/SLICE_168 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_4_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/ALUB_DATA[4] ), .D0(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_169 
    \coreInst/fullALUInst/aluInst/SLICE_169 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_5_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_5_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_170 
    \coreInst/fullALUInst/aluInst/SLICE_170 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_5_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_171 
    \coreInst/fullALUInst/aluInst/SLICE_171 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[24] ));
  coreInst_fullALUInst_aluInst_SLICE_172 
    \coreInst/fullALUInst/aluInst/SLICE_172 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_4_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[22] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[23] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_173 
    \coreInst/fullALUInst/aluInst/SLICE_173 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_174 
    \coreInst/fullALUInst/aluInst/SLICE_174 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_175 
    \coreInst/fullALUInst/aluInst/SLICE_175 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO ), 
    .B0(\coreInst/N_22 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_176 
    \coreInst/fullALUInst/aluInst/SLICE_176 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_177 
    \coreInst/fullALUInst/aluInst/SLICE_177 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_4_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .A1(\coreInst/ALUB_DATA[4] ), .D0(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_178 
    \coreInst/fullALUInst/aluInst/SLICE_178 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_4_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_4_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4[11] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_179 
    \coreInst/fullALUInst/aluInst/SLICE_179 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_4_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_180 
    \coreInst/fullALUInst/aluInst/SLICE_180 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_18_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[23] ));
  coreInst_fullALUInst_aluInst_SLICE_181 
    \coreInst/fullALUInst/aluInst/SLICE_181 ( 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A1(\coreInst/un47_RESULT_axb_15 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .A0(\coreInst/un47_RESULT_axb_15 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_18_cry ));
  coreInst_fullALUInst_aluInst_SLICE_182 
    \coreInst/fullALUInst/aluInst/SLICE_182 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .B1(\coreInst/un47_RESULT_axb_15 ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_6[20] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_183 
    \coreInst/fullALUInst/aluInst/SLICE_183 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_6[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_5[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_6[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_184 
    \coreInst/fullALUInst/aluInst/SLICE_184 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_5[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_5[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_6[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_185 
    \coreInst/fullALUInst/aluInst/SLICE_185 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_4[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_5[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_3[13] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_186 
    \coreInst/fullALUInst/aluInst/SLICE_186 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_3[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_4[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_2[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_3[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_13 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_187 
    \coreInst/fullALUInst/aluInst/SLICE_187 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_2[10] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_3[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[9] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_9[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_188 
    \coreInst/fullALUInst/aluInst/SLICE_188 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[8] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_2[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[7] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_9_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_14 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_189 
    \coreInst/fullALUInst/aluInst/SLICE_189 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[6] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_9 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_9_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_190 
    \coreInst/fullALUInst/aluInst/SLICE_190 ( .C1(\coreInst/fullALUInst/N_34 ), 
    .B1(\coreInst/fullALUInst/N_46 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A0(\coreInst/un47_RESULT_axb_15 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_15 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[30] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[31] ));
  coreInst_fullALUInst_aluInst_SLICE_191 
    \coreInst/fullALUInst/aluInst/SLICE_191 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[28] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[29] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_15 ));
  coreInst_fullALUInst_aluInst_SLICE_192 
    \coreInst/fullALUInst/aluInst/SLICE_192 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[26] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[27] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_193 
    \coreInst/fullALUInst/aluInst/SLICE_193 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[24] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[25] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_194 
    \coreInst/fullALUInst/aluInst/SLICE_194 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[22] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[23] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_195 
    \coreInst/fullALUInst/aluInst/SLICE_195 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_196 
    \coreInst/fullALUInst/aluInst/SLICE_196 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_4_0_RNO ), 
    .B1(\coreInst/ALUB_DATA[4] ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .D0(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_197 
    \coreInst/fullALUInst/aluInst/SLICE_197 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .A1(\coreInst/N_669_i ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_7_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_198 
    \coreInst/fullALUInst/aluInst/SLICE_198 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_7_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_199 
    \coreInst/fullALUInst/aluInst/SLICE_199 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_18_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[27] ));
  coreInst_fullALUInst_aluInst_SLICE_200 
    \coreInst/fullALUInst/aluInst/SLICE_200 ( 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/un47_RESULT_axb_15 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .A0(\coreInst/un47_RESULT_axb_15 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_16 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[25] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[26] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_18_cry ));
  coreInst_fullALUInst_aluInst_SLICE_201 
    \coreInst/fullALUInst/aluInst/SLICE_201 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .B1(\coreInst/un47_RESULT_axb_15 ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_6[24] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[24] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_16 ));
  coreInst_fullALUInst_aluInst_SLICE_202 
    \coreInst/fullALUInst/aluInst/SLICE_202 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_6[22] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[22] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_6[21] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_203 
    \coreInst/fullALUInst/aluInst/SLICE_203 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_5[20] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_7[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_5[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_6[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_204 
    \coreInst/fullALUInst/aluInst/SLICE_204 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_4[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_5[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_3[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_205 
    \coreInst/fullALUInst/aluInst/SLICE_205 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_3[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_4[16] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_3[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[15] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_206 
    \coreInst/fullALUInst/aluInst/SLICE_206 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_2[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_3[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[13] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_207 
    \coreInst/fullALUInst/aluInst/SLICE_207 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_2[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_10_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_10[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_208 
    \coreInst/fullALUInst/aluInst/SLICE_208 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_0[10] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_10 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_10_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_209 
    \coreInst/fullALUInst/aluInst/SLICE_209 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1[18] ));
  coreInst_fullALUInst_aluInst_SLICE_210 
    \coreInst/fullALUInst/aluInst/SLICE_210 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_1_cry_14_0_RNO ), 
    .B0(\coreInst/N_10 ), .A0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_211 
    \coreInst/fullALUInst/aluInst/SLICE_211 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_11 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_212 
    \coreInst/fullALUInst/aluInst/SLICE_212 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_213 
    \coreInst/fullALUInst/aluInst/SLICE_213 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_10 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[11] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_214 
    \coreInst/fullALUInst/aluInst/SLICE_214 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[9] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_215 
    \coreInst/fullALUInst/aluInst/SLICE_215 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_4_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[4] ), 
    .D0(\coreInst/ALUB_DATA[4] ), .C0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_9 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[7] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_216 
    \coreInst/fullALUInst/aluInst/SLICE_216 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_1_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_1_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_12 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1[5] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_217 
    \coreInst/fullALUInst/aluInst/SLICE_217 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_1_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_218 
    \coreInst/fullALUInst/aluInst/SLICE_218 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[20] ));
  coreInst_fullALUInst_aluInst_SLICE_219 
    \coreInst/fullALUInst/aluInst/SLICE_219 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_220 
    \coreInst/fullALUInst/aluInst/SLICE_220 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO ), 
    .B0(\coreInst/N_14 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_221 
    \coreInst/fullALUInst/aluInst/SLICE_221 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_222 
    \coreInst/fullALUInst/aluInst/SLICE_222 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_223 
    \coreInst/fullALUInst/aluInst/SLICE_223 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[11] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_224 
    \coreInst/fullALUInst/aluInst/SLICE_224 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_4_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALUB_DATA[4] ), 
    .D0(\coreInst/ALUB_DATA[4] ), .C0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[5] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[9] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_225 
    \coreInst/fullALUInst/aluInst/SLICE_225 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[5] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_2_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2[7] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_226 
    \coreInst/fullALUInst/aluInst/SLICE_226 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_2_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_227 
    \coreInst/fullALUInst/aluInst/SLICE_227 ( .B0(\coreInst/N_6 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[17] ));
  coreInst_fullALUInst_aluInst_SLICE_228 
    \coreInst/fullALUInst/aluInst/SLICE_228 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_0_cry_13_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_229 
    \coreInst/fullALUInst/aluInst/SLICE_229 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_230 
    \coreInst/fullALUInst/aluInst/SLICE_230 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[11] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_231 
    \coreInst/fullALUInst/aluInst/SLICE_231 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[9] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_232 
    \coreInst/fullALUInst/aluInst/SLICE_232 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[7] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_233 
    \coreInst/fullALUInst/aluInst/SLICE_233 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_3_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[1] ), .A1(\coreInst/ALUB_DATA[4] ), 
    .D0(\coreInst/ALUB_DATA[4] ), .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_0[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[5] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_234 
    \coreInst/fullALUInst/aluInst/SLICE_234 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_0_cry_1_0_RNO ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[1] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_0_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0[3] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_235 
    \coreInst/fullALUInst/aluInst/SLICE_235 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[1] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_0_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_236 
    \coreInst/fullALUInst/aluInst/SLICE_236 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_16_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[19] ));
  coreInst_fullALUInst_aluInst_SLICE_237 
    \coreInst/fullALUInst/aluInst/SLICE_237 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .A1(\coreInst/un47_RESULT_axb_15 ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_7[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_14 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_16_cry ));
  coreInst_fullALUInst_aluInst_SLICE_238 
    \coreInst/fullALUInst/aluInst/SLICE_238 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B1(\coreInst/un47_RESULT_axb_15 ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_6[16] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_7[15] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_12 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_14 ));
  coreInst_fullALUInst_aluInst_SLICE_239 
    \coreInst/fullALUInst/aluInst/SLICE_239 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_6[14] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_5[13] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_10 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[14] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_12 ));
  coreInst_fullALUInst_aluInst_SLICE_240 
    \coreInst/fullALUInst/aluInst/SLICE_240 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_5[12] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_4[11] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[12] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_10 ));
  coreInst_fullALUInst_aluInst_SLICE_241 
    \coreInst/fullALUInst/aluInst/SLICE_241 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_4[10] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_3[9] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[10] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_8 ));
  coreInst_fullALUInst_aluInst_SLICE_242 
    \coreInst/fullALUInst/aluInst/SLICE_242 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_3[8] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_2[7] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[8] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_6 ));
  coreInst_fullALUInst_aluInst_SLICE_243 
    \coreInst/fullALUInst/aluInst/SLICE_243 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_2[6] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_0[5] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_1[5] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[6] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_4 ));
  coreInst_fullALUInst_aluInst_SLICE_244 
    \coreInst/fullALUInst/aluInst/SLICE_244 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_0[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_0[3] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_8_cry_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8[4] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_2 ));
  coreInst_fullALUInst_aluInst_SLICE_245 
    \coreInst/fullALUInst/aluInst/SLICE_245 ( .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_8 ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_8_cry_0 ));
  coreInst_fullALUInst_aluInst_SLICE_246 
    \coreInst/fullALUInst/aluInst/SLICE_246 ( 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_15_cry ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[22] ));
  coreInst_fullALUInst_aluInst_SLICE_247 
    \coreInst/fullALUInst/aluInst/SLICE_247 ( .B1(\coreInst/N_6 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_3_cry_14_0_RNO ), 
    .B0(\coreInst/N_8 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_13 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_15_cry ));
  coreInst_fullALUInst_aluInst_SLICE_248 
    \coreInst/fullALUInst/aluInst/SLICE_248 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO_0 ), 
    .B1(\coreInst/N_10 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO ), 
    .B0(\coreInst/N_12 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_11 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_13 ));
  coreInst_fullALUInst_aluInst_SLICE_249 
    \coreInst/fullALUInst/aluInst/SLICE_249 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO_0 ), 
    .B1(\coreInst/N_14 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO ), 
    .B0(\coreInst/N_18 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_9 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_11 ));
  coreInst_fullALUInst_aluInst_SLICE_250 
    \coreInst/fullALUInst/aluInst/SLICE_250 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO_0 ), 
    .B1(\coreInst/N_18 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO ), 
    .B0(\coreInst/N_20 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_7 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_9 ));
  coreInst_fullALUInst_aluInst_SLICE_251 
    \coreInst/fullALUInst/aluInst/SLICE_251 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO_0 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO ), 
    .B0(\coreInst/N_24 ), .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[13] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_7 ));
  coreInst_fullALUInst_aluInst_SLICE_252 
    \coreInst/fullALUInst/aluInst/SLICE_252 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_4_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A1(\coreInst/ALUB_DATA[4] ), .D0(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), .A0(\coreInst/N_26 ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[11] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_5 ));
  coreInst_fullALUInst_aluInst_SLICE_253 
    \coreInst/fullALUInst/aluInst/SLICE_253 ( 
    .C1(\coreInst/fullALUInst/aluInst/madd_3_cry_2_0_RNO ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), .A0(\coreInst/N_665_i ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_3_cry_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3[9] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_3 ));
  coreInst_fullALUInst_aluInst_SLICE_254 
    \coreInst/fullALUInst/aluInst/SLICE_254 ( .D1(\coreInst/N_665_i ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_3_cry_1 ));
  coreInst_fullALUInst_aluInst_SLICE_255 
    \coreInst/fullALUInst/aluInst/SLICE_255 ( 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[31] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[31] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_15_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[31] ));
  coreInst_fullALUInst_aluInst_SLICE_256 
    \coreInst/fullALUInst/aluInst/SLICE_256 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[30] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[30] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[29] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[29] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_13_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[29] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[30] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_15_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_257 
    \coreInst/fullALUInst/aluInst/SLICE_257 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[28] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[28] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[27] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[27] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_11_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[27] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[28] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_13_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_258 
    \coreInst/fullALUInst/aluInst/SLICE_258 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[26] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[26] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[25] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[25] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_9_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[25] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[26] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_11_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_259 
    \coreInst/fullALUInst/aluInst/SLICE_259 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[24] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[24] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[23] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[23] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_7_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[23] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[24] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_9_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_260 
    \coreInst/fullALUInst/aluInst/SLICE_260 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[22] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[22] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[21] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[21] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_5_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[21] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[22] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_7_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_261 
    \coreInst/fullALUInst/aluInst/SLICE_261 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[20] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[20] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[19] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[19] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_3_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[19] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[20] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_5_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_262 
    \coreInst/fullALUInst/aluInst/SLICE_262 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[18] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[18] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[17] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[17] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_1_s0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[17] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[18] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_3_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_263 
    \coreInst/fullALUInst/aluInst/SLICE_263 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[16] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[16] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_1_s0 ));
  coreInst_fullALUInst_aluInst_SLICE_264 
    \coreInst/fullALUInst/aluInst/SLICE_264 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[31] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[31] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[30] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[30] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_14_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[30] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[31] ));
  coreInst_fullALUInst_aluInst_SLICE_265 
    \coreInst/fullALUInst/aluInst/SLICE_265 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[29] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[29] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[28] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[28] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_12_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[28] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[29] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_14_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_266 
    \coreInst/fullALUInst/aluInst/SLICE_266 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[27] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[27] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[26] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[26] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_10_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[26] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[27] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_12_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_267 
    \coreInst/fullALUInst/aluInst/SLICE_267 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[25] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[25] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[24] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[24] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_8_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[24] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[25] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_10_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_268 
    \coreInst/fullALUInst/aluInst/SLICE_268 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[23] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[23] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[22] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[22] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_6_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[22] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[23] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_8_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_269 
    \coreInst/fullALUInst/aluInst/SLICE_269 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[21] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[21] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[20] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[20] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_4_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[20] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[21] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_6_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_270 
    \coreInst/fullALUInst/aluInst/SLICE_270 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[19] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[19] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[18] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[18] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_2_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[18] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[19] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_4_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_271 
    \coreInst/fullALUInst/aluInst/SLICE_271 ( 
    .B1(\coreInst/fullALUInst/aluInst/madd_14[17] ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_13[17] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_14[16] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_13[16] ), 
    .FCI(\coreInst/fullALUInst/aluInst/madd_cry_0_s1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[16] ), 
    .F1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[17] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_2_s1 ));
  coreInst_fullALUInst_aluInst_SLICE_272 
    \coreInst/fullALUInst/aluInst/SLICE_272 ( 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] ), 
    .FCO(\coreInst/fullALUInst/aluInst/madd_cry_0_s1 ));
  coreInst_instructionPhaseDecoderInst_SLICE_274 
    \coreInst/instructionPhaseDecoderInst/SLICE_274 ( 
    .B0(\coreInst/instructionPhaseDecoderInst/PHASE[1] ), 
    .A0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .DI0(\coreInst/instructionPhaseDecoderInst/PHASE_8_d ), 
    .CE(\coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/instructionPhaseDecoderInst/PHASE_8_d ), 
    .Q0(DECODE_c));
  boardInst_SLICE_275 \boardInst/SLICE_275 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[1] ), .A1(\DOUT_BUF[1] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[0] ), .A0(\DOUT_BUF[0] ), .DI1(\boardInst/DIN_4[1] ), 
    .DI0(\boardInst/DIN_4[0] ), .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[0] ), 
    .Q0(\DIN_BUS[0] ), .F1(\boardInst/DIN_4[1] ), .Q1(\DIN_BUS[1] ));
  boardInst_SLICE_276 \boardInst/SLICE_276 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[3] ), .A1(\DOUT_BUF[3] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[2] ), .A0(\DOUT_BUF[2] ), .DI1(\boardInst/DIN_4[3] ), 
    .DI0(\boardInst/DIN_4[2] ), .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[2] ), 
    .Q0(\DIN_BUS[2] ), .F1(\boardInst/DIN_4[3] ), .Q1(\DIN_BUS[3] ));
  boardInst_SLICE_277 \boardInst/SLICE_277 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[5] ), .A1(\DOUT_BUF[5] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[4] ), .A0(\DOUT_BUF[4] ), .DI1(\boardInst/DIN_4[5] ), 
    .DI0(\boardInst/DIN_4[4] ), .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[4] ), 
    .Q0(\DIN_BUS[4] ), .F1(\boardInst/DIN_4[5] ), .Q1(\DIN_BUS[5] ));
  boardInst_SLICE_278 \boardInst/SLICE_278 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[7] ), .A1(\DOUT_BUF[7] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[6] ), .A0(\DOUT_BUF[6] ), .DI1(\boardInst/DIN_4[7] ), 
    .DI0(\boardInst/DIN_4[6] ), .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[6] ), 
    .Q0(\DIN_BUS[6] ), .F1(\boardInst/DIN_4[7] ), .Q1(\DIN_BUS[7] ));
  boardInst_SLICE_279 \boardInst/SLICE_279 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[9] ), .A1(\DOUT_BUF[9] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[8] ), .A0(\DOUT_BUF[8] ), .DI1(\boardInst/DIN_4[9] ), 
    .DI0(\boardInst/DIN_4[8] ), .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[8] ), 
    .Q0(\DIN_BUS[8] ), .F1(\boardInst/DIN_4[9] ), .Q1(\DIN_BUS[9] ));
  boardInst_SLICE_280 \boardInst/SLICE_280 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[11] ), .A1(\DOUT_BUF[11] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[10] ), .A0(\DOUT_BUF[10] ), 
    .DI1(\boardInst/DIN_4[11] ), .DI0(\boardInst/DIN_4[10] ), 
    .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[10] ), .Q0(\DIN_BUS[10] ), 
    .F1(\boardInst/DIN_4[11] ), .Q1(\DIN_BUS[11] ));
  boardInst_SLICE_281 \boardInst/SLICE_281 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[13] ), .A1(\DOUT_BUF[13] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[12] ), .A0(\DOUT_BUF[12] ), 
    .DI1(\boardInst/DIN_4[13] ), .DI0(\boardInst/DIN_4[12] ), 
    .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[12] ), .Q0(\DIN_BUS[12] ), 
    .F1(\boardInst/DIN_4[13] ), .Q1(\DIN_BUS[13] ));
  boardInst_SLICE_282 \boardInst/SLICE_282 ( .C1(RDN_BUF), 
    .B1(\PIN_DATA_BUS_in[15] ), .A1(\DOUT_BUF[15] ), .C0(RDN_BUF), 
    .B0(\PIN_DATA_BUS_in[14] ), .A0(\DOUT_BUF[14] ), 
    .DI1(\boardInst/DIN_4[15] ), .DI0(\boardInst/DIN_4[14] ), 
    .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_4[14] ), .Q0(\DIN_BUS[14] ), 
    .F1(\boardInst/DIN_4[15] ), .Q1(\DIN_BUS[15] ));
  boardInst_SLICE_283 \boardInst/SLICE_283 ( .C1(\boardInst.DIPSW_R[1] ), 
    .B1(\boardInst/DIN_GPIO6 ), .A1(\PIN_LED_c[1] ), 
    .C0(\boardInst.DIPSW_R[0] ), .B0(\boardInst/DIN_GPIO6 ), 
    .A0(\PIN_LED_c[0] ), .DI1(\boardInst/DIN_GPIO_4[1] ), 
    .DI0(\boardInst/DIN_GPIO_4[0] ), .CLK(PIN_RESETN_c), 
    .F0(\boardInst/DIN_GPIO_4[0] ), .Q0(\DIN_GPIO[0] ), 
    .F1(\boardInst/DIN_GPIO_4[1] ), .Q1(\DIN_GPIO[1] ));
  boardInst_SLICE_284 \boardInst/SLICE_284 ( .C1(\boardInst.DIPSW_R[3] ), 
    .B1(\boardInst/DIN_GPIO6 ), .A1(\PIN_LED_c[3] ), 
    .C0(\boardInst.DIPSW_R[2] ), .B0(\boardInst/DIN_GPIO6 ), 
    .A0(\PIN_LED_c[2] ), .DI1(\boardInst/DIN_GPIO_4[3] ), 
    .DI0(\boardInst/DIN_GPIO_4[2] ), .CLK(PIN_RESETN_c), 
    .F0(\boardInst/DIN_GPIO_4[2] ), .Q0(\DIN_GPIO[2] ), 
    .F1(\boardInst/DIN_GPIO_4[3] ), .Q1(\DIN_GPIO[3] ));
  boardInst_SLICE_285 \boardInst/SLICE_285 ( .D1(ADDR_GPIO), .C1(N_123), 
    .B1(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .A1(\PIN_LED_c[5] ), 
    .D0(ADDR_GPIO), .C0(N_123), 
    .B0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .A0(\PIN_LED_c[4] ), 
    .DI1(\boardInst/DIN_GPIO_4[5] ), .DI0(\boardInst/DIN_GPIO_4[4] ), 
    .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_GPIO_4[4] ), .Q0(\DIN_GPIO[4] ), 
    .F1(\boardInst/DIN_GPIO_4[5] ), .Q1(\DIN_GPIO[5] ));
  boardInst_SLICE_286 \boardInst/SLICE_286 ( .D1(ADDR_GPIO), .C1(N_123), 
    .B1(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .A1(\PIN_LED_c[7] ), 
    .D0(ADDR_GPIO), .C0(N_123), 
    .B0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .A0(\PIN_LED_c[6] ), 
    .DI1(\boardInst/DIN_GPIO_4[7] ), .DI0(\boardInst/DIN_GPIO_4[6] ), 
    .CLK(PIN_RESETN_c), .F0(\boardInst/DIN_GPIO_4[6] ), .Q0(\DIN_GPIO[6] ), 
    .F1(\boardInst/DIN_GPIO_4[7] ), .Q1(\DIN_GPIO[7] ));
  coreInst_instructionPhaseDecoderInst_SLICE_287 
    \coreInst/instructionPhaseDecoderInst/SLICE_287 ( 
    .B0(\coreInst/instructionPhaseDecoderInst/PHASE[1] ), 
    .A0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .DI0(\coreInst/instructionPhaseDecoderInst/PHASE_d[3] ), 
    .CE(\coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/instructionPhaseDecoderInst/PHASE_d[3] ), 
    .Q0(EXECUTE_c));
  coreInst_instructionPhaseDecoderInst_SLICE_288 
    \coreInst/instructionPhaseDecoderInst/SLICE_288 ( 
    .B0(\coreInst/instructionPhaseDecoderInst/PHASE[1] ), 
    .A0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .DI0(\coreInst/instructionPhaseDecoderInst/PHASE_7_d ), 
    .CE(\coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/instructionPhaseDecoderInst/PHASE_7_d ), 
    .Q0(FETCH_c));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_289 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_289 ( .D1(PIN_INT5_c), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] ), 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] ), 
    .A1(PIN_INT4_c), .D0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/N_94 ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/N_81 ), 
    .A0(\mcuResourcesInst/interruptMaskRegisterInst/N_71 ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/N_44 ), 
    .CLK(PIN_CLK_X1_c), .F0(\mcuResourcesInst/interruptMaskRegisterInst/N_44 ), 
    .Q0(INT1), .F1(\mcuResourcesInst/interruptMaskRegisterInst/N_94 ));
  SLICE_290 SLICE_290( .D1(\coreInst/REGA_DOUT[1] ), 
    .C1(\coreInst.REGA_DINX[1] ), .B1(\coreInst.HIGH_BYTEX ), 
    .A1(\coreInst/ALU_R[1] ), .D0(\coreInst/REGA_DOUT[0] ), 
    .C0(\coreInst.REGA_DINX[1] ), .B0(\coreInst.HIGH_BYTEX ), 
    .A0(\coreInst/ALU_R[0] ), .DI1(\DOUT_BUF[1] ), .DI0(\DOUT_BUF[0] ), 
    .CE(\boardInst/BPIN_LED6 ), .CLK(PIN_CLK_X1_c), .F0(\DOUT_BUF[0] ), 
    .Q0(\PIN_LED_c[0] ), .F1(\DOUT_BUF[1] ), .Q1(\PIN_LED_c[1] ));
  SLICE_291 SLICE_291( .D1(\coreInst/REGA_DOUT[3] ), 
    .C1(\coreInst.REGA_DINX[1] ), .B1(\coreInst.HIGH_BYTEX ), 
    .A1(\coreInst/ALU_R[3] ), .D0(\coreInst/REGA_DOUT[2] ), 
    .C0(\coreInst.REGA_DINX[1] ), .B0(\coreInst.HIGH_BYTEX ), 
    .A0(\coreInst/ALU_R[2] ), .DI1(\DOUT_BUF[3] ), .DI0(\DOUT_BUF[2] ), 
    .CE(\boardInst/BPIN_LED6 ), .CLK(PIN_CLK_X1_c), .F0(\DOUT_BUF[2] ), 
    .Q0(\PIN_LED_c[2] ), .F1(\DOUT_BUF[3] ), .Q1(\PIN_LED_c[3] ));
  SLICE_292 SLICE_292( .D1(\coreInst/REGA_DOUT[5] ), 
    .C1(\coreInst.REGA_DINX[1] ), .B1(\coreInst.HIGH_BYTEX ), 
    .A1(\coreInst/ALU_R[5] ), .D0(\coreInst/REGA_DOUT[4] ), 
    .C0(\coreInst.REGA_DINX[1] ), .B0(\coreInst.HIGH_BYTEX ), 
    .A0(\coreInst/ALU_R[4] ), .DI1(\DOUT_BUF[5] ), .DI0(\DOUT_BUF[4] ), 
    .CE(\boardInst/BPIN_LED6 ), .CLK(PIN_CLK_X1_c), .F0(\DOUT_BUF[4] ), 
    .Q0(\PIN_LED_c[4] ), .F1(\DOUT_BUF[5] ), .Q1(\PIN_LED_c[5] ));
  SLICE_293 SLICE_293( .D1(\coreInst/REGA_DOUT[7] ), 
    .C1(\coreInst.REGA_DINX[1] ), .B1(\coreInst.HIGH_BYTEX ), 
    .A1(\coreInst/ALU_R[7] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst.REGA_DINX[1] ), .B0(\coreInst.HIGH_BYTEX ), 
    .A0(\coreInst/ALU_R[6] ), .DI1(\DOUT_BUF[7] ), .DI0(\DOUT_BUF[6] ), 
    .CE(\boardInst/BPIN_LED6 ), .CLK(PIN_CLK_X1_c), .F0(\DOUT_BUF[6] ), 
    .Q0(\PIN_LED_c[6] ), .F1(\DOUT_BUF[7] ), .Q1(\PIN_LED_c[7] ));
  coreInst_SLICE_294 \coreInst/SLICE_294 ( .D1(\coreInst/LDS_RDX ), 
    .C1(\coreInst/JMP_RDX ), .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/INSTRUCTION[14] ), .B0(\coreInst/RDX ), .A0(COMMIT_c), 
    .DI0(\coreInst/busControllerInst/RDN_BUF_3 ), .LSR(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/busControllerInst/RDN_BUF_3 ), 
    .Q0(RDN_BUF), .F1(\coreInst/RDX ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_295 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_295 ( 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_3_iv_i ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_3_iv_i ), 
    .Q0(UART_TXD));
  coreInst_SLICE_296 \coreInst/SLICE_296 ( .C1(\coreInst.HIGH_BYTEX ), 
    .B1(\CPU_DIN[11] ), .A1(\CPU_DIN[3] ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(ADDR_GPIO), .A0(\coreInst/LDS_BYTEX ), .DI0(\coreInst.HIGH_BYTEX ), 
    .LSR(\coreInst/WRX_i ), .CLK(PIN_CLK_X1_c), .F0(\coreInst.HIGH_BYTEX ), 
    .Q0(WRN0_BUF), .F1(\coreInst/registerFileInst/N_23 ));
  coreInst_busControllerInst_SLICE_297 \coreInst/busControllerInst/SLICE_297 
    ( .C1(\coreInst/HERE[0] ), .B1(\coreInst/ALU_R[0] ), 
    .A1(\coreInst/ADDR_BUSX[1] ), .D0(\coreInst.N_128 ), .C0(\coreInst.N_112 ), 
    .B0(\coreInst/LDS_BYTEX ), .A0(\coreInst.ADDR_BUSX[0] ), 
    .DI0(\coreInst/busControllerInst/un2_WRN1_BUF ), .LSR(\coreInst/WRX_i ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/busControllerInst/un2_WRN1_BUF ), 
    .Q0(WRN1_BUF), .F1(\coreInst.N_128 ));
  coreInst_opxMultiplexerInst_SLICE_298 
    \coreInst/opxMultiplexerInst/SLICE_298 ( .D1(\coreInst/CC_APPLY ), 
    .C1(\coreInst/ALU_ALU_OPX[0] ), .B1(\coreInst/INSTRUCTION[8] ), 
    .A1(\coreInst/INSTRUCTION[14] ), .D0(FETCH_c), 
    .C0(\coreInst/INSTRUCTION[14] ), .B0(\coreInst/INSTRUCTION[15] ), 
    .A0(\coreInst/opxMultiplexerInst/N_64 ), 
    .DI0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5[0] ), 
    .CE(\coreInst/opxMultiplexerInst/un1_EXECUTE ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5[0] ), 
    .Q0(\coreInst.ADDR_BUSX[0] ), .F1(\coreInst/opxMultiplexerInst/N_64 ));
  coreInst_opxMultiplexerInst_SLICE_299 
    \coreInst/opxMultiplexerInst/SLICE_299 ( .C1(\coreInst/INSTRUCTION[15] ), 
    .B1(\coreInst/INSTRUCTION[14] ), .A1(FETCH_c), 
    .D0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_N_3 ), 
    .C0(\coreInst/LDS_ADDR_BUSX[1] ), .B0(\coreInst/JMP_ADDR_BUSX[0] ), 
    .A0(\coreInst/INSTRUCTION[14] ), 
    .DI0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5[1] ), 
    .CE(\coreInst/opxMultiplexerInst/un1_EXECUTE ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5[1] ), 
    .Q0(\coreInst/ADDR_BUSX[1] ), 
    .F1(\coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_N_3 ));
  SLICE_300 SLICE_300( .D1(\ADDR_BUF[13] ), .C1(\ADDR_BUF[14] ), 
    .B1(\mcuResourcesInst/DIN_RAM[10] ), .A1(\mcuResourcesInst/DIN_ROM[10] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/N_64 ), 
    .B0(\mcuResourcesInst/memoryMapperInst/N_46 ), .A0(\ADDR_BUF[15] ), 
    .DI0(\CPU_DIN[10] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), .F0(\CPU_DIN[10] ), 
    .Q0(\coreInst/ALU_ALU_OPX[0] ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_46 ));
  SLICE_301 SLICE_301( .D1(\DIN_BUS[11] ), 
    .C1(\mcuResourcesInst/DIN_UART[11] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[11] ), .C0(\mcuResourcesInst/DIN_ROM[11] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[11] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[11] ), .Q0(\coreInst/ALU_ALU_OPX[1] ));
  SLICE_302 SLICE_302( .D1(\DIN_BUS[12] ), 
    .C1(\mcuResourcesInst/DIN_UART[12] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[12] ), .C0(\mcuResourcesInst/DIN_ROM[12] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[12] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[12] ), .Q0(\coreInst/ALU_ALU_OPX[2] ));
  SLICE_303 SLICE_303( .D1(\DIN_BUS[13] ), 
    .C1(\mcuResourcesInst/DIN_UART[13] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[13] ), .C0(\mcuResourcesInst/DIN_ROM[13] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[13] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[13] ), .Q0(\coreInst/ALU_ALU_OPX[3] ));
  coreInst_aluGroupDecoderInst_SLICE_304 
    \coreInst/aluGroupDecoderInst/SLICE_304 ( .D0(COMMIT_c), 
    .C0(\coreInst.REGA_DINX[1] ), .B0(EXECUTE_c), .A0(DECODE_c), 
    .DI0(\coreInst/aluGroupDecoderInst/REGA_EN_0_sqmuxa ), 
    .LSR(\coreInst/aluGroupDecoderInst/fb ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/aluGroupDecoderInst/REGA_EN_0_sqmuxa ), 
    .Q0(\coreInst/ALU_REGA_EN ));
  coreInst_SLICE_305 \coreInst/SLICE_305 ( .C1(\coreInst/ALU_R[13] ), 
    .B1(\coreInst/ALU_R[12] ), .A1(\coreInst/ALU_R[9] ), .D0(DECODE_c), 
    .C0(EXECUTE_c), .B0(COMMIT_c), .A0(\coreInst.REGA_DINX[1] ), 
    .DI0(\coreInst/aluGroupDecoderInst/REGB_EN_1_sqmuxa ), 
    .CE(\coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i ), 
    .LSR(\coreInst/aluGroupDecoderInst/REGB_EN_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/aluGroupDecoderInst/REGB_EN_1_sqmuxa ), 
    .Q0(\coreInst/ALU_REGA_WEN ), .F1(\coreInst/fullALUInst/aluInst/ZERO_12 ));
  coreInst_aluGroupDecoderInst_SLICE_306 
    \coreInst/aluGroupDecoderInst/SLICE_306 ( .B1(EXECUTE_c), .A1(DECODE_c), 
    .D0(\coreInst.REGA_DINX[1] ), .C0(\coreInst/un1_DECODE ), 
    .B0(\coreInst/INSTRUCTION[8] ), .A0(\coreInst/INSTRUCTION[9] ), 
    .DI0(\coreInst/aluGroupDecoderInst/RD_B_3_sqmuxa ), 
    .CE(\coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i ), 
    .LSR(\coreInst/aluGroupDecoderInst/RD_B_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/aluGroupDecoderInst/RD_B_3_sqmuxa ), 
    .Q0(\coreInst/ALU_REGB_EN ), .F1(\coreInst/un1_DECODE ));
  SLICE_307 SLICE_307( .C1(\mcuResourcesInst/memoryMapperInst/N_58 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/N_40 ), .A1(\ADDR_BUF[15] ), 
    .C0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), 
    .B0(\mcuResourcesInst/DIN_INT[4] ), .A0(\DIN_GPIO[4] ), .DI0(\CPU_DIN[4] ), 
    .M0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[4] ), .Q0(\coreInst/ARGA_X[0] ));
  SLICE_308 SLICE_308( .C1(\mcuResourcesInst/memoryMapperInst/N_59 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/N_41 ), .A1(\ADDR_BUF[15] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), 
    .C0(\mcuResourcesInst/N_15 ), .B0(\mcuResourcesInst/DOUT_1_sn_N_5_mux ), 
    .A0(\DIN_GPIO[5] ), .DI0(\CPU_DIN[5] ), 
    .M0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[5] ), .Q0(\coreInst/ARGA_X[1] ));
  SLICE_309 SLICE_309( .C1(\mcuResourcesInst/memoryMapperInst/N_60 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/N_42 ), .A1(\ADDR_BUF[15] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), 
    .C0(\mcuResourcesInst/N_16 ), .B0(\mcuResourcesInst/DOUT_1_sn_N_5_mux ), 
    .A0(\DIN_GPIO[6] ), .DI0(\CPU_DIN[6] ), 
    .M0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[6] ), .Q0(\coreInst/ARGA_X[2] ));
  SLICE_310 SLICE_310( .C1(\mcuResourcesInst/memoryMapperInst/N_61 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/N_43 ), .A1(\ADDR_BUF[15] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), 
    .C0(\mcuResourcesInst/N_17 ), .B0(\mcuResourcesInst/DOUT_1_sn_N_5_mux ), 
    .A0(\DIN_GPIO[7] ), .DI0(\CPU_DIN[7] ), 
    .M0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[7] ), .Q0(\coreInst/ARGA_X[3] ));
  SLICE_311 SLICE_311( .D1(\mcuResourcesInst.memoryMapperInst.g1 ), 
    .C1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .B1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .A1(\mcuResourcesInst/memoryMapperInst/N_72 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/g0_1 ), 
    .B0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .A0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_rn_0_0[0] ), 
    .DI1(\CPU_DIN[1] ), .DI0(\CPU_DIN[0] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), 
    .F0(\CPU_DIN[0] ), .Q0(\coreInst/ARGB_X[0] ), .F1(\CPU_DIN[1] ), 
    .Q1(\coreInst/ARGB_X[1] ));
  SLICE_312 SLICE_312( .D1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .C1(\mcuResourcesInst/memoryMapperInst/N_73 ), .B1(g0_22), 
    .A1(\DIN_GPIO[2] ), .D0(\mcuResourcesInst/memoryMapperInst/g0_12_1 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/N_73 ), 
    .B0(\mcuResourcesInst/DIN_INT[2] ), .A0(g0_22), .DI0(\CPU_DIN[2] ), 
    .CE(DECODE_c), .CLK(PIN_CLK_X1_c), .F0(\CPU_DIN[2] ), 
    .Q0(\coreInst/ARGB_X[2] ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_12_1 ));
  SLICE_313 SLICE_313( .C1(\mcuResourcesInst/memoryMapperInst/N_57 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/N_39 ), .A1(\ADDR_BUF[15] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .C0(\mcuResourcesInst/DOUT_1_0_a2_0[3] ), .B0(\mcuResourcesInst.RD_INT ), 
    .A0(\DIN_GPIO[3] ), .DI0(\CPU_DIN[3] ), 
    .M0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[3] ), .Q0(\coreInst/ARGB_X[3] ));
  coreInst_aluGroupDecoderInst_SLICE_314 
    \coreInst/aluGroupDecoderInst/SLICE_314 ( 
    .B0(\coreInst/aluGroupDecoderInst/CCL_LD_1_sqmuxa ), 
    .A0(\coreInst/CCL_LD ), .DI0(\coreInst/aluGroupDecoderInst/fb_0 ), 
    .LSR(\coreInst/aluGroupDecoderInst/CCL_LD_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/aluGroupDecoderInst/fb_0 ), .Q0(\coreInst/CCL_LD ));
  coreInst_fullALUInst_SLICE_315 \coreInst/fullALUInst/SLICE_315 ( 
    .D1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C1(\coreInst/ALU_OPX[3] ), .B1(\coreInst/ALU_OPX[2] ), 
    .A1(\coreInst/ALU_OPX[1] ), 
    .D0(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_S1 ), 
    .C0(\coreInst/fullALUInst/aluInst/CARRY_sn_N_5 ), 
    .B0(\coreInst/fullALUInst/aluInst/CARRY_m0 ), .A0(\coreInst/ALU_OPX[1] ), 
    .DI0(\coreInst/fullALUInst/CC_C ), .CE(\coreInst/CCL_LD ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/fullALUInst/CC_C ), 
    .Q0(\coreInst/CC_CARRY ), .F1(\coreInst/fullALUInst/aluInst/CARRY_sn_N_5 ));
  coreInst_fullALUInst_SLICE_316 \coreInst/fullALUInst/SLICE_316 ( 
    .C1(\coreInst/un21_RESULT[11] ), .B1(\coreInst/N_4_1_0 ), 
    .A1(\coreInst/RESULT_14_d[11] ), 
    .D0(\coreInst/fullALUInst/aluInst/arithmetic ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT101 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_323 ), .A0(\coreInst/ALU_R[0] ), 
    .DI0(\coreInst/fullALUInst/CC_P ), .CE(\coreInst/CCL_LD ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/fullALUInst/CC_P ), 
    .Q0(\coreInst/CC_PARITY ), .F1(\coreInst/fullALUInst/aluInst/N_284 ));
  coreInst_SLICE_317 \coreInst/SLICE_317 ( .D1(\coreInst.REGA_DINX[1] ), 
    .C1(\coreInst/REGA_DINX[0] ), .B1(\coreInst/ALU_R[15] ), 
    .A1(\CPU_DIN[15] ), .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_304 ), .A0(\coreInst/N_176 ), 
    .DI0(\coreInst/ALU_R[15] ), .CE(\coreInst/CCL_LD ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/ALU_R[15] ), .Q0(\coreInst/CC_SIGN ), 
    .F1(\coreInst/registerFileInst/regs/DINA[15] ));
  coreInst_fullALUInst_SLICE_318 \coreInst/fullALUInst/SLICE_318 ( 
    .D1(\coreInst/fullALUInst/aluInst/ZERO_6 ), .C1(\coreInst/ALU_R[14] ), 
    .B1(\coreInst/ALU_R[10] ), .A1(\coreInst/ALU_R[8] ), 
    .D0(\coreInst/fullALUInst/aluInst/ZERO_12 ), 
    .C0(\coreInst/fullALUInst/aluInst/ZERO_9 ), .B0(\coreInst/ALU_R[15] ), 
    .A0(\coreInst/ALU_R[11] ), .DI0(\coreInst/fullALUInst/CC_Z ), 
    .CE(\coreInst/CCL_LD ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/fullALUInst/CC_Z ), .Q0(\coreInst/CC_ZERO ), 
    .F1(\coreInst/fullALUInst/aluInst/ZERO_9 ));
  coreInst_SLICE_319 \coreInst/SLICE_319 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/INSTRUCTION[9] ), .B1(\coreInst/INSTRUCTION[8] ), 
    .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/generalGroupDecoderInst/ALU_OPX8 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .DI0(\coreInst/generalGroupDecoderInst/DI ), .CE(EXECUTE_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/generalGroupDecoderInst/DI ), 
    .Q0(\coreInst/DIX ), .F1(\coreInst/fullALUInst/muxA/N_6 ));
  coreInst_SLICE_320 \coreInst/SLICE_320 ( .C1(\coreInst/INSTRUCTION[9] ), 
    .B1(\coreInst/INSTRUCTION[8] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/generalGroupDecoderInst/ALU_OPX8 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .DI0(\coreInst/generalGroupDecoderInst/EI ), .CE(EXECUTE_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/generalGroupDecoderInst/EI ), 
    .Q0(\coreInst/EIX ), .F1(\coreInst/LDS_PC_OFFSETX[1] ));
  coreInst_programCounterInst_SLICE_321 
    \coreInst/programCounterInst/SLICE_321 ( .D1(\coreInst/PC_BASEX[1] ), 
    .C1(\coreInst/PC_BASEX[0] ), .B1(\coreInst/PC_A[0] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/PC_OFFSETX[0] ), 
    .C0(\coreInst/PC_OFFSETX[1] ), .B0(\CPU_DIN[0] ), .A0(\coreInst/ARGB[0] ), 
    .DI0(\coreInst/programCounterInst/PC_A_NEXT[0] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/PC_A_NEXT[0] ), .Q0(\coreInst/HERE[0] ), 
    .F1(\coreInst/ARGB[0] ), .Q1(\coreInst/HERE[1] ));
  SLICE_329 SLICE_329( .D1(\DIN_BUS[8] ), .C1(\mcuResourcesInst/DIN_UART[8] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[8] ), .C0(\mcuResourcesInst/DIN_ROM[8] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[8] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), 
    .OFX0(\CPU_DIN[8] ), .Q0(\coreInst/INSTRUCTION[8] ));
  SLICE_330 SLICE_330( .D1(\DIN_BUS[9] ), .C1(\mcuResourcesInst/DIN_UART[9] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[9] ), .C0(\mcuResourcesInst/DIN_ROM[9] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[9] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), 
    .OFX0(\CPU_DIN[9] ), .Q0(\coreInst/INSTRUCTION[9] ));
  SLICE_331 SLICE_331( .D1(\DIN_BUS[14] ), 
    .C1(\mcuResourcesInst/DIN_UART[14] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .D0(\mcuResourcesInst/DIN_RAM[14] ), .C0(\mcuResourcesInst/DIN_ROM[14] ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .DI0(\CPU_DIN[14] ), .M0(\ADDR_BUF[15] ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), .OFX0(\CPU_DIN[14] ), .Q0(\coreInst/INSTRUCTION[14] ));
  SLICE_332 SLICE_332( 
    .D1(\mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_5_3 ), 
    .C1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), .B1(N_70), 
    .A1(\ADDR_BUF[10] ), 
    .B0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .A0(\mcuResourcesInst/memoryMapperInst/N_86 ), .DI0(\CPU_DIN[15] ), 
    .CE(DECODE_c), .CLK(PIN_CLK_X1_c), .F0(\CPU_DIN[15] ), 
    .Q0(\coreInst/INSTRUCTION[15] ), 
    .F1(\coreInst/programCounterInst/ARGA_m2_e ));
  coreInst_SLICE_336 \coreInst/SLICE_336 ( .D1(\coreInst/INSTRUCTION_14_rep1 ), 
    .C1(\coreInst/INSTRUCTION[8] ), .B1(\coreInst/ARGB_X[1] ), 
    .A1(\coreInst/ARGA_X[3] ), .D0(COMMIT_c), .C0(\coreInst/INSTRUCTION[8] ), 
    .B0(EXECUTE_c), .A0(DECODE_c), .DI0(\coreInst/jumpGroupDecoderInst/RDX_5 ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/jumpGroupDecoderInst/RDX_5 ), 
    .Q0(\coreInst/JMP_RDX ), 
    .F1(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1_0[9] ));
  coreInst_SLICE_337 \coreInst/SLICE_337 ( .B1(DECODE_c), .A1(EXECUTE_c), 
    .D0(COMMIT_c), .C0(\coreInst/ALU_ALU_OPX[1] ), .B0(EXECUTE_c), 
    .A0(DECODE_c), .DI0(\coreInst/loadStoreGroupDecoderInst/BYTEX_5 ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/loadStoreGroupDecoderInst/BYTEX_5 ), 
    .Q0(\coreInst/LDS_BYTEX ), .F1(\coreInst/un1_DECODE_i ));
  coreInst_SLICE_338 \coreInst/SLICE_338 ( .B1(EXECUTE_c), .A1(COMMIT_c), 
    .D0(COMMIT_c), .C0(\coreInst/ALU_ALU_OPX[2] ), .B0(EXECUTE_c), 
    .A0(DECODE_c), .DI0(\coreInst/loadStoreGroupDecoderInst/RDX_5 ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/loadStoreGroupDecoderInst/RDX_5 ), 
    .Q0(\coreInst/LDS_RDX ), .F1(\coreInst/generalGroupDecoderInst/EIX6 ));
  coreInst_SLICE_339 \coreInst/SLICE_339 ( .D1(\coreInst/REGB_EN_2 ), 
    .C1(FETCH_c), .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/INSTRUCTION[14] ), .C0(DECODE_c), .B0(EXECUTE_c), 
    .A0(COMMIT_c), .DI0(\coreInst/REGB_EN_2 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/REGB_EN_2 ), .Q0(\coreInst/LDS_REGA_EN ), 
    .F1(\coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i ));
  coreInst_SLICE_340 \coreInst/SLICE_340 ( .D1(\coreInst/ALU_ALU_OPX[2] ), 
    .C1(\coreInst/ALU_ALU_OPX[3] ), .B1(\coreInst/jumpGroupDecoderInst/CC ), 
    .A1(\coreInst/INSTRUCTION[8] ), .B0(\coreInst/ALU_ALU_OPX[2] ), 
    .A0(COMMIT_c), .DI0(\coreInst/loadStoreGroupDecoderInst/REGA_WEN_3 ), 
    .CE(\coreInst/un1_DECODE_i ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/loadStoreGroupDecoderInst/REGA_WEN_3 ), 
    .Q0(\coreInst/LDS_REGA_WEN ), .F1(\coreInst/JMP_ADDR_BUSX[0] ));
  coreInst_SLICE_341 \coreInst/SLICE_341 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_sex[10] ), 
    .C1(\coreInst/RESULT_m3_0_a2_0 ), .B1(\coreInst/LDS_REGA_DINX[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10] ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/ALU_ALU_OPX[0] ), 
    .A0(COMMIT_c), .DI0(\coreInst/loadStoreGroupDecoderInst/REGB_WEN_3 ), 
    .CE(\coreInst/un1_DECODE_i ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/loadStoreGroupDecoderInst/REGB_WEN_3 ), 
    .Q0(\coreInst/LDS_REGB_WEN ), .F1(\coreInst/RESULT_16_d_1[10] ));
  coreInst_SLICE_342 \coreInst/SLICE_342 ( .B1(FETCH_c), .A1(EXECUTE_c), 
    .B0(\coreInst/ALU_ALU_OPX[2] ), .A0(EXECUTE_c), 
    .DI0(\coreInst/loadStoreGroupDecoderInst/un1_EXECUTE_1 ), .CE(DECODE_c), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/loadStoreGroupDecoderInst/un1_EXECUTE_1 ), 
    .Q0(\coreInst/LDS_WRX ), .F1(\coreInst/opxMultiplexerInst/un1_EXECUTE ));
  coreInst_programCounterInst_SLICE_343 
    \coreInst/programCounterInst/SLICE_343 ( 
    .D1(\coreInst/programCounterInst/INTR0[0] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[0] ), 
    .D0(\coreInst/programCounterInst/INTR1[0] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[0] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[0] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[0] ), .Q0(\coreInst/PC_A[0] ));
  coreInst_programCounterInst_SLICE_344 
    \coreInst/programCounterInst/SLICE_344 ( 
    .D1(\coreInst/programCounterInst/INTR0[1] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .D0(\coreInst/programCounterInst/INTR1[1] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[1] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[1] ), .Q0(\coreInst/PC_A[1] ));
  coreInst_programCounterInst_SLICE_345 
    \coreInst/programCounterInst/SLICE_345 ( 
    .D1(\coreInst/programCounterInst/INTR0[2] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .D0(\coreInst/programCounterInst/INTR1[2] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[2] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[2] ), .Q0(\coreInst/PC_A[2] ));
  coreInst_programCounterInst_SLICE_346 
    \coreInst/programCounterInst/SLICE_346 ( 
    .D1(\coreInst/programCounterInst/INTR0[3] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .D0(\coreInst/programCounterInst/INTR1[3] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[3] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[3] ), .Q0(\coreInst/PC_A[3] ));
  coreInst_programCounterInst_SLICE_347 
    \coreInst/programCounterInst/SLICE_347 ( 
    .D1(\coreInst/programCounterInst/INTR0[4] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .D0(\coreInst/programCounterInst/INTR1[4] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[4] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[4] ), .Q0(\coreInst/PC_A[4] ));
  coreInst_programCounterInst_SLICE_348 
    \coreInst/programCounterInst/SLICE_348 ( 
    .D1(\coreInst/programCounterInst/INTR0[5] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .D0(\coreInst/programCounterInst/INTR1[5] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[5] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[5] ), .Q0(\coreInst/PC_A[5] ));
  coreInst_programCounterInst_SLICE_349 
    \coreInst/programCounterInst/SLICE_349 ( 
    .D1(\coreInst/programCounterInst/INTR0[6] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .D0(\coreInst/programCounterInst/INTR1[6] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[6] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[6] ), .Q0(\coreInst/PC_A[6] ));
  coreInst_programCounterInst_SLICE_350 
    \coreInst/programCounterInst/SLICE_350 ( 
    .D1(\coreInst/programCounterInst/INTR0[7] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .D0(\coreInst/programCounterInst/INTR1[7] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[7] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[7] ), .Q0(\coreInst/PC_A[7] ));
  coreInst_programCounterInst_SLICE_351 
    \coreInst/programCounterInst/SLICE_351 ( 
    .D1(\coreInst/programCounterInst/INTR0[8] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .D0(\coreInst/programCounterInst/INTR1[8] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[8] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[8] ), .Q0(\coreInst/PC_A[8] ));
  coreInst_programCounterInst_SLICE_352 
    \coreInst/programCounterInst/SLICE_352 ( 
    .D1(\coreInst/programCounterInst/INTR0[9] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .D0(\coreInst/programCounterInst/INTR1[9] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[9] ), .M0(\coreInst/PC_NEXTX[0] ), 
    .CE(\coreInst/programCounterInst/PC_A5 ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\coreInst/programCounterInst/PC_A_3[9] ), .Q0(\coreInst/PC_A[9] ));
  coreInst_programCounterInst_SLICE_353 
    \coreInst/programCounterInst/SLICE_353 ( 
    .D1(\coreInst/programCounterInst/INTR0[10] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .D0(\coreInst/programCounterInst/INTR1[10] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[10] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[10] ), 
    .Q0(\coreInst/PC_A[10] ));
  coreInst_programCounterInst_SLICE_354 
    \coreInst/programCounterInst/SLICE_354 ( 
    .D1(\coreInst/programCounterInst/INTR0[11] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .D0(\coreInst/programCounterInst/INTR1[11] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[11] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[11] ), 
    .Q0(\coreInst/PC_A[11] ));
  coreInst_programCounterInst_SLICE_355 
    \coreInst/programCounterInst/SLICE_355 ( 
    .D1(\coreInst/programCounterInst/INTR0[12] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .D0(\coreInst/programCounterInst/INTR1[12] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[12] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[12] ), 
    .Q0(\coreInst/PC_A[12] ));
  coreInst_programCounterInst_SLICE_356 
    \coreInst/programCounterInst/SLICE_356 ( 
    .D1(\coreInst/programCounterInst/INTR0[13] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .D0(\coreInst/programCounterInst/INTR1[13] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[13] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[13] ), 
    .Q0(\coreInst/PC_A[13] ));
  coreInst_programCounterInst_SLICE_357 
    \coreInst/programCounterInst/SLICE_357 ( 
    .D1(\coreInst/programCounterInst/INTR0[14] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .D0(\coreInst/programCounterInst/INTR1[14] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[14] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[14] ), 
    .Q0(\coreInst/PC_A[14] ));
  coreInst_programCounterInst_SLICE_358 
    \coreInst/programCounterInst/SLICE_358 ( 
    .D1(\coreInst/programCounterInst/INTR0[15] ), .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/PC_NEXTX[1] ), 
    .A1(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .D0(\coreInst/programCounterInst/INTR1[15] ), .C0(\coreInst/PC_NEXTX[2] ), 
    .B0(\coreInst/PC_NEXTX[1] ), 
    .A0(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .DI0(\coreInst/programCounterInst/PC_A_3[15] ), 
    .M0(\coreInst/PC_NEXTX[0] ), .CE(\coreInst/programCounterInst/PC_A5 ), 
    .CLK(PIN_CLK_X1_c), .OFX0(\coreInst/programCounterInst/PC_A_3[15] ), 
    .Q0(\coreInst/PC_A[15] ));
  coreInst_opxMultiplexerInst_SLICE_359 
    \coreInst/opxMultiplexerInst/SLICE_359 ( 
    .D1(\coreInst/opxMultiplexerInst/ADDR_BUSX_2_sqmuxa ), 
    .C1(\coreInst/CC_APPLY ), .B1(\coreInst/INSTRUCTION[9] ), 
    .A1(\coreInst/INSTRUCTION[8] ), 
    .D0(\coreInst/opxMultiplexerInst/ADDR_BUSX_2_sqmuxa ), 
    .C0(\coreInst/CC_APPLY ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), 
    .DI1(\coreInst/opxMultiplexerInst/PC_BASEX_3[1] ), 
    .DI0(\coreInst/opxMultiplexerInst/PC_BASEX_3[0] ), 
    .CE(\coreInst/opxMultiplexerInst/un1_EXECUTE ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/opxMultiplexerInst/PC_BASEX_3[0] ), 
    .Q0(\coreInst/PC_BASEX[0] ), 
    .F1(\coreInst/opxMultiplexerInst/PC_BASEX_3[1] ), 
    .Q1(\coreInst/PC_BASEX[1] ));
  coreInst_SLICE_360 \coreInst/SLICE_360 ( .C1(\coreInst/INSTRUCTION[9] ), 
    .B1(\coreInst/INSTRUCTION[8] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/generalGroupDecoderInst/ALU_OPX8 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .DI0(\coreInst/generalGroupDecoderInst/HALT_i ), 
    .CE(\coreInst/generalGroupDecoderInst/EIX6 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/generalGroupDecoderInst/HALT_i ), .Q0(\coreInst/PC_ENX ), 
    .F1(\coreInst/LDS_ADDR_BUSX[1] ));
  coreInst_interruptStateMachineInst_SLICE_361 
    \coreInst/interruptStateMachineInst/SLICE_361 ( 
    .D1(\coreInst/interruptStateMachineInst/STATE[8] ), 
    .C1(\coreInst/interruptStateMachineInst/STATE[6] ), 
    .B1(\coreInst/interruptStateMachineInst/STATE[5] ), .A1(PIN_INT0_c), 
    .D0(\coreInst/interruptStateMachineInst/STATE[9] ), 
    .C0(\coreInst/interruptStateMachineInst/STATE[3] ), 
    .B0(\coreInst/interruptStateMachineInst/STATE[2] ), 
    .A0(\coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT_0_a3_2 ), 
    .DI0(\coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT ), 
    .Q0(\coreInst/PC_LD_INT0X ), 
    .F1(\coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT_0_a3_2 ));
  coreInst_interruptStateMachineInst_SLICE_362 
    \coreInst/interruptStateMachineInst/SLICE_362 ( 
    .D1(\coreInst/interruptStateMachineInst/STATE[8] ), 
    .C1(\coreInst/interruptStateMachineInst/EI ), .B1(\coreInst/PC_NEXTX[2] ), 
    .A1(INT1), .D0(\coreInst/interruptStateMachineInst/STATE[0] ), 
    .C0(\coreInst/interruptStateMachineInst/EI ), .B0(PIN_INT0_c), .A0(INT1), 
    .DI0(\coreInst/interruptStateMachineInst/STATE_ns[1] ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/STATE_ns[1] ), 
    .Q0(\coreInst/PC_LD_INT1X ), 
    .F1(\coreInst/interruptStateMachineInst/N_69 ));
  coreInst_interruptStateMachineInst_SLICE_363 
    \coreInst/interruptStateMachineInst/SLICE_363 ( 
    .D1(\coreInst/interruptStateMachineInst/STATE_ns[1] ), 
    .C1(\coreInst/interruptStateMachineInst/STATE[6] ), 
    .B1(\coreInst/interruptStateMachineInst/STATE[5] ), .A1(\coreInst/RETIX ), 
    .D0(\coreInst/interruptStateMachineInst/STATE[6] ), 
    .C0(\coreInst/interruptStateMachineInst/STATE[5] ), 
    .B0(\coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT ), 
    .A0(\coreInst/RETIX ), 
    .DI1(\coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[1] ), 
    .DI0(\coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[0] ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[0] ), 
    .Q0(\coreInst/PC_NEXTX[0] ), 
    .F1(\coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[1] ), 
    .Q1(\coreInst/PC_NEXTX[1] ));
  coreInst_interruptStateMachineInst_SLICE_364 
    \coreInst/interruptStateMachineInst/SLICE_364 ( 
    .C1(\coreInst/interruptStateMachineInst/STATE[4] ), .B1(\coreInst/RETIX ), 
    .A1(PIN_INT0_c), .C0(\coreInst/interruptStateMachineInst/STATE[4] ), 
    .B0(\coreInst/RETIX ), .A0(PIN_INT0_c), 
    .DI0(\coreInst/interruptStateMachineInst/STATE_ns[7] ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/STATE_ns[7] ), 
    .Q0(\coreInst/PC_NEXTX[2] ), 
    .F1(\coreInst/interruptStateMachineInst/N_72 ));
  coreInst_opxMultiplexerInst_SLICE_365 
    \coreInst/opxMultiplexerInst/SLICE_365 ( 
    .D1(\coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_N_3 ), 
    .C1(\coreInst/LDS_PC_OFFSETX[1] ), .B1(\coreInst/JMP_PC_OFFSETX[1] ), 
    .A1(\coreInst/INSTRUCTION[14] ), 
    .D0(\coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_N_3 ), 
    .C0(\coreInst/LDS_PC_OFFSETX[1] ), .B0(\coreInst/JMP_PC_OFFSETX[0] ), 
    .A0(\coreInst/INSTRUCTION[14] ), 
    .DI1(\coreInst/opxMultiplexerInst/PC_OFFSETX_3[1] ), 
    .DI0(\coreInst/opxMultiplexerInst/PC_OFFSETX_3[0] ), 
    .CE(\coreInst/opxMultiplexerInst/un1_EXECUTE ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/opxMultiplexerInst/PC_OFFSETX_3[0] ), 
    .Q0(\coreInst/PC_OFFSETX[0] ), 
    .F1(\coreInst/opxMultiplexerInst/PC_OFFSETX_3[1] ), 
    .Q1(\coreInst/PC_OFFSETX[1] ));
  coreInst_generalGroupDecoderInst_SLICE_366 
    \coreInst/generalGroupDecoderInst/SLICE_366 ( 
    .B1(\coreInst/INSTRUCTION[15] ), .A1(\coreInst/INSTRUCTION[14] ), 
    .D0(\coreInst/generalGroupDecoderInst/ALU_OPX8 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .DI0(\coreInst/generalGroupDecoderInst/RETI ), .CE(EXECUTE_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/generalGroupDecoderInst/RETI ), 
    .Q0(\coreInst/RETIX ), .F1(\coreInst/generalGroupDecoderInst/ALU_OPX8 ));
  coreInst_SLICE_367 \coreInst/SLICE_367 ( .B1(\coreInst/PC_ENX ), 
    .A1(DECODE_c), .B0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .A0(\coreInst/PC_ENX ), 
    .DI0(\coreInst/instructionPhaseDecoderInst/PHASE_0[0] ), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/instructionPhaseDecoderInst/PHASE_0[0] ), 
    .Q0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .F1(\coreInst/programCounterInst/HERE5 ));
  coreInst_instructionPhaseDecoderInst_SLICE_368 
    \coreInst/instructionPhaseDecoderInst/SLICE_368 ( 
    .B0(\coreInst/instructionPhaseDecoderInst/PHASE[1] ), 
    .A0(\coreInst/instructionPhaseDecoderInst/PHASE[0] ), 
    .DI0(\coreInst/instructionPhaseDecoderInst/N_42_i ), 
    .M1(\coreInst/instructionPhaseDecoderInst/PHASE_d[3] ), 
    .CE(\coreInst/PC_ENX ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/instructionPhaseDecoderInst/N_42_i ), 
    .Q0(\coreInst/instructionPhaseDecoderInst/PHASE[1] ), 
    .Q1(\coreInst/instructionPhaseDecoderInst/PHASE[2] ));
  coreInst_interruptStateMachineInst_SLICE_369 
    \coreInst/interruptStateMachineInst/SLICE_369 ( 
    .B1(\coreInst/interruptStateMachineInst/STATE[0] ), 
    .A1(\coreInst/PC_NEXTX[2] ), .C0(\coreInst/interruptStateMachineInst/EI ), 
    .B0(\coreInst/EIX ), .A0(\coreInst/DIX ), 
    .DI0(\coreInst/interruptStateMachineInst/EI_2 ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/EI_2 ), 
    .Q0(\coreInst/interruptStateMachineInst/EI ), 
    .F1(\coreInst/interruptStateMachineInst/N_81 ));
  coreInst_interruptStateMachineInst_SLICE_370 
    \coreInst/interruptStateMachineInst/SLICE_370 ( 
    .C1(\coreInst/PC_NEXTX[2] ), 
    .B1(\coreInst/interruptStateMachineInst/STATE[0] ), .A1(PIN_INT0_c), 
    .D0(\coreInst/interruptStateMachineInst/STATE[8] ), 
    .C0(\coreInst/interruptStateMachineInst/N_81 ), 
    .B0(\coreInst/interruptStateMachineInst/N_69 ), .A0(PIN_INT0_c), 
    .DI1(\coreInst/interruptStateMachineInst/N_51_i ), 
    .DI0(\coreInst/interruptStateMachineInst/N_48_i ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/N_48_i ), 
    .Q0(\coreInst/interruptStateMachineInst/STATE[0] ), 
    .F1(\coreInst/interruptStateMachineInst/N_51_i ), 
    .Q1(\coreInst/interruptStateMachineInst/STATE[2] ));
  coreInst_interruptStateMachineInst_SLICE_371 
    \coreInst/interruptStateMachineInst/SLICE_371 ( 
    .D1(\coreInst/interruptStateMachineInst/STATE[9] ), 
    .C1(\coreInst/interruptStateMachineInst/N_72 ), 
    .B1(\coreInst/PC_LD_INT1X ), .A1(PIN_INT0_c), 
    .C0(\coreInst/interruptStateMachineInst/STATE[4] ), 
    .B0(\coreInst/PC_LD_INT1X ), .A0(PIN_INT0_c), 
    .DI1(\coreInst/interruptStateMachineInst/STATE_ns[4] ), 
    .DI0(\coreInst/interruptStateMachineInst/N_53_i ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/N_53_i ), 
    .Q0(\coreInst/interruptStateMachineInst/STATE[3] ), 
    .F1(\coreInst/interruptStateMachineInst/STATE_ns[4] ), 
    .Q1(\coreInst/interruptStateMachineInst/STATE[4] ));
  coreInst_interruptStateMachineInst_SLICE_372 
    \coreInst/interruptStateMachineInst/SLICE_372 ( 
    .C1(\coreInst/interruptStateMachineInst/STATE[6] ), 
    .B1(\coreInst/interruptStateMachineInst/STATE[3] ), .A1(\coreInst/RETIX ), 
    .C0(\coreInst/interruptStateMachineInst/STATE[5] ), 
    .B0(\coreInst/interruptStateMachineInst/STATE[2] ), .A0(\coreInst/RETIX ), 
    .DI1(\coreInst/interruptStateMachineInst/STATE_ns[6] ), 
    .DI0(\coreInst/interruptStateMachineInst/STATE_ns[5] ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/STATE_ns[5] ), 
    .Q0(\coreInst/interruptStateMachineInst/STATE[5] ), 
    .F1(\coreInst/interruptStateMachineInst/STATE_ns[6] ), 
    .Q1(\coreInst/interruptStateMachineInst/STATE[6] ));
  coreInst_interruptStateMachineInst_SLICE_373 
    \coreInst/interruptStateMachineInst/SLICE_373 ( 
    .B1(\coreInst/interruptStateMachineInst/STATE[6] ), .A1(\coreInst/RETIX ), 
    .B0(\coreInst/interruptStateMachineInst/STATE[5] ), .A0(\coreInst/RETIX ), 
    .DI1(\coreInst/interruptStateMachineInst/STATE_ns[9] ), 
    .DI0(\coreInst/interruptStateMachineInst/STATE_ns[8] ), .CE(COMMIT_c), 
    .CLK(PIN_CLK_X1_c), .F0(\coreInst/interruptStateMachineInst/STATE_ns[8] ), 
    .Q0(\coreInst/interruptStateMachineInst/STATE[8] ), 
    .F1(\coreInst/interruptStateMachineInst/STATE_ns[9] ), 
    .Q1(\coreInst/interruptStateMachineInst/STATE[9] ));
  mcuResourcesInst_UARTInst_SLICE_383 \mcuResourcesInst/UARTInst/SLICE_383 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[1] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[1] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UART_INT7 ), 
    .B0(\mcuResourcesInst/UARTInst/RX_BYTE[1] ), .A0(ADDR_GPIO), 
    .DI0(\mcuResourcesInst/UARTInst/N_96 ), .M0(\ADDR_BUF[1] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\mcuResourcesInst/UARTInst/N_96 ), 
    .Q0(\mcuResourcesInst.DIN_UART[1] ));
  mcuResourcesInst_UARTInst_SLICE_384 \mcuResourcesInst/UARTInst/SLICE_384 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[2] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[2] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R ), 
    .B0(\mcuResourcesInst/UARTInst/RX_BYTE[2] ), .A0(ADDR_GPIO), 
    .DI0(\mcuResourcesInst/UARTInst/DOUT_8[2] ), .M0(\ADDR_BUF[1] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\mcuResourcesInst/UARTInst/DOUT_8[2] ), 
    .Q0(\mcuResourcesInst.DIN_UART[2] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_385 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_385 ( .D1(PIN_INT3_c), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] ), 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ), 
    .A1(PIN_INT2_c), .D0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/N_94 ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/N_81 ), 
    .A0(\mcuResourcesInst/interruptMaskRegisterInst/N_71 ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/N_47_i ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/N_47_i ), 
    .Q0(\mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/N_71 ));
  mcuResourcesInst_UARTInst_SLICE_386 \mcuResourcesInst/UARTInst/SLICE_386 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[0] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[0] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/RX_BYTE[0] ), 
    .B0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE_R ), .A0(ADDR_GPIO), 
    .DI0(\mcuResourcesInst/UARTInst/DOUT_8[0] ), .M0(\ADDR_BUF[1] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .OFX0(\mcuResourcesInst/UARTInst/DOUT_8[0] ), 
    .Q0(\mcuResourcesInst/DIN_UART[0] ));
  mcuResourcesInst_UARTInst_SLICE_387 \mcuResourcesInst/UARTInst/SLICE_387 ( 
    .D1(\mcuResourcesInst/UARTInst/RX_BYTE[4] ), 
    .C1(\mcuResourcesInst/UARTInst/N_89 ), .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .D0(\mcuResourcesInst/UARTInst/RX_BYTE[3] ), 
    .C0(\mcuResourcesInst/UARTInst/N_90 ), .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .DI1(\mcuResourcesInst/UARTInst/DOUT_8[4] ), 
    .DI0(\mcuResourcesInst/UARTInst/DOUT_8[3] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/DOUT_8[3] ), 
    .Q0(\mcuResourcesInst/DIN_UART[3] ), 
    .F1(\mcuResourcesInst/UARTInst/DOUT_8[4] ), 
    .Q1(\mcuResourcesInst/DIN_UART[4] ));
  mcuResourcesInst_UARTInst_SLICE_388 \mcuResourcesInst/UARTInst/SLICE_388 ( 
    .D1(\mcuResourcesInst/UARTInst/RX_BYTE[6] ), 
    .C1(\mcuResourcesInst/UARTInst/N_87 ), .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .D0(\mcuResourcesInst/UARTInst/RX_BYTE[5] ), 
    .C0(\mcuResourcesInst/UARTInst/N_88 ), .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .DI1(\mcuResourcesInst/UARTInst/DOUT_8[6] ), 
    .DI0(\mcuResourcesInst/UARTInst/DOUT_8[5] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/DOUT_8[5] ), 
    .Q0(\mcuResourcesInst/DIN_UART[5] ), 
    .F1(\mcuResourcesInst/UARTInst/DOUT_8[6] ), 
    .Q1(\mcuResourcesInst/DIN_UART[6] ));
  mcuResourcesInst_UARTInst_SLICE_389 \mcuResourcesInst/UARTInst/SLICE_389 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[7] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[7] ), .A1(ADDR_GPIO), 
    .D0(\mcuResourcesInst.UARTInst.RX_BYTE[7] ), 
    .C0(\mcuResourcesInst/UARTInst/N_24 ), .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/DOUT_8[7] ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/DOUT_8[7] ), 
    .Q0(\mcuResourcesInst/DIN_UART[7] ), .F1(\mcuResourcesInst/UARTInst/N_24 ));
  mcuResourcesInst_UARTInst_SLICE_390 \mcuResourcesInst/UARTInst/SLICE_390 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[9] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[9] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[8] ), 
    .B0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[8] ), .A0(ADDR_GPIO), 
    .DI1(\mcuResourcesInst/UARTInst/N_26 ), 
    .DI0(\mcuResourcesInst/UARTInst/N_25 ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .LSR(\mcuResourcesInst/UARTInst/DOUT_44 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/N_25 ), .Q0(\mcuResourcesInst/DIN_UART[8] ), 
    .F1(\mcuResourcesInst/UARTInst/N_26 ), .Q1(\mcuResourcesInst/DIN_UART[9] ));
  mcuResourcesInst_UARTInst_SLICE_391 \mcuResourcesInst/UARTInst/SLICE_391 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[11] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[11] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[10] ), 
    .B0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[10] ), .A0(ADDR_GPIO), 
    .DI1(\mcuResourcesInst/UARTInst/N_28 ), 
    .DI0(\mcuResourcesInst/UARTInst/N_27 ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .LSR(\mcuResourcesInst/UARTInst/DOUT_44 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/N_27 ), 
    .Q0(\mcuResourcesInst/DIN_UART[10] ), 
    .F1(\mcuResourcesInst/UARTInst/N_28 ), 
    .Q1(\mcuResourcesInst/DIN_UART[11] ));
  mcuResourcesInst_UARTInst_SLICE_392 \mcuResourcesInst/UARTInst/SLICE_392 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[13] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[13] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[12] ), 
    .B0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[12] ), .A0(ADDR_GPIO), 
    .DI1(\mcuResourcesInst/UARTInst/N_30 ), 
    .DI0(\mcuResourcesInst/UARTInst/N_29 ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .LSR(\mcuResourcesInst/UARTInst/DOUT_44 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/N_29 ), 
    .Q0(\mcuResourcesInst/DIN_UART[12] ), 
    .F1(\mcuResourcesInst/UARTInst/N_30 ), 
    .Q1(\mcuResourcesInst/DIN_UART[13] ));
  mcuResourcesInst_UARTInst_SLICE_393 \mcuResourcesInst/UARTInst/SLICE_393 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[15] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[15] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/UARTInst/TX_CLK_DIV[14] ), 
    .B0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[14] ), .A0(ADDR_GPIO), 
    .DI1(\mcuResourcesInst/UARTInst/N_32 ), 
    .DI0(\mcuResourcesInst/UARTInst/N_31 ), 
    .CE(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .LSR(\mcuResourcesInst/UARTInst/DOUT_44 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/N_31 ), 
    .Q0(\mcuResourcesInst/DIN_UART[14] ), 
    .F1(\mcuResourcesInst/UARTInst/N_32 ), 
    .Q1(\mcuResourcesInst/DIN_UART[15] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_394 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_394 ( .D1(PIN_INT6_c), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ), 
    .B1(\mcuResourcesInst/UART_INT7 ), 
    .A1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ), 
    .D0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/N_94 ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/N_81 ), 
    .A0(\mcuResourcesInst/interruptMaskRegisterInst/N_71 ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[1] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[1] ), 
    .Q0(\mcuResourcesInst/PRI_REG[1] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/N_81 ));
  SLICE_395 SLICE_395( .C1(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_0 ), 
    .B1(\ADDR_BUF[12] ), .A1(\ADDR_BUF[10] ), .D0(\coreInst/un21_RESULT[10] ), 
    .C0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_RNO[10] ), 
    .A0(\coreInst/RESULT_16_s_0[10] ), .DI0(\ADDR_BUF[10] ), 
    .CE(\mcuResourcesInst/RAMInst/wren_inv_g ), .CLK(PIN_CLK_X1_c), 
    .F0(\ADDR_BUF[10] ), .Q0(\mcuResourcesInst/RAMInst/addr10_ff ), 
    .F1(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_2 ));
  SLICE_397 SLICE_397( .C1(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), 
    .B1(\coreInst/busControllerInst/ADDR_BUF_3_d_1[11] ), 
    .A1(\coreInst/RESULT_14_d[11] ), 
    .D0(\coreInst/busControllerInst/ADDR_BUF_RNO[11] ), 
    .C0(\coreInst/un21_RESULT[11] ), .B0(\coreInst/N_4_1_0 ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), .DI0(\ADDR_BUF[11] ), 
    .CE(\mcuResourcesInst/RAMInst/wren_inv_g ), .CLK(PIN_CLK_X1_c), 
    .F0(\ADDR_BUF[11] ), .Q0(\mcuResourcesInst/RAMInst/addr11_ff ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_RNO[11] ));
  SLICE_399 SLICE_399( .D1(PIN_RESETN_c), .C1(\ADDR_BUF[15] ), 
    .B1(\ADDR_BUF[14] ), .A1(\ADDR_BUF[13] ), .D0(\coreInst/un21_RESULT[12] ), 
    .C0(\coreInst/N_4_1_0 ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12] ), .DI0(\ADDR_BUF[12] ), 
    .CE(\mcuResourcesInst/RAMInst/wren_inv_g ), .CLK(PIN_CLK_X1_c), 
    .F0(\ADDR_BUF[12] ), .Q0(\mcuResourcesInst/RAMInst/addr12_ff ), 
    .F1(\mcuResourcesInst/EN_RAM ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_401 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_401 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_1_sqmuxa_2 ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_DV9_i ), 
    .A0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r ), 
    .Q0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_DV9_i ));
  mcuResourcesInst_SLICE_402 \mcuResourcesInst/SLICE_402 ( 
    .D1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] ), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[3] ), 
    .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .C0(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), .B0(ADDR_GPIO), 
    .A0(\ADDR_BUF[1] ), .DI0(\mcuResourcesInst/UARTInst/un1_DOUT13 ), 
    .CE(\mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i ), 
    .CLK(PIN_CLK_X1_c), .F0(\mcuResourcesInst/UARTInst/un1_DOUT13 ), 
    .Q0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE_R ), 
    .F1(\mcuResourcesInst/DOUT_1_0_a2_0[3] ));
  SLICE_414 SLICE_414( .C1(\coreInst/REGA_DOUT[1] ), 
    .B1(\coreInst/busControllerInst/N_88 ), .A1(\coreInst.HIGH_BYTEX ), 
    .C0(\coreInst/REGA_DOUT[0] ), .B0(\coreInst/busControllerInst/N_87 ), 
    .A0(\coreInst.HIGH_BYTEX ), .DI1(\DOUT_BUF[9] ), .DI0(\DOUT_BUF[8] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\DOUT_BUF[8] ), .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[8] ), 
    .F1(\DOUT_BUF[9] ), .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[9] ));
  SLICE_415 SLICE_415( .C1(\coreInst/REGA_DOUT[3] ), 
    .B1(\coreInst/busControllerInst/N_90 ), .A1(\coreInst.HIGH_BYTEX ), 
    .C0(\coreInst/REGA_DOUT[2] ), .B0(\coreInst/busControllerInst/N_89 ), 
    .A0(\coreInst.HIGH_BYTEX ), .DI1(\DOUT_BUF[11] ), .DI0(\DOUT_BUF[10] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\DOUT_BUF[10] ), .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[10] ), 
    .F1(\DOUT_BUF[11] ), .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[11] ));
  SLICE_416 SLICE_416( .C1(\coreInst/REGA_DOUT[5] ), 
    .B1(\coreInst/busControllerInst/N_92 ), .A1(\coreInst.HIGH_BYTEX ), 
    .C0(\coreInst/REGA_DOUT[4] ), .B0(\coreInst/busControllerInst/N_91 ), 
    .A0(\coreInst.HIGH_BYTEX ), .DI1(\DOUT_BUF[13] ), .DI0(\DOUT_BUF[12] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\DOUT_BUF[12] ), .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[12] ), 
    .F1(\DOUT_BUF[13] ), .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[13] ));
  SLICE_417 SLICE_417( .C1(\coreInst/REGA_DOUT[7] ), 
    .B1(\coreInst/busControllerInst/N_94 ), .A1(\coreInst.HIGH_BYTEX ), 
    .C0(\coreInst/REGA_DOUT[6] ), .B0(\coreInst/busControllerInst/N_93 ), 
    .A0(\coreInst.HIGH_BYTEX ), .DI1(\DOUT_BUF[15] ), .DI0(\DOUT_BUF[14] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\DOUT_BUF[14] ), .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[14] ), 
    .F1(\DOUT_BUF[15] ), .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[15] ));
  mcuResourcesInst_UARTInst_SLICE_418 \mcuResourcesInst/UARTInst/SLICE_418 ( 
    .C1(\mcuResourcesInst/WR_UART ), .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .C0(\mcuResourcesInst/WR_UART ), .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa ), 
    .CE(\mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_i ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa ), 
    .Q0(\mcuResourcesInst/UARTInst/START_TX ), 
    .F1(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_419 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_419 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/START_TX ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_i[1] ), 
    .CE(\mcuResourcesInst/UARTInst/uartTxInst/N_43_i ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_i[1] ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_ACTIVE ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_0_0[0] ));
  mcuResourcesInst_UARTInst_SLICE_428 \mcuResourcesInst/UARTInst/SLICE_428 ( 
    .D1(\mcuResourcesInst/WR_UART ), 
    .C1(\mcuResourcesInst/UARTInst/TX_ACTIVE ), .B1(ADDR_GPIO), 
    .A1(\ADDR_BUF[1] ), .C0(\mcuResourcesInst/WR_UART ), .B0(ADDR_GPIO), 
    .A0(\ADDR_BUF[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_i ), 
    .CE(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_1_i ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_i ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R ), 
    .F1(\mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_i ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_429 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_429 ( 
    .D1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .B1(PIN_RESETN_c), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_1_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_1_sqmuxa ), 
    .Q0(\mcuResourcesInst/UARTInst/TX_DONE ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_430 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_430 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[0] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_431 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_431 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9_0 ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_Byte[7] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/CO0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[2] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[2] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_432 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_432 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[0] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[1] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_433 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_433 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[3] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[2] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[2] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[3] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_434 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_434 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[5] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[4] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[4] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[5] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_435 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_435 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[7] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[6] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[6] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[7] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_436 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_436 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[9] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[8] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[8] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[9] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_437 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_437 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[11] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[10] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[10] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[11] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_438 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_438 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[13] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[12] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[12] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[13] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_439 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_439 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0_S1 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[15] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[14] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[14] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[15] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_440 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_440 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/m11_1 ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/N_7 ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .DI1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[0] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8[1] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_441 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_441 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_1_sqmuxa_2 ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_1_sqmuxa_2 ), 
    .Q0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_442 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_442 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/CO0 ), 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/N_29_3 ), .A0(PIN_RESETN_c), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[1] ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[0] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[1] ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_443 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_443 ( 
    .D1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/N_29_3 ), .A1(PIN_RESETN_c), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/CO0 ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[2] ), 
    .LSR(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1 ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[2] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/CO0 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_444 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_444 ( 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_1[0] ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_0_0[0] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .DI1(\mcuResourcesInst/UARTInst/uartTxInst/N_26_i_i ), 
    .DI0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns[0] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns[0] ), 
    .Q0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/N_26_i_i ), 
    .Q1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_450 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_450 ( 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ), 
    .A1(PIN_INT2_c), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[1] ), 
    .A0(PIN_INT1_c), 
    .DI1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[2] ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[1] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[2] ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[2] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_451 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_451 ( 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] ), 
    .A1(PIN_INT4_c), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] ), 
    .A0(PIN_INT3_c), 
    .DI1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[4] ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[3] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[3] ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[3] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[4] ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[4] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_452 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_452 ( 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ), 
    .A1(PIN_INT6_c), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] ), 
    .A0(PIN_INT5_c), 
    .DI1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[6] ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[5] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[5] ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[5] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[6] ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[6] ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_453 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_453 ( .D1(PIN_INT6_c), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ), 
    .B1(\mcuResourcesInst/UART_INT7 ), 
    .A1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ), 
    .A0(\mcuResourcesInst/UART_INT7 ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/N_69_i ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/N_69_i ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[7] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/N_146 ));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_458 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_458 ( 
    .D1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[5] ), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[4] ), 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/INTS[2] ), 
    .A1(\mcuResourcesInst/interruptMaskRegisterInst/N_146 ), 
    .D0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[3] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[2] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ), 
    .A0(\mcuResourcesInst/interruptMaskRegisterInst/N_106 ), 
    .DI0(\mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[0] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[0] ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[0] ), 
    .F1(\mcuResourcesInst/interruptMaskRegisterInst/N_106 ));
  mcuResourcesInst_interruptMaskRegisterInst_DOUT_1_2__SLICE_459 
    \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459 ( 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ), 
    .B1(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[2] ), 
    .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2] ), 
    .B0(\mcuResourcesInst.RD_INT ), .A0(ADDR_GPIO), 
    .M0(\mcuResourcesInst/DOUT_1_sn_N_5_mux ), 
    .OFX0(\mcuResourcesInst/DIN_INT[2] ));
  mcuResourcesInst_UARTInst_uartTxInst_o_TX_Serial_2_6_SLICE_460 
    \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460 ( 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[7] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[6] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[5] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[4] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .M1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ), 
    .M0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .FXB(\mcuResourcesInst/UARTInst/uartTxInst/N_20 ), 
    .FXA(\mcuResourcesInst/UARTInst/uartTxInst/N_17 ), 
    .OFX0(\mcuResourcesInst/UARTInst/uartTxInst/N_20 ), 
    .OFX1(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2 ));
  mcuResourcesInst_UARTInst_uartTxInst_o_TX_Serial_2_3_SLICE_461 
    \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461 ( 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[3] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[2] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .M0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .OFX0(\mcuResourcesInst/UARTInst/uartTxInst/N_17 ));
  mcuResourcesInst_UARTInst_uartRXInst_r_SM_Main_8_1_0__m6_SLICE_462 
    \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_Byte[7] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 ), 
    .A0(PIN_RXD_c), .M0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .OFX0(\mcuResourcesInst/UARTInst/uartRXInst/N_7 ));
  mcuResourcesInst_RAMInst_mux_0_MUX41A_MUX21_SLICE_463 
    \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_16 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_16 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_16 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_16 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_0/FXA ));
  mcuResourcesInst_RAMInst_mux_0_MUX41B_MUX21_SLICE_464 
    \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_16 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_16 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_16 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_16 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_0/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_0/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_0/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[15] ));
  mcuResourcesInst_RAMInst_mux_15_MUX41A_MUX21_SLICE_465 
    \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_0 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_0 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_0 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_0 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_15/FXA ));
  mcuResourcesInst_RAMInst_mux_15_MUX41B_MUX21_SLICE_466 
    \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_0 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_0 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_0 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_0 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_15/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_15/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_15/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[0] ));
  mcuResourcesInst_RAMInst_mux_14_MUX41A_MUX21_SLICE_467 
    \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_1 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_1 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_1 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_1 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_14/FXA ));
  mcuResourcesInst_RAMInst_mux_14_MUX41B_MUX21_SLICE_468 
    \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_1 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_1 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_1 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_1 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_14/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_14/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_14/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[1] ));
  mcuResourcesInst_RAMInst_mux_13_MUX41A_MUX21_SLICE_469 
    \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_2 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_2 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_2 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_13/FXA ));
  mcuResourcesInst_RAMInst_mux_13_MUX41B_MUX21_SLICE_470 
    \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_2 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_2 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_2 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_2 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_13/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_13/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_13/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[2] ));
  mcuResourcesInst_RAMInst_mux_12_MUX41A_MUX21_SLICE_471 
    \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_3 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_3 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_3 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_3 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_12/FXA ));
  mcuResourcesInst_RAMInst_mux_12_MUX41B_MUX21_SLICE_472 
    \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_3 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_3 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_3 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_3 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_12/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_12/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_12/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[3] ));
  mcuResourcesInst_RAMInst_mux_11_MUX41A_MUX21_SLICE_473 
    \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_4 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_4 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_4 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_4 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_11/FXA ));
  mcuResourcesInst_RAMInst_mux_11_MUX41B_MUX21_SLICE_474 
    \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_4 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_4 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_4 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_4 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_11/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_11/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_11/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[4] ));
  mcuResourcesInst_RAMInst_mux_10_MUX41A_MUX21_SLICE_475 
    \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_5 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_5 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_5 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_5 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_10/FXA ));
  mcuResourcesInst_RAMInst_mux_10_MUX41B_MUX21_SLICE_476 
    \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_5 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_5 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_5 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_5 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_10/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_10/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_10/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[5] ));
  mcuResourcesInst_RAMInst_mux_9_MUX41A_MUX21_SLICE_477 
    \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_6 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_6 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_6 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_6 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_9/FXA ));
  mcuResourcesInst_RAMInst_mux_9_MUX41B_MUX21_SLICE_478 
    \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_6 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_6 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_6 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_6 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_9/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_9/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_9/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[6] ));
  mcuResourcesInst_RAMInst_mux_8_MUX41A_MUX21_SLICE_479 
    \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_7 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_7 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_7 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_7 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_8/FXA ));
  mcuResourcesInst_RAMInst_mux_8_MUX41B_MUX21_SLICE_480 
    \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_7 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_7 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_7 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_7 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_8/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_8/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_8/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[7] ));
  mcuResourcesInst_RAMInst_mux_7_MUX41A_MUX21_SLICE_481 
    \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_9 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_9 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_9 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_9 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_7/FXA ));
  mcuResourcesInst_RAMInst_mux_7_MUX41B_MUX21_SLICE_482 
    \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_9 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_9 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_9 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_9 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_7/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_7/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_7/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[8] ));
  mcuResourcesInst_RAMInst_mux_6_MUX41A_MUX21_SLICE_483 
    \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_10 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_10 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_10 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_10 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_6/FXA ));
  mcuResourcesInst_RAMInst_mux_6_MUX41B_MUX21_SLICE_484 
    \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_10 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_10 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_10 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_10 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_6/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_6/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_6/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[9] ));
  mcuResourcesInst_RAMInst_mux_5_MUX41A_MUX21_SLICE_485 
    \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_11 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_11 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_11 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_11 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_5/FXA ));
  mcuResourcesInst_RAMInst_mux_5_MUX41B_MUX21_SLICE_486 
    \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_11 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_11 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_11 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_11 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_5/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_5/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_5/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[10] ));
  mcuResourcesInst_RAMInst_mux_4_MUX41A_MUX21_SLICE_487 
    \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_12 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_12 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_12 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_12 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_4/FXA ));
  mcuResourcesInst_RAMInst_mux_4_MUX41B_MUX21_SLICE_488 
    \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_12 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_12 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_12 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_12 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_4/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_4/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_4/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[11] ));
  mcuResourcesInst_RAMInst_mux_3_MUX41A_MUX21_SLICE_489 
    \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_13 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_13 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_13 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_13 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_3/FXA ));
  mcuResourcesInst_RAMInst_mux_3_MUX41B_MUX21_SLICE_490 
    \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_13 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_13 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_13 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_13 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_3/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_3/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_3/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[12] ));
  mcuResourcesInst_RAMInst_mux_2_MUX41A_MUX21_SLICE_491 
    \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_14 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_14 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_14 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_14 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_2/FXA ));
  mcuResourcesInst_RAMInst_mux_2_MUX41B_MUX21_SLICE_492 
    \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_14 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_14 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_14 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_14 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_2/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_2/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_2/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[13] ));
  mcuResourcesInst_RAMInst_mux_1_MUX41A_MUX21_SLICE_493 
    \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_3_15 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_2_15 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_1_15 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_0_15 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_1/FXA ));
  mcuResourcesInst_RAMInst_mux_1_MUX41B_MUX21_SLICE_494 
    \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494 ( 
    .C1(\mcuResourcesInst/RAMInst/mdout0_7_15 ), 
    .B1(\mcuResourcesInst/RAMInst/mdout0_6_15 ), 
    .A1(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .C0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .B0(\mcuResourcesInst/RAMInst/mdout0_5_15 ), 
    .A0(\mcuResourcesInst/RAMInst/mdout0_4_15 ), 
    .M1(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .M0(\mcuResourcesInst/RAMInst/addr11_ff2 ), 
    .FXB(\mcuResourcesInst/RAMInst/mux_1/FXB ), 
    .FXA(\mcuResourcesInst/RAMInst/mux_1/FXA ), 
    .OFX0(\mcuResourcesInst/RAMInst/mux_1/FXB ), 
    .OFX1(\mcuResourcesInst/DIN_RAM[14] ));
  mcuResourcesInst_memoryMapperInst_CPU_DIN_2_RNIBHC39_10__SLICE_495 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495 ( 
    .C1(\coreInst.fullALUInst.aluInst.N_163 ), 
    .B1(\coreInst.fullALUInst.aluInst.N_291 ), 
    .A1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .D0(\ADDR_BUF[15] ), 
    .C0(\mcuResourcesInst/memoryMapperInst/N_46 ), 
    .B0(\mcuResourcesInst/memoryMapperInst/N_64 ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .M0(\coreInst.REGA_DINX[1] ), 
    .OFX0(\mcuResourcesInst/memoryMapperInst/d_m6_5_bm_1_0 ));
  mcuResourcesInst_memoryMapperInst_UART_MAP_6_3_RNI8SD85_SLICE_496 
    \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496 ( 
    .D1(\DIN_BUS[0] ), .C1(\mcuResourcesInst/DIN_UART[0] ), 
    .B1(\mcuResourcesInst.memoryMapperInst.UART_MAP_6_3 ), 
    .A1(\mcuResourcesInst/memoryMapperInst/g0_6_3 ), 
    .C0(\mcuResourcesInst/DIN_RAM[0] ), .B0(\mcuResourcesInst/DIN_ROM[0] ), 
    .A0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .M0(\ADDR_BUF[15] ), 
    .OFX0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_rn_0_0[0] ));
  mcuResourcesInst_memoryMapperInst_CPU_DIN_3_15__SLICE_497 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst/DIN_UART[15] ), .A1(\DIN_BUS[15] ), 
    .C0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .B0(\mcuResourcesInst/DIN_ROM[15] ), .A0(\mcuResourcesInst/DIN_RAM[15] ), 
    .M0(\ADDR_BUF[15] ), .OFX0(\mcuResourcesInst/memoryMapperInst/N_86 ));
  mcuResourcesInst_memoryMapperInst_CPU_DIN_3_2__SLICE_498 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst.DIN_UART[2] ), .A1(\DIN_BUS[2] ), 
    .C0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .B0(\mcuResourcesInst/DIN_ROM[2] ), .A0(\mcuResourcesInst/DIN_RAM[2] ), 
    .M0(\ADDR_BUF[15] ), .OFX0(\mcuResourcesInst/memoryMapperInst/N_73 ));
  mcuResourcesInst_memoryMapperInst_CPU_DIN_3_1__SLICE_499 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst.DIN_UART[1] ), .A1(\DIN_BUS[1] ), 
    .C0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .B0(\mcuResourcesInst/DIN_ROM[1] ), .A0(\mcuResourcesInst/DIN_RAM[1] ), 
    .M0(\ADDR_BUF[15] ), .OFX0(\mcuResourcesInst/memoryMapperInst/N_72 ));
  coreInst_opxMultiplexerInst_REGB_EN_3_SLICE_500 
    \coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500 ( 
    .C1(\coreInst/LDS_REGA_EN ), .B1(\coreInst/ALU_REGB_EN ), 
    .A1(\coreInst/INSTRUCTION[15] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/INSTRUCTION[8] ), 
    .M0(\coreInst/INSTRUCTION[14] ), .OFX0(\coreInst/REGB_EN ));
  coreInst_opxMultiplexerInst_REGA_WEN_3_SLICE_501 
    \coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501 ( 
    .C1(\coreInst/LDS_REGA_WEN ), .B1(\coreInst/ALU_REGA_WEN ), 
    .A1(\coreInst/INSTRUCTION[15] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/ARGA_X[3] ), 
    .M0(\coreInst/INSTRUCTION[14] ), .OFX0(\coreInst/REGA_WEN ));
  coreInst_opxMultiplexerInst_REGA_EN_3_SLICE_502 
    \coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502 ( 
    .C1(\coreInst/LDS_REGA_EN ), .B1(\coreInst/ALU_REGA_EN ), 
    .A1(\coreInst/INSTRUCTION[15] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/ARGA_X[3] ), 
    .M0(\coreInst/INSTRUCTION[14] ), .OFX0(\coreInst/REGA_EN ));
  coreInst_jumpGroupDecoderInst_CC_3_SLICE_503 
    \coreInst/jumpGroupDecoderInst/CC_3/SLICE_503 ( .C1(\coreInst/CC_PARITY ), 
    .B1(\coreInst/CC_CARRY ), .A1(\coreInst/ALU_ALU_OPX[1] ), 
    .C0(\coreInst/CC_ZERO ), .B0(\coreInst/CC_SIGN ), 
    .A0(\coreInst/ALU_ALU_OPX[1] ), .M0(\coreInst/ALU_ALU_OPX[0] ), 
    .OFX0(\coreInst/jumpGroupDecoderInst/CC ));
  coreInst_programCounterInst_ARGA_0_iv_0_3_0_1__SLICE_504 
    \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504 ( 
    .C1(\mcuResourcesInst.DIN_UART[1] ), .B1(\coreInst/un1_ARGA11 ), 
    .A1(\ADDR_BUF[15] ), .C0(\coreInst/un1_ARGA11 ), .B0(\DIN_BUS[1] ), 
    .A0(\ADDR_BUF[15] ), .M0(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .OFX0(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1] ));
  coreInst_programCounterInst_ARGA_m9_i_m3_SLICE_505 
    \coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505 ( 
    .D1(\mcuResourcesInst.DIN_UART[2] ), 
    .C1(\coreInst/programCounterInst/ARGA_m9_i_o4_2 ), 
    .B1(\coreInst/programCounterInst/ARGA_m2_e ), .A1(\DIN_BUS[2] ), 
    .C0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .B0(\mcuResourcesInst/DIN_ROM[2] ), .A0(\mcuResourcesInst/DIN_RAM[2] ), 
    .M0(\ADDR_BUF[15] ), .OFX0(\coreInst/programCounterInst/ARGA_N_7 ));
  coreInst_busControllerInst_ADDR_BUF_0_6__SLICE_506 
    \coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506 ( 
    .D1(\coreInst/ALU_OPX[1] ), 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_215 ), 
    .A1(\coreInst/ADDR_BUSX[1] ), .D0(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/PC_A[6] ), .B0(\coreInst/N_44 ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .M0(\coreInst.ADDR_BUSX[0] ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_0[6] ));
  coreInst_busControllerInst_ADDR_BUF_3_d_2_12__SLICE_507 
    \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507 ( 
    .C1(\coreInst/un3_sex[12] ), .B1(\coreInst/N_269 ), 
    .A1(\coreInst/ALU_OPX[2] ), .C0(\coreInst/N_221 ), 
    .B0(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_d_2_am_RNO[12] ), 
    .M0(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12] ));
  coreInst_busControllerInst_ADDR_BUF_RNO_0_5__SLICE_508 
    \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508 ( 
    .C1(\coreInst/un3_sex[5] ), .B1(\coreInst/N_262 ), 
    .A1(\coreInst/ALU_OPX[2] ), .C0(\coreInst/busControllerInst/N_117 ), 
    .B0(\coreInst/HERE[5] ), .A0(\coreInst.ADDR_BUSX[0] ), 
    .M0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5] ));
  coreInst_busControllerInst_ADDR_BUF_3_d_0_13__SLICE_509 
    \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_222 ), 
    .A1(\coreInst/N_174 ), .C0(\coreInst/busControllerInst/N_125 ), 
    .B0(\coreInst/HERE[13] ), .A0(\coreInst.ADDR_BUSX[0] ), 
    .M0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13] ));
  coreInst_busControllerInst_ADDR_BUF_RNO_0_4__SLICE_510 
    \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510 ( 
    .C1(\coreInst/N_213 ), .B1(\coreInst/HERE[4] ), 
    .A1(\coreInst/ADDR_BUSX[1] ), .C0(\coreInst/PC_A[4] ), 
    .B0(\coreInst/ALUB_DATA[4] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .M0(\coreInst.ADDR_BUSX[0] ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4] ));
  coreInst_busControllerInst_ADDR_BUF_3_d_0_9__SLICE_511 
    \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_218 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_170 ), 
    .C0(\coreInst/busControllerInst/N_121 ), .B0(\coreInst/HERE[9] ), 
    .A0(\coreInst.ADDR_BUSX[0] ), .M0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .OFX0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9] ));
  coreInst_busControllerInst_ADDR_BUF_3_3__SLICE_512 
    \coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512 ( 
    .C1(\coreInst/HERE[3] ), .B1(\coreInst/ALU_R[3] ), 
    .A1(\coreInst/ADDR_BUSX[1] ), .C0(\coreInst/N_26 ), 
    .B0(\coreInst/PC_A[3] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .M0(\coreInst.ADDR_BUSX[0] ), .OFX0(\ADDR_BUF[3] ));
  coreInst_busControllerInst_ADDR_BUF_3_2__SLICE_513 
    \coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513 ( 
    .C1(\coreInst/HERE[2] ), .B1(\coreInst/ALU_R[2] ), 
    .A1(\coreInst/ADDR_BUSX[1] ), .C0(\coreInst/PC_A[2] ), 
    .B0(\coreInst/ADDR_BUSX[1] ), .A0(\coreInst/N_669_i ), 
    .M0(\coreInst.ADDR_BUSX[0] ), .OFX0(\ADDR_BUF[2] ));
  coreInst_registerFileInst_DINA_3_RNO_4__SLICE_514 
    \coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_293 ), 
    .A1(\coreInst/N_165 ), .C0(\coreInst.HIGH_BYTEX ), .B0(\CPU_DIN[12] ), 
    .A0(\CPU_DIN[4] ), .M0(\coreInst.REGA_DINX[1] ), 
    .OFX0(\coreInst/registerFileInst/d_N_6_2 ));
  coreInst_registerFileInst_regs_registers_0_0_1_RNO_3_SLICE_515 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/d_m6_5_bm_1_0 ), 
    .C1(\coreInst.HIGH_BYTEX ), 
    .B1(\mcuResourcesInst/memoryMapperInst/CPU_DIN_0[2] ), 
    .A1(\coreInst.REGA_DINX[1] ), 
    .C0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_11 ), 
    .B0(\coreInst.REGA_DINX[1] ), .A0(\CPU_DIN[2] ), 
    .M0(\coreInst/REGA_DINX[0] ), 
    .OFX0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3 ));
  coreInst_registerFileInst_regs_registers_0_0_1_RNO_4_SLICE_516 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516 ( 
    .C1(\coreInst/registerFileInst/N_23 ), .B1(\coreInst.REGA_DINX[1] ), 
    .A1(\coreInst/ALU_R[3] ), .B0(\coreInst/registerFileInst/regs/d_N_8_3 ), 
    .A0(\CPU_DIN[3] ), .M0(\coreInst/REGA_DINX[0] ), 
    .OFX0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4 ));
  coreInst_registerFileInst_regs_registers_0_0_1_RNO_2_SLICE_517 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517 ( 
    .C1(\coreInst/registerFileInst/N_21 ), .B1(\coreInst.REGA_DINX[1] ), 
    .A1(\coreInst/ALU_R[1] ), .B0(\coreInst/registerFileInst/regs/d_N_8_5 ), 
    .A0(\CPU_DIN[1] ), .M0(\coreInst/REGA_DINX[0] ), 
    .OFX0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2 ));
  coreInst_registerFileInst_DINA_0__SLICE_518 
    \coreInst/registerFileInst/DINA[0]/SLICE_518 ( .C1(\coreInst.HIGH_BYTEX ), 
    .B1(\CPU_DIN[8] ), .A1(\CPU_DIN[0] ), 
    .C0(\coreInst/registerFileInst/N_30 ), .B0(\coreInst/REGA_DINX[0] ), 
    .A0(\coreInst/ALU_R[0] ), .M0(\coreInst/registerFileInst/DINA_sn_N_4 ), 
    .OFX0(\coreInst/registerFileInst/DINA[0] ));
  coreInst_registerFileInst_DINA_3_RNO_7__SLICE_519 
    \coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_296 ), 
    .A1(\coreInst/N_168 ), .C0(\coreInst.HIGH_BYTEX ), .B0(\CPU_DIN[15] ), 
    .A0(\CPU_DIN[7] ), .M0(\coreInst.REGA_DINX[1] ), 
    .OFX0(\coreInst/registerFileInst/d_N_6 ));
  coreInst_registerFileInst_DINA_3_RNO_6__SLICE_520 
    \coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_295 ), 
    .A1(\coreInst/N_167 ), .C0(\coreInst.HIGH_BYTEX ), .B0(\CPU_DIN[14] ), 
    .A0(\CPU_DIN[6] ), .M0(\coreInst.REGA_DINX[1] ), 
    .OFX0(\coreInst/registerFileInst/d_N_6_0 ));
  coreInst_registerFileInst_DINA_3_RNO_5__SLICE_521 
    \coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521 ( 
    .C1(\coreInst/RESULT_m3_0_a2_0 ), .B1(\coreInst/N_278 ), 
    .A1(\coreInst/RESULT_16_d[5] ), .C0(\coreInst.HIGH_BYTEX ), 
    .B0(\CPU_DIN[13] ), .A0(\CPU_DIN[5] ), .M0(\coreInst.REGA_DINX[1] ), 
    .OFX0(\coreInst/registerFileInst/d_N_6_1 ));
  coreInst_fullALUInst_muxA_ALUA_DATA_1__SLICE_522 
    \coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522 ( 
    .D1(\coreInst/ARGB_X[1] ), .C1(\coreInst/ARGB_X[0] ), 
    .B1(\coreInst/ALU_ALU_OPX[1] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/muxA/N_6 ), 
    .B0(\coreInst/REGA_DOUT[1] ), .A0(\coreInst/LDS_ALUA_SRCX[0] ), 
    .M0(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ), 
    .OFX0(\coreInst/fullALUInst/ALUA_DATA[1] ));
  coreInst_fullALUInst_aluInst_PARITY_2_0_SLICE_523 
    \coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523 ( 
    .B1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[17] ), 
    .A1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[16] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[17] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_13[16] ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_14[16] ), 
    .M0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/PARITY_2_0 ));
  coreInst_fullALUInst_aluInst_PARITY_2_12_SLICE_524 
    \coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524 ( 
    .D1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[20] ), 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[21] ), 
    .B1(\coreInst/fullALUInst/aluInst/PARITY_2_9 ), 
    .A1(\coreInst/fullALUInst/aluInst/madd_cry_15_s1_0_RNI0P3P ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[20] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[21] ), 
    .B0(\coreInst/fullALUInst/aluInst/PARITY_2_9 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_cry_15_s1_0_RNI0P3P ), 
    .M0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/PARITY_2_12 ));
  coreInst_fullALUInst_aluInst_RESULT_13_7__SLICE_525 
    \coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_135 ), 
    .A1(\coreInst/fullALUInst/aluInst/sex_2 ), .D0(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/N_26 ), .B0(\coreInst/fullALUInst/aluInst/N_42_2 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2 ), .M0(\coreInst/ALU_OPX[3] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_264 ));
  coreInst_fullALUInst_aluInst_RESULT_14_d_13__SLICE_526 
    \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526 ( 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), 
    .D0(\coreInst/ALU_OPX[3] ), .C0(\coreInst/fullALUInst/aluInst/N_65_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_254 ), 
    .A0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .M0(\coreInst/LDS_REGA_DINX[0] ), .OFX0(\coreInst/RESULT_14_d[13] ));
  coreInst_fullALUInst_aluInst_PARITY_0_SLICE_527 
    \coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527 ( 
    .C1(\coreInst/un47_RESULT_axb_15 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A1(\coreInst/ALU_R[15] ), .B0(\coreInst/fullALUInst/aluInst/PARITY_2_13 ), 
    .A0(\coreInst/fullALUInst/aluInst/PARITY_2_12 ), 
    .M0(\coreInst/fullALUInst/aluInst/arithmetic ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_323 ));
  coreInst_fullALUInst_aluInst_RESULT_16_11__SLICE_528 
    \coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_156 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_108 ), .A1(\coreInst/ALU_OPX[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_284 ), .B0(\coreInst/N_220 ), 
    .A0(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .OFX0(\coreInst/ALU_R[11] ));
  coreInst_fullALUInst_aluInst_RESULT_16_13__SLICE_529 
    \coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529 ( 
    .D1(\coreInst.fullALUInst.aluInst.un21_RESULT[13] ), 
    .C1(\coreInst/LDS_REGA_DINX[0] ), .B1(\coreInst/ALU_ALU_OPX[3] ), 
    .A1(\coreInst/RESULT_14_d[13] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B0(\coreInst/N_222 ), 
    .A0(\coreInst/N_174 ), .M0(\coreInst/RESULT_m3_0_a2_0 ), 
    .OFX0(\coreInst/ALU_R[13] ));
  coreInst_fullALUInst_aluInst_RESULT_15_0__SLICE_530 
    \coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530 ( 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/N_225 ), .B1(\coreInst/ALU_OPX[3] ), 
    .A1(\coreInst/ALU_OPX[2] ), .C0(\coreInst/fullALUInst/aluInst/N_193 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_177 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M0(\coreInst/ALU_OPX[1] ), .OFX0(\coreInst/fullALUInst/aluInst/N_289 ));
  coreInst_fullALUInst_aluInst_RESULT_13_RNIK1GL_14__SLICE_531 
    \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_sex[14] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_271 ), .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_207 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_191 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M0(\coreInst/ALU_OPX[1] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14] ));
  coreInst_fullALUInst_aluInst_RESULT_16_9__SLICE_532 
    \coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532 ( 
    .C1(\coreInst/N_266 ), .B1(\coreInst/fullALUInst/aluInst/N_234 ), 
    .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_218 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_170 ), 
    .M0(\coreInst/RESULT_m3_0_a2_0 ), .OFX0(\coreInst/ALU_R[9] ));
  coreInst_fullALUInst_aluInst_RESULT_15_d_15__SLICE_533 
    \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_sex[15] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_272 ), 
    .A1(\coreInst/LDS_REGA_DINX[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_208 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_192 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M0(\coreInst/ALU_OPX[1] ), .OFX0(\coreInst/RESULT_15_d[15] ));
  coreInst_fullALUInst_aluInst_RESULT_14_d_11__SLICE_534 
    \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534 ( 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_252 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_63_2 ), .A1(\coreInst/ALU_OPX[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/RESULT_14_d[11] ));
  coreInst_fullALUInst_aluInst_RESULT_13_6__SLICE_535 
    \coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535 ( 
    .D1(\coreInst/fullALUInst/aluInst/tmp_3_0[6] ), 
    .C1(\coreInst/fullALUInst/aluInst/tmp_3[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_41_2 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/ALUB_DATA[4] ), .M0(\coreInst/ALU_OPX[3] ), 
    .OFX0(\coreInst/N_263 ));
  coreInst_fullALUInst_aluInst_RESULT_13_5__SLICE_536 
    \coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536 ( 
    .D1(\coreInst/fullALUInst/aluInst/tmp_3_3[5] ), 
    .C1(\coreInst/fullALUInst/aluInst/tmp_3[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_40_2 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/ALUB_DATA[4] ), .M0(\coreInst/ALU_OPX[3] ), 
    .OFX0(\coreInst/N_262 ));
  coreInst_fullALUInst_aluInst_RESULT_13_4__SLICE_537 
    \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[4] ), 
    .C1(\coreInst/fullALUInst/aluInst/tmp_3[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_39_2 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/ALUB_DATA[4] ), .M1(\coreInst/ALU_OPX[2] ), 
    .M0(\coreInst/ALU_OPX[3] ), .FXB(\coreInst/fullALUInst/aluInst/N_261 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_229 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_261 ), .OFX1(\coreInst/N_277 ));
  coreInst_fullALUInst_aluInst_RESULT_13_8__SLICE_538 
    \coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), 
    .C1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_135 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_43_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_35_2 ), .A0(\coreInst/N_26 ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_265 ));
  coreInst_fullALUInst_aluInst_RESULT_13_9__SLICE_539 
    \coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539 ( 
    .D1(\coreInst/fullALUInst/aluInst/tmp_3_5[9] ), 
    .C1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_135 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_44_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_36_2 ), .A0(\coreInst/N_26 ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/N_266 ));
  coreInst_fullALUInst_aluInst_RESULT_13_12__SLICE_540 
    \coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540 ( 
    .C1(\coreInst/fullALUInst/aluInst/tmp_3[12] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_47_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_39_2 ), .A0(\coreInst/N_26 ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/N_269 ));
  coreInst_fullALUInst_aluInst_RESULT_13_14__SLICE_541 
    \coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541 ( 
    .D1(\coreInst/fullALUInst/aluInst/tmp_3_9[11] ), 
    .C1(\coreInst/fullALUInst/aluInst/tmp_3_1[14] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_49_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_41_2 ), .A0(\coreInst/N_26 ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_271 ));
  coreInst_fullALUInst_aluInst_RESULT_13_15__SLICE_542 
    \coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542 ( 
    .C1(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_50_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_42_2 ), .A0(\coreInst/N_26 ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_272 ));
  coreInst_fullALUInst_aluInst_RESULT_12_0_3__SLICE_543 
    \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_2[0] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_2[0] ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .M0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_244 ));
  coreInst_fullALUInst_aluInst_RESULT_7_0_14__SLICE_544 
    \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_143 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_127 ), .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_95 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_79 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .M0(\coreInst/ALU_OPX[1] ), .FXB(\coreInst/fullALUInst/aluInst/N_175 ), 
    .FXA(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_175 ), 
    .OFX1(\coreInst/RESULT_7_0_RNIA0G31[14] ));
  coreInst_fullALUInst_aluInst_RESULT_7_0_0__SLICE_545 
    \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545 ( 
    .D1(\coreInst/fullALUInst/aluInst/N_113 ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[0] ), .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/ALU_OPX[2] ), .C0(\coreInst/fullALUInst/aluInst/N_81 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_65 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .M0(\coreInst/ALU_OPX[1] ), .FXB(\coreInst/fullALUInst/aluInst/N_161 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_289 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_161 ), .OFX1(\coreInst/ALU_R[0] ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_15__SLICE_546 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546 ( 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/un10_RESULT[15] ), 
    .B1(\coreInst/fullALUInst/aluInst/RESULT_10[15] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un78_RESULT[15] ), 
    .C0(\coreInst/un47_RESULT_axb_15 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A0(\coreInst/ALU_ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/LDS_REGA_DINX[0] ), 
    .FXB(\coreInst/fullALUInst/aluInst/N_160 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_112 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_160 ), .OFX1(\coreInst/N_176 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_1__SLICE_547 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[1] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), .B1(\coreInst/N_665_i ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[1] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_146 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_98 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_146 ), .OFX1(\coreInst/N_162 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_8__SLICE_548 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[8] ), .C1(\coreInst/N_18 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[8] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[8] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_153 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_105 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_153 ), .OFX1(\coreInst/N_169 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_12__SLICE_549 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[12] ), .C1(\coreInst/N_10 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[12] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[12] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_157 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_109 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_157 ), .OFX1(\coreInst/N_173 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_4__SLICE_550 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[4] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), .B1(\coreInst/ALUB_DATA[4] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[4] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[4] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_149 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_101 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_149 ), .OFX1(\coreInst/N_165 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_6__SLICE_551 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[6] ), .C1(\coreInst/N_22 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[6] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[6] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[6] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_151 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_103 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_151 ), .OFX1(\coreInst/N_167 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_7__SLICE_552 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[7] ), .C1(\coreInst/N_20 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[7] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[7] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[7] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_152 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_104 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_152 ), .OFX1(\coreInst/N_168 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_10__SLICE_553 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553 ( 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT[10] ), 
    .C1(\coreInst/fullALUInst/aluInst/un10_RESULT[10] ), 
    .B1(\coreInst/fullALUInst/aluInst/RESULT_10[10] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un78_RESULT[10] ), .C0(\coreInst/N_14 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .A0(\coreInst/ALU_ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/LDS_REGA_DINX[0] ), 
    .FXB(\coreInst/fullALUInst/aluInst/N_155 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_107 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_155 ), 
    .OFX1(\coreInst/fullALUInst/aluInst/N_171 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_11__SLICE_554 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[11] ), .C1(\coreInst/N_12 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[11] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[11] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_156 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_13__SLICE_555 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555 ( 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT[13] ), 
    .C1(\coreInst/fullALUInst/aluInst/un10_RESULT[13] ), 
    .B1(\coreInst/fullALUInst/aluInst/RESULT_10[13] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un78_RESULT[13] ), .C0(\coreInst/N_8 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .A0(\coreInst/ALU_ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/LDS_REGA_DINX[0] ), 
    .FXB(\coreInst/fullALUInst/aluInst/N_158 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_110 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_158 ), .OFX1(\coreInst/N_174 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_8__SLICE_556 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), .C1(\coreInst/N_18 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_136_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_217 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_9__SLICE_557 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[9] ), .C1(\coreInst/N_16 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[9] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_137_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_218 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_11__SLICE_558 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), .C1(\coreInst/N_12 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[11] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_139_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/N_220 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_12__SLICE_559 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[12] ), .C1(\coreInst/N_10 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[12] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_140_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/N_221 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_13__SLICE_560 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), .C1(\coreInst/N_8 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un1_RESULT[13] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_141_mux ), 
    .B0(\coreInst.REGA_DINX[1] ), .A0(\coreInst/ALU_ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/N_222 ));
  coreInst_fullALUInst_aluInst_RESULT_3_13__SLICE_561 
    \coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), .B1(\coreInst/N_8 ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10[13] ), .C0(\coreInst/N_8 ), 
    .B0(\coreInst.REGA_DINX[1] ), .A0(\coreInst/ALU_ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_110 ));
  coreInst_fullALUInst_aluInst_RESULT_3_12__SLICE_562 
    \coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[12] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), .B1(\coreInst/N_10 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[12] ), .B0(\coreInst/N_10 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_109 ));
  coreInst_fullALUInst_aluInst_RESULT_3_11__SLICE_563 
    \coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), .B1(\coreInst/N_12 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[11] ), .B0(\coreInst/N_12 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_108 ));
  coreInst_fullALUInst_aluInst_RESULT_3_10__SLICE_564 
    \coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[10] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), .B1(\coreInst/N_14 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[10] ), .B0(\coreInst/N_14 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_107 ));
  coreInst_fullALUInst_aluInst_RESULT_3_9__SLICE_565 
    \coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[9] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), .B1(\coreInst/N_16 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_78_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), .B0(\coreInst/N_16 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_106 ));
  coreInst_fullALUInst_aluInst_RESULT_3_8__SLICE_566 
    \coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), .B1(\coreInst/N_18 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[8] ), .B0(\coreInst/N_18 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_105 ));
  coreInst_fullALUInst_aluInst_RESULT_3_1__SLICE_567 
    \coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567 ( 
    .D1(\coreInst/fullALUInst/aluInst/un63_RESULT[1] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), .B1(\coreInst/ALU_OPX[3] ), 
    .A1(\coreInst/N_665_i ), .C0(\coreInst/fullALUInst/aluInst/RESULT_10[1] ), 
    .B0(\coreInst/ALU_OPX[3] ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_98 ));
  coreInst_fullALUInst_aluInst_RESULT_3_2__SLICE_568 
    \coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568 ( 
    .D1(\coreInst/fullALUInst/aluInst/un63_RESULT[2] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[2] ), .B1(\coreInst/ALU_OPX[3] ), 
    .A1(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/RESULT_10[2] ), 
    .B0(\coreInst/ALU_OPX[3] ), .A0(\coreInst/N_669_i ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_99 ));
  coreInst_fullALUInst_aluInst_RESULT_3_3__SLICE_569 
    \coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[3] ), .B1(\coreInst/N_26 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[3] ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_100 ));
  coreInst_fullALUInst_aluInst_RESULT_3_4__SLICE_570 
    \coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[4] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), .B1(\coreInst/ALU_OPX[3] ), 
    .A1(\coreInst/ALUB_DATA[4] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[4] ), 
    .B0(\coreInst/ALU_OPX[3] ), .A0(\coreInst/ALUB_DATA[4] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_101 ));
  coreInst_fullALUInst_aluInst_RESULT_3_5__SLICE_571 
    \coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571 ( 
    .D1(\coreInst/fullALUInst/aluInst/un63_RESULT[5] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[5] ), .B1(\coreInst/N_24 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[5] ), .B0(\coreInst/N_24 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_102 ));
  coreInst_fullALUInst_aluInst_RESULT_3_6__SLICE_572 
    \coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[6] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), .B1(\coreInst/N_22 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[6] ), .B0(\coreInst/N_22 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_103 ));
  coreInst_fullALUInst_aluInst_RESULT_3_7__SLICE_573 
    \coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[7] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), .B1(\coreInst/N_20 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/RESULT_10[7] ), .B0(\coreInst/N_20 ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_104 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_3__SLICE_574 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), .C1(\coreInst/N_26 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_11[3] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_212 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_4__SLICE_575 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[4] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), .B1(\coreInst/ALUB_DATA[4] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[4] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_11[4] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/N_213 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_5__SLICE_576 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576 ( 
    .C1(\coreInst/fullALUInst/aluInst/un70_RESULT[5] ), .B1(\coreInst/N_24 ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[5] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_11[5] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_214 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_6__SLICE_577 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[6] ), .C1(\coreInst/N_22 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[6] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_11[6] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/N_215 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_7__SLICE_578 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[7] ), .C1(\coreInst/N_20 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[7] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_135_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/N_216 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_2__SLICE_579 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[2] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[2] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[2] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[2] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_147 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_99 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_147 ), 
    .OFX1(\coreInst.fullALUInst.aluInst.N_163 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_3__SLICE_580 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[3] ), .C1(\coreInst/N_26 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[3] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_148 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_100 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_148 ), .OFX1(\coreInst/N_164 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_5__SLICE_581 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[5] ), .C1(\coreInst/N_24 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[5] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[5] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[5] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_150 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_102 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_150 ), 
    .OFX1(\coreInst/fullALUInst/aluInst/N_166 ));
  coreInst_fullALUInst_aluInst_RESULT_6_0_9__SLICE_582 
    \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[9] ), .C1(\coreInst/N_16 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[9] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_12[9] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M1(\coreInst/ALU_OPX[1] ), 
    .M0(\coreInst/ALU_OPX[2] ), .FXB(\coreInst/fullALUInst/aluInst/N_154 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_106 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_154 ), 
    .OFX1(\coreInst/fullALUInst/aluInst/N_170 ));
  coreInst_fullALUInst_aluInst_RESULT_4_0__SLICE_583 
    \coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C1(\coreInst/fullALUInst/aluInst/RESULT_10[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A1(\coreInst/fullALUInst/aluInst/N_33 ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[0] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_113 ));
  coreInst_fullALUInst_aluInst_RESULT_8_0_0__SLICE_584 
    \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_49_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[0] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_177 ));
  coreInst_fullALUInst_aluInst_RESULT_11_0_2__SLICE_585 
    \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/madd_8 ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[2] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_227 ));
  coreInst_fullALUInst_aluInst_RESULT_11_0_4__SLICE_586 
    \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/fullALUInst/aluInst/madd_12 ), 
    .A0(\coreInst/fullALUInst/aluInst/madd_8[4] ), .M0(\coreInst/ALU_OPX[3] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_229 ));
  coreInst_fullALUInst_aluInst_RESULT_9_2__SLICE_587 
    \coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[2] ), .A0(\coreInst/N_669_i ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_195 ));
  coreInst_fullALUInst_aluInst_RESULT_9_1__SLICE_588 
    \coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/ALU_OPX[3] ), .OFX0(\coreInst/fullALUInst/aluInst/N_194 ));
  coreInst_fullALUInst_aluInst_RESULT_3_15__SLICE_589 
    \coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589 ( 
    .D1(\coreInst/fullALUInst/aluInst/un7_sex[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/RESULT_6[15] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A1(\coreInst/ALU_OPX[3] ), .C0(\coreInst/un47_RESULT_axb_15 ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[15] ), 
    .A0(\coreInst/ALU_OPX[3] ), .M0(\coreInst/ALU_OPX[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_112 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_67_SLICE_590 
    \coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_29_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_25_2 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/N_4_3 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_2_2 ), .B0(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), .M0(\coreInst/N_26 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_63_2 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_42_SLICE_591 
    \coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[0] ), .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/N_665_i ), .C0(\coreInst/fullALUInst/aluInst/N_5_3 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_3_2 ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/N_669_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_39_2 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_45_SLICE_592 
    \coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_4_3 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_2_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_8_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_6_2 ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/N_669_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_42_2 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_44_SLICE_593 
    \coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_5_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_3 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_9 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_7 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_41 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_42_SLICE_594 
    \coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_3 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_7 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_5_0 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_39 ));
  coreInst_fullALUInst_aluInst_RESULT_10_19_SLICE_595 
    \coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_18_0_0 ));
  coreInst_fullALUInst_aluInst_RESULT_10_37_SLICE_596 
    \coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_9_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_7_0 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_5_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_3_0 ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/N_669_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_35_0 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_47_SLICE_597 
    \coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_8_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_6_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_12_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_10_0 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_44 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_54_SLICE_598 
    \coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_13_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_11_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_15_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/N_669_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_51_2 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_52_SLICE_599 
    \coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_11_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_9_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_15_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_13_2 ), .A0(\coreInst/N_665_i ), 
    .M0(\coreInst/N_669_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_49_2 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_51_SLICE_600 
    \coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_12_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_10_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_16_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_14_1 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_48 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_50_SLICE_601 
    \coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_11 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_9 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_15 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_13 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_47 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_28_SLICE_602 
    \coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .M0(\coreInst/N_665_i ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_26_2 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_26_SLICE_603 
    \coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[5] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_24_2 ));
  coreInst_fullALUInst_aluInst_RESULT_10_21_SLICE_604 
    \coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604 ( 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_20_0_0 ));
  coreInst_fullALUInst_aluInst_un38_RESULT_35_SLICE_605 
    \coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605 ( 
    .D1(\coreInst/REGA_DOUT[13] ), .C1(\coreInst/REGA_DOUT[12] ), 
    .B1(\coreInst/ALU_OPX9 ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/REGA_DOUT[15] ), 
    .B0(\coreInst/REGA_DOUT[14] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_33_2 ));
  coreInst_fullALUInst_aluInst_RESULT_10_28_SLICE_606 
    \coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606 ( 
    .D1(\coreInst/REGA_DOUT[13] ), .C1(\coreInst/REGA_DOUT[12] ), 
    .B1(\coreInst/ALU_OPX9 ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/REGA_DOUT[11] ), 
    .B0(\coreInst/REGA_DOUT[10] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_27_0 ));
  coreInst_fullALUInst_aluInst_RESULT_10_27_SLICE_607 
    \coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607 ( 
    .D1(\coreInst/REGA_DOUT[12] ), .C1(\coreInst/REGA_DOUT[11] ), 
    .B1(\coreInst/ALU_OPX9 ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/REGA_DOUT[10] ), 
    .B0(\coreInst/REGA_DOUT[9] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_26_0 ));
  coreInst_fullALUInst_aluInst_RESULT_10_30_SLICE_608 
    \coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608 ( 
    .D1(\coreInst/REGA_DOUT[15] ), .C1(\coreInst/REGA_DOUT[14] ), 
    .B1(\coreInst/ALU_OPX9 ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/REGA_DOUT[13] ), 
    .B0(\coreInst/REGA_DOUT[12] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_29_0 ));
  coreInst_fullALUInst_aluInst_RESULT_10_26_SLICE_609 
    \coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609 ( 
    .D1(\coreInst/REGA_DOUT[11] ), .C1(\coreInst/REGA_DOUT[10] ), 
    .B1(\coreInst/ALU_OPX9 ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/REGA_DOUT[9] ), 
    .B0(\coreInst/REGA_DOUT[8] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .M0(\coreInst/N_665_i ), .OFX0(\coreInst/fullALUInst/aluInst/N_25_0 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_48_SLICE_610 
    \coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_9 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_7 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_13 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_11 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_45 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_46_SLICE_611 
    \coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_7 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_5_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_11 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_9 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_43 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_43_SLICE_612 
    \coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_4_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_8_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_6_1 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_40 ));
  coreInst_fullALUInst_aluInst_un53_RESULT_40_SLICE_613 
    \coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[0] ), .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_5_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_3 ), 
    .M0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_37 ));
  coreInst_fullALUInst_aluInst_RESULT_14_3__SLICE_614 
    \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614 ( 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_94_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_244 ), .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/ALU_OPX[3] ), 
    .M1(\coreInst/ALU_OPX[1] ), .M0(\coreInst/ALU_OPX[2] ), 
    .FXB(\coreInst/fullALUInst/aluInst/N_276 ), 
    .FXA(\coreInst/fullALUInst/aluInst/N_212 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/N_276 ), .OFX1(\coreInst/N_292 ));
  coreInst_fullALUInst_aluInst_RESULT_10_0_10__SLICE_615 
    \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[10] ), .C1(\coreInst/N_14 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_138_mux ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_219 ));
  coreInst_fullALUInst_aluInst_RESULT_14_1__SLICE_616 
    \coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616 ( 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_92_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_242 ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_sex[1] ), .A0(\coreInst/ALU_OPX[3] ), 
    .M0(\coreInst/ALU_OPX[2] ), .OFX0(\coreInst/fullALUInst/aluInst/N_274 ));
  coreInst_fullALUInst_aluInst_RESULT_16_d_0_10__SLICE_617 
    \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617 ( 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_251 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_62_2 ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_219 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_171 ), 
    .M0(\coreInst/RESULT_m3_0_a2_0 ), 
    .OFX0(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10] ));
  coreInst_fullALUInst_aluInst_RESULT_15_2__SLICE_618 
    \coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_259 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_227 ), .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_195 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_179 ), .A0(\coreInst/ALU_OPX[2] ), 
    .M0(\coreInst/ALU_OPX[1] ), .OFX0(\coreInst.fullALUInst.aluInst.N_291 ));
  mcuResourcesInst_ROMInst_SLICE_619 \mcuResourcesInst/ROMInst/SLICE_619 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_0_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_620 \mcuResourcesInst/ROMInst/SLICE_620 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_0_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_0_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_0_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[0] ));
  mcuResourcesInst_ROMInst_SLICE_621 \mcuResourcesInst/ROMInst/SLICE_621 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_15_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_622 \mcuResourcesInst/ROMInst/SLICE_622 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_15_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_15_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_15_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[15] ));
  mcuResourcesInst_ROMInst_SLICE_623 \mcuResourcesInst/ROMInst/SLICE_623 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_14_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_624 \mcuResourcesInst/ROMInst/SLICE_624 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_14_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_14_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_14_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[14] ));
  mcuResourcesInst_ROMInst_SLICE_625 \mcuResourcesInst/ROMInst/SLICE_625 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_13_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_626 \mcuResourcesInst/ROMInst/SLICE_626 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_13_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_13_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_13_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[13] ));
  mcuResourcesInst_ROMInst_SLICE_627 \mcuResourcesInst/ROMInst/SLICE_627 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_12_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_628 \mcuResourcesInst/ROMInst/SLICE_628 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_12_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_12_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_12_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[12] ));
  mcuResourcesInst_ROMInst_SLICE_629 \mcuResourcesInst/ROMInst/SLICE_629 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_11_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_630 \mcuResourcesInst/ROMInst/SLICE_630 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_11_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_11_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_11_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[11] ));
  mcuResourcesInst_ROMInst_SLICE_631 \mcuResourcesInst/ROMInst/SLICE_631 ( 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_10_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_632 \mcuResourcesInst/ROMInst/SLICE_632 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[4] ), .A1(ADDR_GPIO), 
    .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), .B0(\ADDR_BUF[4] ), .A0(ADDR_GPIO), 
    .M1(\ADDR_BUF[1] ), .M0(\ADDR_BUF[5] ), 
    .FXB(\mcuResourcesInst/ROMInst/mem_0_10_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_10_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_10_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[10] ));
  mcuResourcesInst_ROMInst_SLICE_633 \mcuResourcesInst/ROMInst/SLICE_633 ( 
    .C1(\ADDR_BUF[3] ), .B1(\ADDR_BUF[2] ), .A1(\ADDR_BUF[4] ), 
    .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), .B0(\ADDR_BUF[1] ), 
    .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_9_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_634 \mcuResourcesInst/ROMInst/SLICE_634 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_9_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_9_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_9_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[9] ));
  mcuResourcesInst_ROMInst_SLICE_635 \mcuResourcesInst/ROMInst/SLICE_635 ( 
    .C1(\ADDR_BUF[3] ), .B1(\ADDR_BUF[2] ), .A1(\ADDR_BUF[4] ), 
    .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), .B0(\ADDR_BUF[1] ), 
    .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_8_0_f5a ));
  mcuResourcesInst_ROMInst_SLICE_636 \mcuResourcesInst/ROMInst/SLICE_636 ( 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_8_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_8_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_8_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[8] ));
  mcuResourcesInst_ROMInst_SLICE_637 \mcuResourcesInst/ROMInst/SLICE_637 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_7_0_f5a ));
  SLICE_638 SLICE_638( .B1(WRN0_BUF), .A1(WRN1_BUF), .M1(ADDR_GPIO), 
    .FXB(\mcuResourcesInst/ROMInst/mem_0_7_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_7_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_7_1_f5b ), .F1(BPIN_DBUS_1_i), 
    .OFX1(\mcuResourcesInst/DIN_ROM[7] ));
  SLICE_639 SLICE_639( .C1(\coreInst/fullALUInst/aluInst/N_26_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_22_0 ), .A1(\coreInst/N_669_i ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_6_0_f5a ), 
    .F1(\coreInst/fullALUInst/aluInst/N_38_0 ));
  mcuResourcesInst_ROMInst_SLICE_640 \mcuResourcesInst/ROMInst/SLICE_640 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[4] ), .A1(ADDR_GPIO), 
    .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), .B0(\ADDR_BUF[4] ), .A0(ADDR_GPIO), 
    .M1(\ADDR_BUF[1] ), .M0(\ADDR_BUF[5] ), 
    .FXB(\mcuResourcesInst/ROMInst/mem_0_6_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_6_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_6_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[6] ));
  mcuResourcesInst_ROMInst_SLICE_641 \mcuResourcesInst/ROMInst/SLICE_641 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_5_0_f5a ));
  SLICE_642 SLICE_642( .C1(\coreInst/fullALUInst/aluInst/un1_RESULT[14] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_142_mux ), .A1(\coreInst/ALU_OPX[3] ), 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_5_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_5_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_5_1_f5b ), 
    .F1(\coreInst/fullALUInst/aluInst/N_191 ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[5] ));
  mcuResourcesInst_ROMInst_SLICE_643 \mcuResourcesInst/ROMInst/SLICE_643 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_4_0_f5a ));
  SLICE_644 SLICE_644( 
    .A1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2 ), 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_4_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_4_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_4_1_f5b ), 
    .F1(\coreInst/registerFileInst/regs/d_N_7_6_i ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[4] ));
  mcuResourcesInst_ROMInst_SLICE_645 \mcuResourcesInst/ROMInst/SLICE_645 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_3_0_f5a ));
  SLICE_646 SLICE_646( 
    .A1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3 ), 
    .M1(ADDR_GPIO), .FXB(\mcuResourcesInst/ROMInst/mem_0_3_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_3_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_3_1_f5b ), 
    .F1(\coreInst/registerFileInst/regs/d_N_7_5_i ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[3] ));
  SLICE_647 SLICE_647( 
    .A1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4 ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_2_0_f5a ), 
    .F1(\coreInst/registerFileInst/regs/d_N_7_4_i ));
  mcuResourcesInst_ROMInst_SLICE_648 \mcuResourcesInst/ROMInst/SLICE_648 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[4] ), .A1(ADDR_GPIO), 
    .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), .B0(\ADDR_BUF[4] ), .A0(ADDR_GPIO), 
    .M1(\ADDR_BUF[1] ), .M0(\ADDR_BUF[5] ), 
    .FXB(\mcuResourcesInst/ROMInst/mem_0_2_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_2_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_2_1_f5b ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[2] ));
  mcuResourcesInst_ROMInst_SLICE_649 \mcuResourcesInst/ROMInst/SLICE_649 ( 
    .D1(\ADDR_BUF[3] ), .C1(\ADDR_BUF[2] ), .B1(\ADDR_BUF[1] ), 
    .A1(\ADDR_BUF[4] ), .D0(\ADDR_BUF[3] ), .C0(\ADDR_BUF[2] ), 
    .B0(\ADDR_BUF[1] ), .A0(\ADDR_BUF[4] ), .M0(\ADDR_BUF[5] ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_1_0_f5a ));
  mcuResourcesInst_SLICE_650 \mcuResourcesInst/SLICE_650 ( 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), .M1(ADDR_GPIO), 
    .FXB(\mcuResourcesInst/ROMInst/mem_0_1_1_f5b ), 
    .FXA(\mcuResourcesInst/ROMInst/mem_0_1_0_f5a ), 
    .OFX0(\mcuResourcesInst/ROMInst/mem_0_1_1_f5b ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/CO0 ), 
    .OFX1(\mcuResourcesInst/DIN_ROM[1] ));
  coreInst_SLICE_651 \coreInst/SLICE_651 ( .D1(\coreInst/ALU_ALU_OPX[0] ), 
    .C1(\coreInst/INSTRUCTION[14] ), .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/N_4_1_0 ), .D0(\coreInst/INSTRUCTION[15] ), 
    .C0(\coreInst/INSTRUCTION[14] ), .B0(\coreInst/ALU_ALU_OPX[3] ), 
    .A0(\coreInst/ALU_ALU_OPX[2] ), .F0(\coreInst/N_4_1_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT101 ));
  mcuResourcesInst_SLICE_652 \mcuResourcesInst/SLICE_652 ( 
    .D1(\mcuResourcesInst/PRI_REG[1] ), .C1(\mcuResourcesInst/N_11_0 ), 
    .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[1] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[1] ), 
    .A0(ADDR_GPIO), .F0(\mcuResourcesInst/N_11_0 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/CPU_N_3_0 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_653 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_653 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV9 ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 ), 
    .A0(PIN_RXD_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_5_i ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV9 ));
  mcuResourcesInst_memoryMapperInst_SLICE_654 
    \mcuResourcesInst/memoryMapperInst/SLICE_654 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/RAM_MAP ), .C1(RDN_BUF), 
    .B1(PIN_RESETN_c), .A1(BPIN_DBUS_1), 
    .C0(\mcuResourcesInst/memoryMapperInst/un1_RESET ), .B0(WRN0_BUF), 
    .A0(RDN_BUF), .F0(\mcuResourcesInst/BE1 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/un1_RESET ));
  SLICE_655 SLICE_655( .D1(\mcuResourcesInst.memoryMapperInst.g1 ), 
    .C1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .B1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .A1(\coreInst/un1_ARGA11 ), 
    .D0(\mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out ), 
    .C0(\mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2 ), 
    .B0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .A0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .F0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .F1(\coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO ));
  coreInst_opxMultiplexerInst_SLICE_656 
    \coreInst/opxMultiplexerInst/SLICE_656 ( .C1(\coreInst/INSTRUCTION[14] ), 
    .B1(\coreInst/INSTRUCTION[9] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/opxMultiplexerInst/N_57 ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/INSTRUCTION[8] ), 
    .F0(\coreInst/REGB_ADDRX[0] ), .F1(\coreInst/opxMultiplexerInst/N_57 ));
  coreInst_busControllerInst_SLICE_657 \coreInst/busControllerInst/SLICE_657 
    ( .C1(\coreInst/busControllerInst/N_123 ), .B1(\coreInst/HERE[11] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[11] ), .A0(\coreInst/N_172 ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[11] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[11] ));
  coreInst_busControllerInst_SLICE_658 \coreInst/busControllerInst/SLICE_658 
    ( .C1(\coreInst/busControllerInst/N_120 ), .B1(\coreInst/HERE[8] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[8] ), .A0(\coreInst/N_169 ), 
    .F0(\ADDR_BUF_3_d_RNII7QO[8] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[8] ));
  coreInst_busControllerInst_SLICE_659 \coreInst/busControllerInst/SLICE_659 
    ( .C1(\coreInst/busControllerInst/N_124 ), .B1(\coreInst/HERE[12] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[12] ), .A0(\coreInst/N_173 ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_d_2_am_RNO[12] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[12] ));
  coreInst_busControllerInst_SLICE_660 \coreInst/busControllerInst/SLICE_660 
    ( .C1(\coreInst/busControllerInst/N_127 ), .B1(\coreInst/HERE[15] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[15] ), .A0(\coreInst/N_176 ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[15] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[15] ));
  coreInst_busControllerInst_SLICE_661 \coreInst/busControllerInst/SLICE_661 
    ( .C1(\coreInst/busControllerInst/N_122 ), .B1(\coreInst/HERE[10] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[10] ), 
    .A0(\coreInst/RESULT_16_d_1[10] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_RNO[10] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[10] ));
  coreInst_busControllerInst_SLICE_662 \coreInst/busControllerInst/SLICE_662 
    ( .C1(\coreInst/busControllerInst/N_126 ), .B1(\coreInst/HERE[14] ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d[14] ), 
    .A0(\coreInst/RESULT_7_0_RNIA0G31[14] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_RNO[14] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_d[14] ));
  coreInst_busControllerInst_SLICE_663 \coreInst/busControllerInst/SLICE_663 
    ( .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst/ADDR_BUSX[1] ), .A1(\coreInst.ADDR_BUSX[0] ), 
    .D0(\coreInst/N_167 ), 
    .C0(\coreInst/busControllerInst/ADDR_BUF_3_a3_0[6] ), 
    .B0(\coreInst/HERE[6] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_a3[6] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_a3_0[6] ));
  coreInst_busControllerInst_SLICE_664 \coreInst/busControllerInst/SLICE_664 
    ( .D1(\coreInst/N_43 ), .C1(\coreInst/PC_A[7] ), 
    .B1(\coreInst/ALUB_SRCX[2] ), .A1(\coreInst/ADDR_BUSX[1] ), 
    .D0(\coreInst/busControllerInst/N_119 ), .C0(\coreInst/HERE[7] ), 
    .B0(\coreInst/ADDR_BUSX[1] ), .A0(\coreInst.ADDR_BUSX[0] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_0[7] ), 
    .F1(\coreInst/busControllerInst/N_119 ));
  coreInst_fullALUInst_muxB_SLICE_665 \coreInst/fullALUInst/muxB/SLICE_665 ( 
    .C1(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1_0[9] ), 
    .B1(\coreInst/INSTRUCTION_15_rep1 ), .A1(\coreInst/INSTRUCTION[9] ), 
    .D0(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1[9] ), 
    .C0(\coreInst/REGB_DOUT[9] ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), .F0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .F1(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1[9] ));
  coreInst_fullALUInst_SLICE_666 \coreInst/fullALUInst/SLICE_666 ( 
    .D1(\coreInst/REGA_DOUT[6] ), .C1(\coreInst/ALU_OPX9 ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/muxA/N_14 ), 
    .B0(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ), 
    .A0(\coreInst/REGA_DOUT[5] ), .F0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_6_0 ));
  coreInst_fullALUInst_aluInst_SLICE_667 
    \coreInst/fullALUInst/aluInst/SLICE_667 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[14] ), .B1(\coreInst/REGA_DOUT[13] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/REGA_DOUT[15] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_665_i ), 
    .A0(\coreInst/fullALUInst/aluInst/N_14_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_30_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_14_0 ));
  coreInst_fullALUInst_aluInst_SLICE_668 
    \coreInst/fullALUInst/aluInst/SLICE_668 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_51_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_43_2 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/fullALUInst/aluInst/N_68_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_35_2 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/ALUB_DATA[4] ), .F0(\coreInst/fullALUInst/aluInst/N_85_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_68_0 ));
  coreInst_fullALUInst_aluInst_SLICE_669 
    \coreInst/fullALUInst/aluInst/SLICE_669 ( 
    .D1(\coreInst/fullALUInst/aluInst/N_14_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_46_1 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_141_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_46_1 ));
  coreInst_fullALUInst_aluInst_SLICE_670 
    \coreInst/fullALUInst/aluInst/SLICE_670 ( 
    .D1(\coreInst/fullALUInst/aluInst/N_15_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_47_1 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_142_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_47_1 ));
  coreInst_fullALUInst_aluInst_SLICE_671 
    \coreInst/fullALUInst/aluInst/SLICE_671 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_28_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_24_2 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/N_45_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_20_2 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/N_669_i ), .F0(\coreInst/fullALUInst/aluInst/N_62_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_45_2 ));
  coreInst_fullALUInst_aluInst_SLICE_672 
    \coreInst/fullALUInst/aluInst/SLICE_672 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_26_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_22_1 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_42 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_18_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_58 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_42 ));
  coreInst_fullALUInst_aluInst_SLICE_673 
    \coreInst/fullALUInst/aluInst/SLICE_673 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_6_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_4_3 ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/aluInst/N_23_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_2_2 ), .B0(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), .F0(\coreInst/fullALUInst/aluInst/N_40_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_23_2 ));
  coreInst_fullALUInst_aluInst_SLICE_674 
    \coreInst/fullALUInst/aluInst/SLICE_674 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[1] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/fullALUInst/aluInst/N_3_2 ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), .B0(\coreInst/ALUB_DATA[0] ), 
    .A0(\coreInst/N_665_i ), .F0(\coreInst/fullALUInst/aluInst/N_20_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_3_2 ));
  coreInst_fullALUInst_aluInst_SLICE_675 
    \coreInst/fullALUInst/aluInst/SLICE_675 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_14_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_12_0_0 ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/aluInst/a15_b_i[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_28_0 ), .B0(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), .F0(\coreInst/fullALUInst/aluInst/N_44_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_28_0 ));
  coreInst_fullALUInst_aluInst_SLICE_676 
    \coreInst/fullALUInst/aluInst/SLICE_676 ( 
    .D1(\coreInst/INSTRUCTION_15_rep1 ), .C1(\coreInst/INSTRUCTION_14_rep1 ), 
    .B1(\coreInst/INSTRUCTION[9] ), .A1(\coreInst/ARGA_X[3] ), 
    .D0(\coreInst/fullALUInst/OVER_2_9_i_a2_d ), 
    .C0(\coreInst/fullALUInst/N_34 ), .B0(\coreInst/JMP_ALUB_SRCX_m[1] ), 
    .A0(\coreInst/ARGA_X[3] ), .F0(\coreInst/N_36 ), 
    .F1(\coreInst/fullALUInst/OVER_2_9_i_a2_d ));
  coreInst_fullALUInst_aluInst_SLICE_677 
    \coreInst/fullALUInst/aluInst/SLICE_677 ( 
    .D1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[18] ), 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[18] ), 
    .B1(\coreInst/fullALUInst/aluInst/PARITY_2_1_RNO ), 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[27] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[27] ), 
    .B0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/PARITY_2_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_6 ), 
    .F1(\coreInst/fullALUInst/aluInst/PARITY_2_1 ));
  coreInst_fullALUInst_aluInst_SLICE_678 
    \coreInst/fullALUInst/aluInst/SLICE_678 ( 
    .D1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[22] ), 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[22] ), 
    .B1(\coreInst/fullALUInst/aluInst/PARITY_2_3_RNO ), 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[31] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[31] ), 
    .B0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .A0(\coreInst/fullALUInst/aluInst/PARITY_2_3 ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_9 ), 
    .F1(\coreInst/fullALUInst/aluInst/PARITY_2_3 ));
  coreInst_fullALUInst_aluInst_SLICE_679 
    \coreInst/fullALUInst/aluInst/SLICE_679 ( 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[25] ), 
    .B1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[25] ), 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[24] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[24] ), 
    .B0(\coreInst/fullALUInst/aluInst/PARITY_2_4_RNO ), 
    .A0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_4 ), 
    .F1(\coreInst/fullALUInst/aluInst/PARITY_2_4_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_680 
    \coreInst/fullALUInst/aluInst/SLICE_680 ( 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[29] ), 
    .B1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[29] ), 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[28] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[28] ), 
    .B0(\coreInst/fullALUInst/aluInst/PARITY_2_7_RNO ), 
    .A0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_7 ), 
    .F1(\coreInst/fullALUInst/aluInst/PARITY_2_7_RNO ));
  SLICE_681 SLICE_681( .C1(\coreInst.N_129 ), .B1(\coreInst.N_113 ), 
    .A1(\coreInst.ADDR_BUSX[0] ), .D0(WRN0_BUF), .C0(WRN1_BUF), 
    .B0(\ADDR_BUF[1] ), .A0(ADDR_GPIO), .M1(\DOUT_BUF[3] ), .M0(\DOUT_BUF[2] ), 
    .CE(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa_1 ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ), 
    .F1(\ADDR_BUF[1] ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] ));
  SLICE_682 SLICE_682( .B1(RDN_BUF), .A1(PIN_RESETN_c), 
    .D0(\mcuResourcesInst/INT_MAP_0_a2_out ), 
    .C0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_m2_e_0_0 ), 
    .A0(N_123), .F0(\mcuResourcesInst/DIN_INT[4] ), .F1(N_123));
  mcuResourcesInst_SLICE_683 \mcuResourcesInst/SLICE_683 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/g0_4_4 ), 
    .C1(\mcuResourcesInst/memoryMapperInst/INT_m2 ), .B1(N_70), 
    .A1(\ADDR_BUF[10] ), .D0(\mcuResourcesInst/INT_MAP_0_a2_out ), 
    .C0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa_1 ), 
    .A0(PIN_RESETN_c), .M1(\DOUT_BUF[1] ), .M0(\DOUT_BUF[0] ), 
    .CE(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[0] ), 
    .F1(\mcuResourcesInst/INT_MAP_0_a2_out ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[1] ));
  mcuResourcesInst_SLICE_684 \mcuResourcesInst/SLICE_684 ( 
    .D1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .C1(\mcuResourcesInst/DOUT_0[0] ), .B1(RDN_BUF), .A1(PIN_RESETN_c), 
    .D0(\mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[0] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[0] ), 
    .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), .M1(\DOUT_BUF[5] ), .M0(\DOUT_BUF[4] ), 
    .CE(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), .F0(\mcuResourcesInst/DOUT_0[0] ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_0_1 ), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] ));
  SLICE_685 SLICE_685( .C1(\coreInst.N_128 ), .B1(\coreInst.N_112 ), 
    .A1(\coreInst.ADDR_BUSX[0] ), 
    .D0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[4] ), 
    .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_m2_e_0_0 ), 
    .F1(ADDR_GPIO));
  mcuResourcesInst_interruptMaskRegisterInst_SLICE_686 
    \mcuResourcesInst/interruptMaskRegisterInst/SLICE_686 ( 
    .D1(\mcuResourcesInst/INT_MAP_0_a2_out ), 
    .C1(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_m1_e_3_1 ), 
    .B1(RDN_BUF), .A1(PIN_RESETN_c), 
    .C0(\mcuResourcesInst/un3_GPIO_MAPlto15_11_i_a2_2_1 ), .B0(\ADDR_BUF[11] ), 
    .A0(\ADDR_BUF[1] ), 
    .F0(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_m1_e_3_1 ), 
    .F1(\mcuResourcesInst/DOUT_1_sn_N_5_mux ));
  SLICE_687 SLICE_687( .D1(\mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2 ), 
    .C1(\mcuResourcesInst.interruptMaskRegisterInst.N_12 ), 
    .B1(\coreInst/programCounterInst/ARGA_0_iv_a3_1[2] ), 
    .A1(\coreInst/programCounterInst/ARGA_0_iv_a2_1_0[2] ), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[2] ), 
    .A0(ADDR_GPIO), .F0(\mcuResourcesInst.interruptMaskRegisterInst.N_12 ), 
    .F1(\coreInst/programCounterInst/ARGA_m2_e_1 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_688 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_688 ( 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .A1(PIN_RESETN_c), 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/CO0 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_689 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_689 ( 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ), 
    .A0(\mcuResourcesInst/UARTInst/uartTxInst/N_29_3 ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_1[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/N_29_3 ));
  mcuResourcesInst_UARTInst_SLICE_690 \mcuResourcesInst/UARTInst/SLICE_690 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .M1(\DOUT_BUF[5] ), .M0(\DOUT_BUF[4] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\r_Bit_Index_RNI4LRL[2] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[4] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[5] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_691 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_691 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV9 ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S0 ), 
    .A1(PIN_RXD_c), .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_0_sqmuxa ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_0_sqmuxa ));
  mcuResourcesInst_SLICE_692 \mcuResourcesInst/SLICE_692 ( .D1(WRN0_BUF), 
    .C1(WRN1_BUF), .B1(PIN_RESETN_c), 
    .A1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .D0(\mcuResourcesInst/WR_UART ), .C0(\mcuResourcesInst/UARTInst/TX_DONE ), 
    .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), .M1(\DOUT_BUF[3] ), .M0(\DOUT_BUF[2] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_1_i ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[2] ), 
    .F1(\mcuResourcesInst/WR_UART ), 
    .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[3] ));
  mcuResourcesInst_SLICE_693 \mcuResourcesInst/SLICE_693 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), .B1(RDN_BUF), 
    .A1(PIN_RESETN_c), .D0(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE ), .B0(ADDR_GPIO), 
    .A0(\ADDR_BUF[1] ), .M1(\mcuResourcesInst/RAMInst/addr11_ff ), 
    .M0(\mcuResourcesInst/RAMInst/addr12_ff ), .CE(\mcuResourcesInst/EN_RAM ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i ), 
    .Q0(\mcuResourcesInst/RAMInst/addr12_ff2 ), 
    .F1(\mcuResourcesInst/DATA_AVAILABLE_R_0_sqmuxa ), 
    .Q1(\mcuResourcesInst/RAMInst/addr11_ff2 ));
  mcuResourcesInst_SLICE_694 \mcuResourcesInst/SLICE_694 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_4 ), 
    .C1(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_3 ), 
    .B1(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_2 ), 
    .A1(\ADDR_BUF[15] ), .D0(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .C0(RDN_BUF), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[1] ), 
    .M0(\mcuResourcesInst/RAMInst/addr10_ff ), .CE(\mcuResourcesInst/EN_RAM ), 
    .CLK(PIN_CLK_X1_c), .F0(\mcuResourcesInst/UARTInst/DOUT_44 ), 
    .Q0(\mcuResourcesInst/RAMInst/addr10_ff2 ), 
    .F1(\mcuResourcesInst.memoryMapperInst.UART_MAP ));
  mcuResourcesInst_SLICE_695 \mcuResourcesInst/SLICE_695 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/RAM_MAP ), .C1(RDN_BUF), 
    .B1(PIN_RESETN_c), .A1(BPIN_DBUS_1), .B0(\mcuResourcesInst/EN_RAM ), 
    .A0(\mcuResourcesInst/WR_RAM ), .F0(\mcuResourcesInst/RAMInst/wren_inv_g ), 
    .F1(\mcuResourcesInst/WR_RAM ));
  SLICE_696 SLICE_696( .D1(\coreInst/RESULT_m3_0_a2_0 ), 
    .C1(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .B1(\coreInst/LDS_REGA_DINX[0] ), .A1(\coreInst/ALU_ALU_OPX[3] ), 
    .D0(\ADDR_BUF_3_s[13] ), .C0(\ADDR_BUF_3_d_1[13] ), 
    .B0(\coreInst.fullALUInst.aluInst.un21_RESULT[13] ), .A0(\ADDR_BUF[14] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_7_mux ), 
    .F1(\ADDR_BUF_3_s[13] ));
  SLICE_697 SLICE_697( .D1(\mcuResourcesInst.N_37 ), .C1(\ADDR_BUF[15] ), 
    .B1(\coreInst/PC_OFFSETX[1] ), .A1(\coreInst/PC_OFFSETX[0] ), 
    .D0(\ADDR_BUF[13] ), .C0(\ADDR_BUF[14] ), 
    .B0(\mcuResourcesInst/DIN_RAM[1] ), .A0(\mcuResourcesInst/DIN_ROM[1] ), 
    .F0(\mcuResourcesInst.N_37 ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_a2[1] ));
  SLICE_698 SLICE_698( .C1(\coreInst.fullALUInst.aluInst.un21_RESULT[13] ), 
    .B1(\ADDR_BUF_3_d_1[13] ), .A1(\ADDR_BUF_3_s[13] ), .D0(\ADDR_BUF[13] ), 
    .C0(\ADDR_BUF[14] ), .B0(\mcuResourcesInst/DIN_RAM[3] ), 
    .A0(\mcuResourcesInst/DIN_ROM[3] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_39 ), .F1(\ADDR_BUF[13] ));
  SLICE_699 SLICE_699( .D1(\coreInst/un21_RESULT[14] ), 
    .C1(\coreInst/RESULT_N_7_mux ), 
    .B1(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_3_RNO[14] ), .D0(\ADDR_BUF[13] ), 
    .C0(\ADDR_BUF[14] ), .B0(\mcuResourcesInst/DIN_RAM[4] ), 
    .A0(\mcuResourcesInst/DIN_ROM[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_40 ), .F1(\ADDR_BUF[14] ));
  SLICE_700 SLICE_700( .C1(\mcuResourcesInst.RD_INT ), 
    .B1(\coreInst/PC_OFFSETX[0] ), .A1(g0_22), .D0(PIN_RESETN_c), .C0(RDN_BUF), 
    .B0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .A0(\mcuResourcesInst/INT_MAP_0_a2_out ), .F0(\mcuResourcesInst.RD_INT ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_a4[2] ));
  SLICE_701 SLICE_701( .D1(\mcuResourcesInst.memoryMapperInst.INT_m2_1 ), 
    .C1(\coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] ), 
    .B1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .A1(\ADDR_BUF_3_d_1[15] ), .C0(\ADDR_BUF[15] ), .B0(\ADDR_BUF[14] ), 
    .A0(\ADDR_BUF[13] ), .F0(\mcuResourcesInst/memoryMapperInst/RAM_MAP ), 
    .F1(\ADDR_BUF[15] ));
  SLICE_702 SLICE_702( 
    .D1(\mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out ), 
    .C1(\mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2 ), 
    .B1(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .A1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .D0(\mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1 ), .C0(N_70), 
    .B0(\ADDR_BUF[3] ), .A0(\ADDR_BUF[2] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_0_1_RNO[1] ));
  mcuResourcesInst_memoryMapperInst_SLICE_703 
    \mcuResourcesInst/memoryMapperInst/SLICE_703 ( .D1(\ADDR_BUF[7] ), 
    .C1(\ADDR_BUF[6] ), .B1(\ADDR_BUF[5] ), .A1(\ADDR_BUF[4] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/un3_INT_MAPlto15_5_3_0 ), 
    .C0(\ADDR_BUF[14] ), .B0(\ADDR_BUF[3] ), .A0(\ADDR_BUF[2] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_3 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/un3_INT_MAPlto15_5_3_0 ));
  SLICE_704 SLICE_704( 
    .D1(\mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out ), 
    .C1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .B1(\coreInst/programCounterInst/ARGA_m4_i_m3 ), 
    .A1(\coreInst/PC_OFFSETX[1] ), .D0(\ADDR_BUF[14] ), .C0(\ADDR_BUF[13] ), 
    .B0(\ADDR_BUF[12] ), .A0(\ADDR_BUF[11] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_1_1[2] ));
  SLICE_705 SLICE_705( .D1(\mcuResourcesInst.memoryMapperInst.UART_MAP_6_3 ), 
    .C1(N_70), .B1(\ADDR_BUF[11] ), .A1(\ADDR_BUF[10] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_0 ), .C0(\ADDR_BUF[14] ), 
    .B0(\ADDR_BUF[13] ), .A0(\ADDR_BUF[12] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.UART_MAP_6_3 ), 
    .F1(\coreInst/programCounterInst/ARGA_m9_i_o4_2 ));
  SLICE_706 SLICE_706( .C1(\coreInst.fullALUInst.aluInst.un21_RESULT[9] ), 
    .B1(\coreInst.busControllerInst.ADDR_BUF_3_mb_sn[9] ), 
    .A1(\ADDR_BUF_3_d_2[9] ), .D0(\ADDR_BUF[13] ), .C0(\ADDR_BUF[11] ), 
    .B0(\ADDR_BUF[9] ), .A0(\ADDR_BUF[8] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/UART_MAP_a0_4 ), .F1(\ADDR_BUF[9] ));
  SLICE_707 SLICE_707( .C1(\coreInst.fullALUInst.aluInst.N_297 ), 
    .B1(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .A1(\ADDR_BUF_3_d_RNII7QO[8] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_5_3 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/g0_6_2 ), .B0(\ADDR_BUF[9] ), 
    .A0(\ADDR_BUF[8] ), .F0(\mcuResourcesInst/memoryMapperInst/g0_6_3 ), 
    .F1(\ADDR_BUF[8] ));
  SLICE_708 SLICE_708( .D1(\coreInst/N_280 ), 
    .C1(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), 
    .B1(\coreInst/busControllerInst/ADDR_BUF_1[7] ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_RNO[7] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_7_1 ), .C0(\ADDR_BUF[7] ), 
    .B0(\ADDR_BUF[3] ), .A0(\ADDR_BUF[2] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.un3_INT_MAPlto15_5_3 ), 
    .F1(\ADDR_BUF[7] ));
  SLICE_709 SLICE_709( .D1(\coreInst/busControllerInst/ADDR_BUF_3_a0_0[6] ), 
    .C1(\coreInst/busControllerInst/ADDR_BUF_1[6] ), 
    .B1(\coreInst/busControllerInst/ADDR_BUF_0[6] ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_3_a3[6] ), .C0(\ADDR_BUF[6] ), 
    .B0(\ADDR_BUF[5] ), .A0(\ADDR_BUF[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_7_1 ), .F1(\ADDR_BUF[6] ));
  mcuResourcesInst_memoryMapperInst_SLICE_710 
    \mcuResourcesInst/memoryMapperInst/SLICE_710 ( .B1(\ADDR_BUF[15] ), 
    .A1(\ADDR_BUF[10] ), .D0(\mcuResourcesInst/memoryMapperInst/g0_0_0 ), 
    .C0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_N_7_mux_0 ), .A0(\DIN_GPIO[1] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.g1 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_0_0 ));
  mcuResourcesInst_memoryMapperInst_SLICE_711 
    \mcuResourcesInst/memoryMapperInst/SLICE_711 ( .D1(\ADDR_BUF_3_d_2[9] ), 
    .C1(\coreInst.busControllerInst.ADDR_BUF_3_mb_sn[9] ), 
    .B1(\coreInst.fullALUInst.aluInst.un21_RESULT[9] ), .A1(\ADDR_BUF[8] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_2_7 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/INT_m2 ), .B0(PIN_RESETN_c), 
    .A0(N_70), .F0(\mcuResourcesInst/memoryMapperInst/CPU_N_7_mux_0 ), 
    .F1(N_70));
  mcuResourcesInst_memoryMapperInst_SLICE_712 
    \mcuResourcesInst/memoryMapperInst/SLICE_712 ( .C1(\ADDR_BUF[7] ), 
    .B1(\ADDR_BUF[3] ), .A1(\ADDR_BUF[2] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_2_4 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/g0_2_3 ), 
    .B0(\mcuResourcesInst/memoryMapperInst/CPU_N_3_0 ), .A0(\ADDR_BUF[10] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_2_7 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_2_4 ));
  SLICE_713 SLICE_713( .D1(\coreInst/busControllerInst/ADDR_BUF_RNO_1[5] ), 
    .C1(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5] ), 
    .B1(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .A1(\coreInst/busControllerInst/ADDR_N_6_mux_0 ), .D0(RDN_BUF), 
    .C0(\ADDR_BUF[6] ), .B0(\ADDR_BUF[5] ), .A0(\ADDR_BUF[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_2_3 ), .F1(\ADDR_BUF[5] ));
  SLICE_714 SLICE_714( .D1(\coreInst/busControllerInst/ADDR_BUF_RNO_1[4] ), 
    .C1(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4] ), 
    .B1(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_RNO[4] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_4_3 ), .C0(\ADDR_BUF[6] ), 
    .B0(\ADDR_BUF[5] ), .A0(\ADDR_BUF[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_4_4 ), .F1(\ADDR_BUF[4] ));
  mcuResourcesInst_memoryMapperInst_SLICE_715 
    \mcuResourcesInst/memoryMapperInst/SLICE_715 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/g0_1_6 ), 
    .C1(\mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out ), 
    .B1(\mcuResourcesInst/DIN_INT[2] ), .A1(\DIN_GPIO[2] ), 
    .C0(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .B0(\mcuResourcesInst/memoryMapperInst/N_73 ), 
    .A0(\mcuResourcesInst/memoryMapperInst/N_978_0 ), 
    .F0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_0[2] ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_978_0 ));
  mcuResourcesInst_memoryMapperInst_SLICE_716 
    \mcuResourcesInst/memoryMapperInst/SLICE_716 ( .C1(\ADDR_BUF[7] ), 
    .B1(\ADDR_BUF[3] ), .A1(\ADDR_BUF[2] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_1_3 ), 
    .C0(\mcuResourcesInst/memoryMapperInst/g0_1_2 ), 
    .B0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), .A0(N_70), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_1_6 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_1_3 ));
  mcuResourcesInst_memoryMapperInst_SLICE_717 
    \mcuResourcesInst/memoryMapperInst/SLICE_717 ( 
    .D1(\coreInst.ADDR_BUSX[0] ), .C1(\coreInst.N_113 ), .B1(\coreInst.N_129 ), 
    .A1(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_0 ), .D0(\ADDR_BUF[7] ), 
    .C0(\ADDR_BUF[6] ), .B0(\ADDR_BUF[5] ), .A0(\ADDR_BUF[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_0 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1 ));
  mcuResourcesInst_memoryMapperInst_SLICE_718 
    \mcuResourcesInst/memoryMapperInst/SLICE_718 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/g0_1_5_1 ), .C1(\ADDR_BUF[10] ), 
    .B1(\ADDR_BUF[7] ), .A1(\ADDR_BUF[6] ), 
    .D0(\mcuResourcesInst/memoryMapperInst/g0_1_5 ), 
    .C0(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), .B0(N_70), 
    .A0(\ADDR_BUF[15] ), .F0(g0_22), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_1_5 ));
  SLICE_719 SLICE_719( .D1(\coreInst/INSTRUCTION[14] ), 
    .C1(\coreInst/INSTRUCTION[15] ), .B1(\coreInst/ALU_ALU_OPX[3] ), 
    .A1(\coreInst/LDS_REGA_DINX[0] ), 
    .B0(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .A0(\RESULT_15_s[15] ), .F0(\mcuResourcesInst.memoryMapperInst.INT_m2_1 ), 
    .F1(\RESULT_15_s[15] ));
  SLICE_720 SLICE_720( .C1(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .B1(\coreInst/RESULT_15_d[15] ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[15] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.INT_m2_1 ), 
    .C0(\coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] ), 
    .B0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .A0(\ADDR_BUF_3_d_1[15] ), .F0(\mcuResourcesInst/memoryMapperInst/INT_m2 ), 
    .F1(\ADDR_BUF_3_d_1[15] ));
  mcuResourcesInst_memoryMapperInst_SLICE_721 
    \mcuResourcesInst/memoryMapperInst/SLICE_721 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/g0_18_1 ), .C1(N_70), 
    .B1(\ADDR_BUF[7] ), .A1(\ADDR_BUF[6] ), .D0(\ADDR_BUF[5] ), 
    .C0(\ADDR_BUF[4] ), .B0(\ADDR_BUF[3] ), .A0(\ADDR_BUF[2] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_18_1 ), 
    .F1(\mcuResourcesInst.memoryMapperInst.INT_MAP_0_a2_2 ));
  mcuResourcesInst_memoryMapperInst_SLICE_722 
    \mcuResourcesInst/memoryMapperInst/SLICE_722 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/g0_1_1 ), 
    .C1(\mcuResourcesInst.memoryMapperInst.CPU_m5_0 ), .B1(N_70), 
    .A1(\ADDR_BUF[15] ), .D0(\mcuResourcesInst/memoryMapperInst/g0_0_1 ), 
    .C0(\mcuResourcesInst/INT_MAP_0_a2_out ), 
    .B0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .A0(\DIN_GPIO[0] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_1 ), 
    .F1(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ));
  coreInst_SLICE_723 \coreInst/SLICE_723 ( 
    .D1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_0_0 ), 
    .C1(\coreInst/ARGA_X[3] ), .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/ALUB_SRCX[1] ), .D0(\coreInst/INSTRUCTION_15_rep1 ), 
    .C0(\coreInst/INSTRUCTION_14_rep1 ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), .F0(\coreInst/ALUB_SRCX[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_0 ));
  coreInst_SLICE_724 \coreInst/SLICE_724 ( .B1(\coreInst/REGB_DOUT[8] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/INSTRUCTION_15_rep1 ), 
    .C0(\coreInst/INSTRUCTION_14_rep1 ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), .F0(\coreInst/ALUB_SRCX[0] ), 
    .F1(\coreInst/fullALUInst/N_61 ));
  coreInst_SLICE_725 \coreInst/SLICE_725 ( .D1(\coreInst/REGB_ADDRX[2] ), 
    .C1(\coreInst/REGB_ADDRX[1] ), .B1(\coreInst/REGB_ADDRX[0] ), 
    .A1(\coreInst/ARGB_X[3] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), .F0(\coreInst/REGB_ADDRX[1] ), 
    .F1(\coreInst/registerFileInst/ADDRB[3] ));
  coreInst_SLICE_726 \coreInst/SLICE_726 ( .D1(\coreInst/REGB_ADDRX[2] ), 
    .C1(\coreInst/REGB_ADDRX[1] ), .B1(\coreInst/REGB_ADDRX[0] ), 
    .A1(\coreInst/ARGB_X[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/INSTRUCTION[9] ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), .F0(\coreInst/REGB_ADDRX[2] ), 
    .F1(\coreInst/registerFileInst/ADDRB[0] ));
  coreInst_SLICE_727 \coreInst/SLICE_727 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_43 ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/INSTRUCTION_15_rep1 ), 
    .C0(\coreInst/INSTRUCTION_14_rep1 ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), .F0(\coreInst/ALUB_SRCX[2] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO_0 ));
  coreInst_SLICE_728 \coreInst/SLICE_728 ( 
    .D1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C1(\coreInst/ALU_OPX[3] ), .B1(\coreInst/ALU_OPX[2] ), 
    .A1(\coreInst/ALU_OPX[1] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[14] ), .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .F0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .F1(\coreInst/RESULT_N_7_mux ));
  coreInst_SLICE_729 \coreInst/SLICE_729 ( 
    .C1(\coreInst/fullALUInst/aluInst/un1_RESULT[15] ), 
    .B1(\coreInst/REGA_DOUT[15] ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/INSTRUCTION[15] ), .B0(\coreInst/INSTRUCTION[14] ), 
    .A0(\coreInst/ALU_ALU_OPX[3] ), .F0(\coreInst/ALU_OPX[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_192 ));
  coreInst_SLICE_730 \coreInst/SLICE_730 ( 
    .D1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C1(\coreInst/ALU_OPX[3] ), .B1(\coreInst/ALU_OPX[2] ), 
    .A1(\coreInst/ALU_OPX[1] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[14] ), .A0(\coreInst/ALU_ALU_OPX[2] ), 
    .F0(\coreInst/ALU_OPX[2] ), .F1(\coreInst/fullALUInst/aluInst/arithmetic ));
  coreInst_SLICE_731 \coreInst/SLICE_731 ( 
    .D1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C1(\coreInst/LDS_REGA_DINX[0] ), .B1(\coreInst/ALU_OPX[1] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[14] ), .A0(\coreInst/ALU_ALU_OPX[1] ), 
    .F0(\coreInst/ALU_OPX[1] ), .F1(\coreInst/RESULT_16_s_0[10] ));
  coreInst_SLICE_732 \coreInst/SLICE_732 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[7] ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/INSTRUCTION_fast[14] ), .F0(\coreInst/ALU_OPX9 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_8_0 ));
  coreInst_SLICE_733 \coreInst/SLICE_733 ( 
    .C1(\coreInst/jumpGroupDecoderInst/CC ), .B1(\coreInst/ALU_ALU_OPX[3] ), 
    .A1(\coreInst/ALU_ALU_OPX[2] ), .C0(\coreInst/CC_APPLY ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/INSTRUCTION[8] ), 
    .M1(\CPU_DIN[15] ), .M0(\CPU_DIN[14] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/JMP_PC_OFFSETX[1] ), .Q0(\coreInst/INSTRUCTION_fast[14] ), 
    .F1(\coreInst/CC_APPLY ), .Q1(\coreInst/INSTRUCTION_fast[15] ));
  coreInst_SLICE_734 \coreInst/SLICE_734 ( .C1(\coreInst/LDS_REGA_DINX[0] ), 
    .B1(\coreInst/INSTRUCTION[15] ), .A1(\coreInst/INSTRUCTION[14] ), 
    .B0(\coreInst/ALU_ALU_OPX[2] ), .A0(\coreInst/ALU_ALU_OPX[1] ), 
    .F0(\coreInst/LDS_REGA_DINX[0] ), 
    .F1(\coreInst/registerFileInst/DINA_sn_N_4 ));
  coreInst_SLICE_735 \coreInst/SLICE_735 ( .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/INSTRUCTION[14] ), .D0(\coreInst.REGA_DINX[1] ), 
    .C0(\coreInst/un1_DECODE ), .B0(\coreInst/INSTRUCTION[8] ), 
    .A0(\coreInst/INSTRUCTION[9] ), 
    .F0(\coreInst/aluGroupDecoderInst/RD_B_0_sqmuxa ), 
    .F1(\coreInst.REGA_DINX[1] ));
  coreInst_aluGroupDecoderInst_SLICE_736 
    \coreInst/aluGroupDecoderInst/SLICE_736 ( 
    .D1(\coreInst/aluGroupDecoderInst/un1_INSTRUCTION_5 ), 
    .C1(\coreInst/un1_DECODE ), .B1(\coreInst.REGA_DINX[1] ), .A1(COMMIT_c), 
    .B0(\coreInst/aluGroupDecoderInst/CCL_LD_1_sqmuxa ), .A0(FETCH_c), 
    .F0(\coreInst/aluGroupDecoderInst/CCL_LD_0_sqmuxa ), 
    .F1(\coreInst/aluGroupDecoderInst/CCL_LD_1_sqmuxa ));
  coreInst_programCounterInst_SLICE_737 
    \coreInst/programCounterInst/SLICE_737 ( .B1(\coreInst/PC_OFFSETX[1] ), 
    .A1(\coreInst/PC_OFFSETX[0] ), 
    .D0(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1] ), 
    .C0(\coreInst/programCounterInst/ARGA10 ), 
    .B0(\coreInst/programCounterInst/ARGA_0_iv_a2[1] ), 
    .A0(\coreInst/programCounterInst/ARGA_0_iv_0_1_RNO[1] ), 
    .F0(\coreInst/programCounterInst/ARGA_0_iv_0_1_0[1] ), 
    .F1(\coreInst/programCounterInst/ARGA10 ));
  coreInst_SLICE_738 \coreInst/SLICE_738 ( .C1(\coreInst/PC_A[1] ), 
    .B1(\coreInst/ADDR_BUSX[1] ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/PC_OFFSETX[0] ), .C0(\coreInst.N_129 ), 
    .B0(\coreInst.N_113 ), .A0(\coreInst.ADDR_BUSX[0] ), 
    .F0(\coreInst/programCounterInst/ARGA_0_iv_a2_1_0[2] ), 
    .F1(\coreInst.N_113 ));
  coreInst_SLICE_739 \coreInst/SLICE_739 ( .D1(\coreInst/ARGA_X[0] ), 
    .C1(\coreInst/ALUB_SRCX[1] ), .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/REGB_DOUT[4] ), .D0(\coreInst/PC_BASEX[1] ), 
    .C0(\coreInst/PC_BASEX[0] ), .B0(\coreInst/PC_A[4] ), 
    .A0(\coreInst/ALUB_DATA[4] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[13] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[4] ), 
    .Q0(\coreInst/programCounterInst/INTR0[13] ), .F1(\coreInst/ALUB_DATA[4] ), 
    .Q1(\coreInst/programCounterInst/INTR0[14] ));
  coreInst_SLICE_740 \coreInst/SLICE_740 ( 
    .D1(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_o5[14] ), 
    .C1(\coreInst/fullALUInst/OVER_2_9_i_a2_d ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/fullALUInst/N_61 ), .D0(\coreInst/N_18 ), 
    .C0(\coreInst/PC_BASEX[1] ), .B0(\coreInst/PC_BASEX[0] ), 
    .A0(\coreInst/PC_A[8] ), .M1(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[8] ), 
    .Q0(\coreInst/programCounterInst/INTR0[6] ), .F1(\coreInst/N_18 ), 
    .Q1(\coreInst/programCounterInst/INTR0[7] ));
  coreInst_SLICE_741 \coreInst/SLICE_741 ( .B1(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .A1(\coreInst/ALUB_DATA_6_i_1_2[9] ), .D0(\coreInst/N_16 ), 
    .C0(\coreInst/PC_BASEX[1] ), .B0(\coreInst/PC_BASEX[0] ), 
    .A0(\coreInst/PC_A[9] ), .M1(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[9] ), 
    .Q0(\coreInst/programCounterInst/INTR0[8] ), .F1(\coreInst/N_16 ), 
    .Q1(\coreInst/programCounterInst/INTR0[9] ));
  coreInst_SLICE_742 \coreInst/SLICE_742 ( .B1(\coreInst/ALUB_DATA_6_i_0[10] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/N_14 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[10] ), 
    .F0(\coreInst/programCounterInst/ARGB[10] ), .F1(\coreInst/N_14 ));
  coreInst_SLICE_743 \coreInst/SLICE_743 ( .B1(\coreInst/ALUB_DATA_6_i_0[11] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/N_12 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[11] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[14] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[11] ), .Q0(\coreInst/HERE[14] ), 
    .F1(\coreInst/N_12 ), .Q1(\coreInst/HERE[15] ));
  coreInst_SLICE_744 \coreInst/SLICE_744 ( .B1(\coreInst/ALUB_DATA_6_i_0[12] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/N_10 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[12] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[12] ), .Q0(\coreInst/HERE[2] ), 
    .F1(\coreInst/N_10 ), .Q1(\coreInst/HERE[3] ));
  coreInst_SLICE_745 \coreInst/SLICE_745 ( .B1(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/N_8 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[13] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[13] ), .Q0(\coreInst/HERE[4] ), 
    .F1(\coreInst/N_8 ), .Q1(\coreInst/HERE[5] ));
  coreInst_SLICE_746 \coreInst/SLICE_746 ( .B1(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/N_6 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[14] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[7] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[6] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[14] ), .Q0(\coreInst/HERE[6] ), 
    .F1(\coreInst/N_6 ), .Q1(\coreInst/HERE[7] ));
  coreInst_SLICE_747 \coreInst/SLICE_747 ( .D1(\coreInst/REGB_DOUT[5] ), 
    .C1(\coreInst/ARGA_X[1] ), .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/ALUB_SRCX[1] ), .D0(\coreInst/N_24 ), 
    .C0(\coreInst/PC_BASEX[1] ), .B0(\coreInst/PC_BASEX[0] ), 
    .A0(\coreInst/PC_A[5] ), .M1(\coreInst/programCounterInst/PC_A_NEXT[1] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[15] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[5] ), 
    .Q0(\coreInst/programCounterInst/INTR0[15] ), .F1(\coreInst/N_24 ), 
    .Q1(\coreInst/programCounterInst/INTR0[1] ));
  coreInst_SLICE_748 \coreInst/SLICE_748 ( .D1(\coreInst/REGB_DOUT[6] ), 
    .C1(\coreInst/ARGA_X[2] ), .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/ALUB_SRCX[1] ), .D0(\coreInst/N_22 ), 
    .C0(\coreInst/PC_BASEX[1] ), .B0(\coreInst/PC_BASEX[0] ), 
    .A0(\coreInst/PC_A[6] ), .M1(\coreInst/programCounterInst/PC_A_NEXT[3] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[2] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[6] ), 
    .Q0(\coreInst/programCounterInst/INTR0[2] ), .F1(\coreInst/N_22 ), 
    .Q1(\coreInst/programCounterInst/INTR0[3] ));
  coreInst_SLICE_749 \coreInst/SLICE_749 ( .D1(\coreInst/REGB_DOUT[7] ), 
    .C1(\coreInst/ARGA_X[3] ), .B1(\coreInst/ALUB_SRCX[2] ), 
    .A1(\coreInst/ALUB_SRCX[1] ), .D0(\coreInst/N_20 ), 
    .C0(\coreInst/PC_BASEX[1] ), .B0(\coreInst/PC_BASEX[0] ), 
    .A0(\coreInst/PC_A[7] ), .M1(\coreInst/programCounterInst/PC_A_NEXT[5] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[4] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[7] ), 
    .Q0(\coreInst/programCounterInst/INTR0[4] ), .F1(\coreInst/N_20 ), 
    .Q1(\coreInst/programCounterInst/INTR0[5] ));
  coreInst_SLICE_750 \coreInst/SLICE_750 ( .D1(\coreInst/fullALUInst/ALUB_m2 ), 
    .C1(\coreInst/REGB_DOUT[1] ), .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/ARGB_X[1] ), .D0(\coreInst/PC_BASEX[1] ), 
    .C0(\coreInst/PC_BASEX[0] ), .B0(\coreInst/PC_A[1] ), 
    .A0(\coreInst/N_665_i ), .M1(\coreInst/programCounterInst/PC_A_NEXT[9] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[8] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[1] ), .Q0(\coreInst/HERE[8] ), 
    .F1(\coreInst/N_665_i ), .Q1(\coreInst/HERE[9] ));
  coreInst_SLICE_751 \coreInst/SLICE_751 ( .D1(\coreInst/fullALUInst/ALUB_m2 ), 
    .C1(\coreInst/REGB_DOUT[2] ), .B1(\coreInst/INSTRUCTION[15] ), 
    .A1(\coreInst/ARGB_X[2] ), .D0(\coreInst/PC_BASEX[1] ), 
    .C0(\coreInst/PC_BASEX[0] ), .B0(\coreInst/PC_A[2] ), 
    .A0(\coreInst/N_669_i ), .M1(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[0] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[2] ), 
    .Q0(\coreInst/programCounterInst/INTR0[0] ), .F1(\coreInst/N_669_i ), 
    .Q1(\coreInst/programCounterInst/INTR0[10] ));
  coreInst_SLICE_752 \coreInst/SLICE_752 ( 
    .C1(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .B1(\coreInst/REGB_DOUT[3] ), .A1(\coreInst/ARGB_X[3] ), 
    .D0(\coreInst/N_26 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[3] ), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[12] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .CE(\coreInst/programCounterInst/INTR05 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/ARGB[3] ), 
    .Q0(\coreInst/programCounterInst/INTR0[11] ), .F1(\coreInst/N_26 ), 
    .Q1(\coreInst/programCounterInst/INTR0[12] ));
  coreInst_SLICE_753 \coreInst/SLICE_753 ( .C1(\coreInst/ALUB_SRCX[2] ), 
    .B1(\coreInst/fullALUInst/N_77 ), .A1(\coreInst/fullALUInst/N_46 ), 
    .D0(\coreInst/un47_RESULT_axb_15 ), .C0(\coreInst/PC_BASEX[1] ), 
    .B0(\coreInst/PC_BASEX[0] ), .A0(\coreInst/PC_A[15] ), 
    .F0(\coreInst/programCounterInst/ARGB[15] ), 
    .F1(\coreInst/un47_RESULT_axb_15 ));
  coreInst_SLICE_754 \coreInst/SLICE_754 ( .D1(\coreInst/un1_ARGA11 ), 
    .C1(\coreInst/ARGB[0] ), .B1(\coreInst.REGA_DINX[1] ), .A1(\CPU_DIN[0] ), 
    .B0(\coreInst/PC_OFFSETX[1] ), .A0(\coreInst/PC_OFFSETX[0] ), 
    .F0(\coreInst/un1_ARGA11 ), .F1(\coreInst/registerFileInst/N_30 ));
  coreInst_SLICE_755 \coreInst/SLICE_755 ( .C1(\coreInst/un21_RESULT[10] ), 
    .B1(\coreInst/RESULT_16_d_1[10] ), .A1(\coreInst/RESULT_16_s_0[10] ), 
    .D0(\coreInst/INSTRUCTION[14] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/ALU_R[10] ), .A0(\coreInst/REGA_DOUT[10] ), 
    .F0(\coreInst/busControllerInst/N_89 ), .F1(\coreInst/ALU_R[10] ));
  coreInst_SLICE_756 \coreInst/SLICE_756 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst.fullALUInst.aluInst.N_297 ), .A1(\coreInst/N_169 ), 
    .D0(\coreInst/INSTRUCTION[14] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/ALU_R[8] ), .A0(\coreInst/REGA_DOUT[8] ), 
    .F0(\coreInst/busControllerInst/N_87 ), .F1(\coreInst/ALU_R[8] ));
  coreInst_SLICE_757 \coreInst/SLICE_757 ( 
    .C1(\coreInst/RESULT_7_0_RNIA0G31[14] ), .B1(\coreInst/un21_RESULT[14] ), 
    .A1(\coreInst/RESULT_N_7_mux ), .D0(\coreInst/INSTRUCTION[14] ), 
    .C0(\coreInst/INSTRUCTION[15] ), .B0(\coreInst/ALU_R[14] ), 
    .A0(\coreInst/REGA_DOUT[14] ), .F0(\coreInst/busControllerInst/N_93 ), 
    .F1(\coreInst/ALU_R[14] ));
  coreInst_SLICE_758 \coreInst/SLICE_758 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_301 ), .A1(\coreInst/N_173 ), 
    .D0(\coreInst/INSTRUCTION[14] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/ALU_R[12] ), .A0(\coreInst/REGA_DOUT[12] ), 
    .F0(\coreInst/busControllerInst/N_91 ), .F1(\coreInst/ALU_R[12] ));
  SLICE_759 SLICE_759( .D1(\coreInst.ADDR_BUSX[0] ), .C1(\coreInst.N_113 ), 
    .B1(\coreInst.N_129 ), .A1(PIN_RESETN_c), .C0(\coreInst/HERE[1] ), 
    .B0(\coreInst/ALU_R[1] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .F0(\coreInst.N_129 ), .F1(N_42_i));
  SLICE_760 SLICE_760( .D1(\ADDR_BUF_3_d_2[9] ), 
    .C1(\coreInst.busControllerInst.ADDR_BUF_3_mb_sn[9] ), 
    .B1(\coreInst.fullALUInst.aluInst.un21_RESULT[9] ), .A1(PIN_RESETN_c), 
    .C0(\coreInst/un3_sex[9] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d_1[9] ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_s_0[9] ), 
    .F0(\ADDR_BUF_3_d_2[9] ), .F1(\PIN_ADDR_BUS_c[9] ));
  SLICE_761 SLICE_761( .D1(\ADDR_BUF_3_s[13] ), .C1(\ADDR_BUF_3_d_1[13] ), 
    .B1(\coreInst.fullALUInst.aluInst.un21_RESULT[13] ), .A1(PIN_RESETN_c), 
    .D0(\coreInst/RESULT_m3_0_a2_0 ), 
    .C0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13] ), 
    .A0(\coreInst/RESULT_14_d[13] ), .F0(\ADDR_BUF_3_d_1[13] ), 
    .F1(\PIN_ADDR_BUS_c[13] ));
  coreInst_SLICE_762 \coreInst/SLICE_762 ( .D1(\coreInst/INSTRUCTION[15] ), 
    .C1(\coreInst/INSTRUCTION[14] ), .B1(\coreInst/ALU_ALU_OPX[1] ), 
    .A1(\coreInst/ALU_ALU_OPX[0] ), .D0(\coreInst/RESULT_m3_0_a2_0 ), 
    .C0(\coreInst/N_266 ), .B0(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_d_1[9] ), 
    .F1(\coreInst/RESULT_m3_0_a2_0 ));
  coreInst_busControllerInst_SLICE_763 \coreInst/busControllerInst/SLICE_763 
    ( .D1(\coreInst/busControllerInst/ADDR_m3_0 ), 
    .C1(\coreInst/INSTRUCTION[15] ), .B1(\coreInst/INSTRUCTION[14] ), 
    .A1(\coreInst/ALU_ALU_OPX[0] ), .C0(\coreInst/N_220 ), 
    .B0(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .A0(\coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[11] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_d_1[11] ), 
    .F1(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ));
  coreInst_SLICE_764 \coreInst/SLICE_764 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_214 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_166 ), .C0(\coreInst/un21_RESULT[5] ), 
    .B0(\coreInst/RESULT_m3_0_a2_0 ), .A0(\coreInst/RESULT_16_d[5] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_RNO_1[5] ), 
    .F1(\coreInst/RESULT_16_d[5] ));
  coreInst_SLICE_765 \coreInst/SLICE_765 ( 
    .D1(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_o5[14] ), 
    .C1(\coreInst/fullALUInst/OVER_2_9_i_a2_d ), .B1(\coreInst/REGB_DOUT[8] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_1[8] ), 
    .C0(\coreInst/N_82 ), .B0(\coreInst/PC_A[8] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_120 ), 
    .F1(\coreInst/ALUB_DATA_6_i_1[8] ));
  coreInst_SLICE_766 \coreInst/SLICE_766 ( .D1(\coreInst/REGB_DOUT[9] ), 
    .C1(\coreInst/INSTRUCTION_15_rep1 ), .B1(\coreInst/INSTRUCTION[14] ), 
    .A1(\coreInst/INSTRUCTION[9] ), .D0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .C0(\coreInst/ALUB_DATA_6_i_1_2[9] ), .B0(\coreInst/PC_A[9] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_121 ), 
    .F1(\coreInst/ALUB_DATA_6_i_3[9] ));
  coreInst_SLICE_767 \coreInst/SLICE_767 ( .D1(\coreInst/REGB_DOUT[10] ), 
    .C1(\coreInst/ARGB_X[2] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_0[10] ), 
    .C0(\coreInst/N_36 ), .B0(\coreInst/PC_A[10] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_122 ), 
    .F1(\coreInst/ALUB_DATA_6_i_0[10] ));
  coreInst_SLICE_768 \coreInst/SLICE_768 ( .D1(\coreInst/REGB_DOUT[11] ), 
    .C1(\coreInst/ARGB_X[3] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_0[11] ), 
    .C0(\coreInst/N_36 ), .B0(\coreInst/PC_A[11] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_123 ), 
    .F1(\coreInst/ALUB_DATA_6_i_0[11] ));
  coreInst_SLICE_769 \coreInst/SLICE_769 ( .D1(\coreInst/REGB_DOUT[12] ), 
    .C1(\coreInst/ARGA_X[0] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_0[12] ), 
    .C0(\coreInst/N_36 ), .B0(\coreInst/PC_A[12] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_124 ), 
    .F1(\coreInst/ALUB_DATA_6_i_0[12] ));
  coreInst_SLICE_770 \coreInst/SLICE_770 ( .D1(\coreInst/REGB_DOUT[13] ), 
    .C1(\coreInst/ARGA_X[1] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .C0(\coreInst/N_36 ), .B0(\coreInst/PC_A[13] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_125 ), 
    .F1(\coreInst/ALUB_DATA_6_i_0[13] ));
  coreInst_SLICE_771 \coreInst/SLICE_771 ( .D1(\coreInst/REGB_DOUT[14] ), 
    .C1(\coreInst/ARGA_X[2] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .C0(\coreInst/N_36 ), .B0(\coreInst/PC_A[14] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_126 ), 
    .F1(\coreInst/ALUB_DATA_6_i_0[14] ));
  coreInst_SLICE_772 \coreInst/SLICE_772 ( .D1(\coreInst/REGB_DOUT[5] ), 
    .C1(\coreInst/JMP_ALUB_SRCX_m[1] ), .B1(\coreInst/INSTRUCTION_m[9] ), 
    .A1(\coreInst/ARGA_X[1] ), .D0(\coreInst/N_45 ), .C0(\coreInst/PC_A[5] ), 
    .B0(\coreInst/ALUB_SRCX[2] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .F0(\coreInst/busControllerInst/N_117 ), .F1(\coreInst/N_45 ));
  SLICE_773 SLICE_773( .D1(\coreInst.ADDR_BUSX[0] ), .C1(\coreInst.N_112 ), 
    .B1(\coreInst.N_128 ), .A1(PIN_RESETN_c), .C0(\coreInst/PC_A[0] ), 
    .B0(\coreInst/ALUB_DATA[0] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .F0(\coreInst.N_112 ), .F1(\PIN_ADDR_BUS_c[0] ));
  coreInst_busControllerInst_SLICE_774 \coreInst/busControllerInst/SLICE_774 
    ( .D1(\coreInst/INSTRUCTION[15] ), .C1(\coreInst/INSTRUCTION[14] ), 
    .B1(\coreInst/ALU_ALU_OPX[3] ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_3_s_0[9] ), 
    .D0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C0(\coreInst/busControllerInst/ADDR_m3_0 ), .B0(\coreInst/ALU_OPX[2] ), 
    .A0(\coreInst/ALU_OPX[1] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_s_0[9] ), 
    .F1(\coreInst.busControllerInst.ADDR_BUF_3_mb_sn[9] ));
  coreInst_busControllerInst_SLICE_775 \coreInst/busControllerInst/SLICE_775 
    ( .B1(\coreInst/ADDR_BUSX[1] ), .A1(\coreInst.ADDR_BUSX[0] ), 
    .D0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C0(\coreInst/busControllerInst/ADDR_m3_0 ), .B0(\coreInst.REGA_DINX[1] ), 
    .A0(\coreInst/ALU_ALU_OPX[1] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ), 
    .F1(\coreInst/busControllerInst/ADDR_m3_0 ));
  coreInst_busControllerInst_SLICE_776 \coreInst/busControllerInst/SLICE_776 
    ( .D1(\coreInst/N_263 ), .C1(\coreInst/N_231 ), .B1(\coreInst/ALU_OPX[2] ), 
    .A1(\coreInst/busControllerInst/ADDR_BUF_2_s[6] ), 
    .D0(\coreInst/INSTRUCTION[15] ), .C0(\coreInst/INSTRUCTION[14] ), 
    .B0(\coreInst/ALU_ALU_OPX[0] ), .A0(\coreInst/ADDR_BUSX[1] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_2_s[6] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_1[6] ));
  coreInst_SLICE_777 \coreInst/SLICE_777 ( .D1(\coreInst/INSTRUCTION[15] ), 
    .C1(\coreInst/INSTRUCTION[14] ), .B1(\coreInst/ALU_ALU_OPX[2] ), 
    .A1(\coreInst/ALU_ALU_OPX[1] ), .D0(\coreInst.REGA_DINX[1] ), 
    .C0(\CPU_DIN[10] ), .B0(\coreInst/ALU_R[10] ), 
    .A0(\coreInst/REGA_DINX[0] ), 
    .F0(\coreInst/registerFileInst/regs/DINA[10] ), 
    .F1(\coreInst/REGA_DINX[0] ));
  coreInst_SLICE_778 \coreInst/SLICE_778 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_274 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_210 ), .A1(\coreInst/ALU_OPX[1] ), 
    .D0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .C0(\coreInst/N_290 ), 
    .B0(\coreInst/N_162 ), .A0(\coreInst.REGA_DINX[1] ), 
    .F0(\coreInst/registerFileInst/regs/d_N_8_5 ), .F1(\coreInst/N_290 ));
  coreInst_SLICE_779 \coreInst/SLICE_779 ( .C1(\coreInst/INSTRUCTION_15_rep1 ), 
    .B1(\coreInst/INSTRUCTION_14_rep1 ), .A1(\coreInst/INSTRUCTION[9] ), 
    .D0(\coreInst/INSTRUCTION_m[9] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[14] ), .A0(\coreInst/ARGA_X[1] ), 
    .F0(\coreInst/registerFileInst/ADDRA[1] ), 
    .F1(\coreInst/INSTRUCTION_m[9] ));
  coreInst_SLICE_780 \coreInst/SLICE_780 ( .D1(\coreInst/INSTRUCTION_15_rep1 ), 
    .C1(\coreInst/INSTRUCTION_14_rep1 ), .B1(\coreInst/INSTRUCTION[9] ), 
    .A1(\coreInst/INSTRUCTION[8] ), .D0(\coreInst/JMP_ALUB_SRCX_m[1] ), 
    .C0(\coreInst/INSTRUCTION_m[9] ), .B0(\coreInst/ARGB_X[0] ), 
    .A0(\coreInst/ALUB_SRCX[0] ), .F0(\coreInst/N_82 ), 
    .F1(\coreInst/JMP_ALUB_SRCX_m[1] ));
  coreInst_fullALUInst_SLICE_781 \coreInst/fullALUInst/SLICE_781 ( 
    .C1(\coreInst/N_43 ), .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/REGB_DOUT[7] ), 
    .C0(\coreInst/JMP_ALUB_SRCX_m[1] ), .B0(\coreInst/INSTRUCTION_m[9] ), 
    .A0(\coreInst/ARGA_X[3] ), .F0(\coreInst/N_43 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO_0 ));
  coreInst_fullALUInst_SLICE_782 \coreInst/fullALUInst/SLICE_782 ( 
    .D1(\coreInst/ALU_OPX9 ), .C1(\coreInst/N_44 ), 
    .B1(\coreInst/REGA_DOUT[6] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .D0(\coreInst/REGB_DOUT[6] ), .C0(\coreInst/JMP_ALUB_SRCX_m[1] ), 
    .B0(\coreInst/INSTRUCTION_m[9] ), .A0(\coreInst/ARGA_X[2] ), 
    .F0(\coreInst/N_44 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3_cry_6_0_RNO ));
  coreInst_fullALUInst_SLICE_783 \coreInst/fullALUInst/SLICE_783 ( 
    .D1(\coreInst/REGA_DOUT[15] ), .C1(\coreInst/ALU_OPX9 ), 
    .B1(\coreInst/fullALUInst/N_46 ), .A1(\coreInst/fullALUInst/N_34 ), 
    .C0(\coreInst/REGB_DOUT[15] ), .B0(\coreInst/ARGA_X[3] ), 
    .A0(\coreInst/ALUB_SRCX[0] ), .F0(\coreInst/fullALUInst/N_46 ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_6[15] ));
  coreInst_fullALUInst_muxB_SLICE_784 \coreInst/fullALUInst/muxB/SLICE_784 ( 
    .D1(\coreInst/INSTRUCTION_15_rep1 ), .C1(\coreInst/INSTRUCTION_14_rep1 ), 
    .B1(\coreInst/INSTRUCTION[9] ), .A1(\coreInst/INSTRUCTION[8] ), 
    .D0(\coreInst/fullALUInst/N_77 ), .C0(\coreInst/JMP_ALUB_SRCX_m[1] ), 
    .B0(\coreInst/ARGA_X[3] ), .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/muxB/ALUB_DATA_6_i_o5[14] ), 
    .F1(\coreInst/fullALUInst/N_77 ));
  coreInst_fullALUInst_SLICE_785 \coreInst/fullALUInst/SLICE_785 ( 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/ALUB_m2 ), 
    .C0(\coreInst/REGB_DOUT[0] ), .B0(\coreInst/INSTRUCTION[15] ), 
    .A0(\coreInst/ARGB_X[0] ), .F0(\coreInst/ALUB_DATA[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_13_0_1 ));
  coreInst_fullALUInst_SLICE_786 \coreInst/fullALUInst/SLICE_786 ( 
    .D1(\coreInst/fullALUInst/ALUB_m2 ), .C1(\coreInst/REGB_DOUT[0] ), 
    .B1(\coreInst/INSTRUCTION[15] ), .A1(\coreInst/ARGB_X[0] ), 
    .C0(\coreInst/INSTRUCTION_14_rep1 ), .B0(\coreInst/INSTRUCTION[9] ), 
    .A0(\coreInst/INSTRUCTION[8] ), .F0(\coreInst/fullALUInst/ALUB_m2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_507_i ));
  coreInst_fullALUInst_SLICE_787 \coreInst/fullALUInst/SLICE_787 ( 
    .D1(\coreInst/ARGB_X[3] ), .C1(\coreInst/REGB_DOUT[3] ), 
    .B1(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .D0(\coreInst/INSTRUCTION_15_rep1 ), .C0(\coreInst/INSTRUCTION_14_rep1 ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/INSTRUCTION[8] ), 
    .F0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_135 ));
  coreInst_fullALUInst_muxA_SLICE_788 \coreInst/fullALUInst/muxA/SLICE_788 ( 
    .D1(\coreInst/fullALUInst/ALUA_DATA_rn_0[0] ), 
    .C1(\coreInst/REGA_DOUT[0] ), .B1(\coreInst/INSTRUCTION_fast[14] ), 
    .A1(\coreInst/INSTRUCTION_fast[15] ), .D0(\coreInst/ALU_ALU_OPX[1] ), 
    .C0(\coreInst/ALU_ALU_OPX[0] ), .B0(\coreInst/ARGB_X[0] ), 
    .A0(\coreInst/ALU_OPX9 ), .F0(\coreInst/fullALUInst/ALUA_DATA_rn_0[0] ), 
    .F1(\coreInst/fullALUInst/ALUA_DATA[0] ));
  coreInst_fullALUInst_SLICE_789 \coreInst/fullALUInst/SLICE_789 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/muxA/N_13 ), 
    .B0(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ), 
    .A0(\coreInst/REGA_DOUT[4] ), .F0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO_0 ));
  coreInst_fullALUInst_SLICE_790 \coreInst/fullALUInst/SLICE_790 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/muxA/N_12 ), 
    .B0(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ), 
    .A0(\coreInst/REGA_DOUT[3] ), .F0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO_0 ));
  coreInst_fullALUInst_SLICE_791 \coreInst/fullALUInst/SLICE_791 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/ALU_OPX9 ), .C0(\coreInst/fullALUInst/muxA/N_11 ), 
    .B0(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ), 
    .A0(\coreInst/REGA_DOUT[2] ), .F0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_1_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_792 
    \coreInst/fullALUInst/aluInst/SLICE_792 ( 
    .D1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7[15] ));
  coreInst_fullALUInst_aluInst_SLICE_793 
    \coreInst/fullALUInst/aluInst/SLICE_793 ( 
    .D1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_31_1 ));
  coreInst_fullALUInst_aluInst_SLICE_794 
    \coreInst/fullALUInst/aluInst/SLICE_794 ( 
    .D1(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), 
    .B1(\coreInst/fullALUInst/aluInst/sex_2_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_sex[14] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[13] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/sex_2_9 ));
  coreInst_fullALUInst_aluInst_SLICE_795 
    \coreInst/fullALUInst/aluInst/SLICE_795 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_12_0_1 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[12] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[12] ), 
    .F1(\coreInst/un3_sex[12] ));
  coreInst_fullALUInst_aluInst_SLICE_796 
    \coreInst/fullALUInst/aluInst/SLICE_796 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[11] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/sex_2_2 ));
  coreInst_fullALUInst_aluInst_SLICE_797 
    \coreInst/fullALUInst/aluInst/SLICE_797 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10_0_3 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[10] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[10] ));
  coreInst_fullALUInst_aluInst_SLICE_798 
    \coreInst/fullALUInst/aluInst/SLICE_798 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[9] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .F1(\coreInst/un3_sex[9] ));
  coreInst_fullALUInst_aluInst_SLICE_799 
    \coreInst/fullALUInst/aluInst/SLICE_799 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_1 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[8] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[8] ));
  coreInst_fullALUInst_aluInst_SLICE_800 
    \coreInst/fullALUInst/aluInst/SLICE_800 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_7_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[7] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[7] ));
  coreInst_fullALUInst_aluInst_SLICE_801 
    \coreInst/fullALUInst/aluInst/SLICE_801 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .C0(\coreInst/INSTRUCTION_fast[14] ), .B0(\coreInst/INSTRUCTION_fast[15] ), 
    .A0(\coreInst/REGA_DOUT[6] ), 
    .F0(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[6] ));
  coreInst_fullALUInst_aluInst_SLICE_802 
    \coreInst/fullALUInst/aluInst/SLICE_802 ( 
    .D1(\coreInst/fullALUInst/aluInst/un7_sex[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/un4_OVFL_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .A1(\coreInst/ALU_ALU_OPX[3] ), .D0(\coreInst/INSTRUCTION_fast[14] ), 
    .C0(\coreInst/INSTRUCTION_fast[15] ), .B0(\coreInst/REGA_DOUT[15] ), 
    .A0(\coreInst/un47_RESULT_axb_15 ), 
    .F0(\coreInst/fullALUInst/aluInst/un4_OVFL_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_208 ));
  coreInst_fullALUInst_aluInst_SLICE_803 
    \coreInst/fullALUInst/aluInst/SLICE_803 ( 
    .D1(\coreInst/fullALUInst/aluInst/un7_sex_181_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/ARGB_X[3] ), .C0(\coreInst/REGB_DOUT[3] ), 
    .B0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un7_sex_181_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_12_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_804 
    \coreInst/fullALUInst/aluInst/SLICE_804 ( 
    .C1(\coreInst/fullALUInst/aluInst/a15_b_i[0] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_14_0 ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/ALUB_DATA[0] ), .A0(\coreInst/REGA_DOUT[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/a15_b_i[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_30_0 ));
  coreInst_fullALUInst_aluInst_SLICE_805 
    \coreInst/fullALUInst/aluInst/SLICE_805 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_1[8] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/ARGB_X[3] ), 
    .C0(\coreInst/REGB_DOUT[3] ), 
    .B0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_1[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_14_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_806 
    \coreInst/fullALUInst/aluInst/SLICE_806 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_2[0] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/ARGB_X[3] ), .C0(\coreInst/REGB_DOUT[3] ), 
    .B0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_2[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ));
  coreInst_fullALUInst_aluInst_SLICE_807 
    \coreInst/fullALUInst/aluInst/SLICE_807 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_2[4] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/ARGB_X[3] ), .C0(\coreInst/REGB_DOUT[3] ), 
    .B0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_2[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ));
  coreInst_fullALUInst_SLICE_808 \coreInst/fullALUInst/SLICE_808 ( 
    .B1(\coreInst/INSTRUCTION_fast[14] ), .A1(\coreInst/INSTRUCTION_fast[15] ), 
    .D0(\coreInst/REGA_DOUT[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA_rn_0[0] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA_sn[0] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_1 ), 
    .F1(\coreInst/fullALUInst/ALUA_DATA_sn[0] ));
  coreInst_fullALUInst_aluInst_SLICE_809 
    \coreInst/fullALUInst/aluInst/SLICE_809 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_44_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_36_0_0 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/REGA_DOUT[15] ), .C0(\coreInst/ALU_OPX9 ), 
    .B0(\coreInst/N_669_i ), .A0(\coreInst/fullALUInst/aluInst/N_28_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_44_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_52_1 ));
  coreInst_fullALUInst_aluInst_SLICE_810 
    \coreInst/fullALUInst/aluInst/SLICE_810 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_45_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_37_0 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/REGA_DOUT[15] ), .C0(\coreInst/ALU_OPX9 ), 
    .B0(\coreInst/N_669_i ), .A0(\coreInst/fullALUInst/aluInst/N_29_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_45_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_53_1 ));
  coreInst_fullALUInst_aluInst_SLICE_811 
    \coreInst/fullALUInst/aluInst/SLICE_811 ( 
    .D1(\coreInst/fullALUInst/aluInst/OVER_0_9 ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_0_3 ), .A1(\coreInst/N_12 ), 
    .D0(\coreInst/N_669_i ), .C0(\coreInst/fullALUInst/aluInst/N_29_0 ), 
    .B0(\coreInst/N_26 ), .A0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_0 ));
  coreInst_fullALUInst_aluInst_SLICE_812 
    \coreInst/fullALUInst/aluInst/SLICE_812 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_13_0_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/N_36 ), .C0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .B0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ));
  coreInst_fullALUInst_aluInst_SLICE_813 
    \coreInst/fullALUInst/aluInst/SLICE_813 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_47_0 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/N_36 ), .C0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .B0(\coreInst/ALU_OPX[3] ), 
    .A0(\coreInst/fullALUInst/aluInst/RESULT_10[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_79 ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_10[14] ));
  coreInst_fullALUInst_aluInst_SLICE_814 
    \coreInst/fullALUInst/aluInst/SLICE_814 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_29_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_25_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/N_26 ), .C0(\coreInst/fullALUInst/aluInst/N_33_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_41_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_41_0 ));
  coreInst_fullALUInst_aluInst_SLICE_815 
    \coreInst/fullALUInst/aluInst/SLICE_815 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_12_0_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), .D0(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/tmp_3_9[11] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp[12] ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[12] ));
  coreInst_fullALUInst_aluInst_SLICE_816 
    \coreInst/fullALUInst/aluInst/SLICE_816 ( 
    .D1(\coreInst/fullALUInst/aluInst/ZERO_0 ), .C1(\coreInst/ALU_R[6] ), 
    .B1(\coreInst/ALU_R[2] ), .A1(\coreInst/ALU_R[1] ), .D0(\coreInst/N_164 ), 
    .C0(\coreInst/N_292 ), .B0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .A0(\coreInst/ALU_R[0] ), .F0(\coreInst/fullALUInst/aluInst/ZERO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/ZERO_5 ));
  coreInst_fullALUInst_aluInst_SLICE_817 
    \coreInst/fullALUInst/aluInst/SLICE_817 ( .C1(\coreInst/RESULT_m3_0_a2_0 ), 
    .B1(\coreInst/N_278 ), .A1(\coreInst/RESULT_16_d[5] ), 
    .D0(\coreInst/fullALUInst/aluInst/ZERO_5 ), .C0(\coreInst/ALU_R[7] ), 
    .B0(\coreInst/ALU_R[5] ), .A0(\coreInst/ALU_R[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/ZERO_6 ), .F1(\coreInst/ALU_R[5] ));
  coreInst_fullALUInst_aluInst_SLICE_818 
    \coreInst/fullALUInst/aluInst/SLICE_818 ( .C1(\coreInst/N_280 ), 
    .B1(\coreInst/N_216 ), .A1(\coreInst/ALU_OPX[1] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B0(\coreInst/N_296 ), 
    .A0(\coreInst/N_168 ), .F0(\coreInst/ALU_R[7] ), .F1(\coreInst/N_296 ));
  coreInst_fullALUInst_aluInst_SLICE_819 
    \coreInst/fullALUInst/aluInst/SLICE_819 ( .C1(\coreInst/un21_RESULT[12] ), 
    .B1(\coreInst/N_4_1_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/RESULT_14_d[12] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_285 ), .B0(\coreInst/N_221 ), 
    .A0(\coreInst/ALU_OPX[1] ), .F0(\coreInst/fullALUInst/aluInst/N_301 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_285 ));
  coreInst_fullALUInst_aluInst_SLICE_820 
    \coreInst/fullALUInst/aluInst/SLICE_820 ( .C1(\coreInst/N_277 ), 
    .B1(\coreInst/N_213 ), .A1(\coreInst/ALU_OPX[1] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B0(\coreInst/N_293 ), 
    .A0(\coreInst/N_165 ), .F0(\coreInst/ALU_R[4] ), .F1(\coreInst/N_293 ));
  coreInst_fullALUInst_aluInst_SLICE_821 
    \coreInst/fullALUInst/aluInst/SLICE_821 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_279 ), .B1(\coreInst/N_215 ), 
    .A1(\coreInst/ALU_OPX[1] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B0(\coreInst/N_295 ), 
    .A0(\coreInst/N_167 ), .F0(\coreInst/ALU_R[6] ), .F1(\coreInst/N_295 ));
  SLICE_822 SLICE_822( .D1(\ADDR_BUF_3_d_RNII7QO[8] ), 
    .C1(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .B1(\coreInst.fullALUInst.aluInst.N_297 ), .A1(PIN_RESETN_c), 
    .C0(\coreInst/fullALUInst/aluInst/N_281 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_217 ), .A0(\coreInst/ALU_OPX[1] ), 
    .F0(\coreInst.fullALUInst.aluInst.N_297 ), .F1(\PIN_ADDR_BUS_c[8] ));
  coreInst_fullALUInst_aluInst_SLICE_823 
    \coreInst/fullALUInst/aluInst/SLICE_823 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_sex[7] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_264 ), .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT[7] ), 
    .B0(\coreInst/N_4_1_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/RESULT_14_d[7] ), .F0(\coreInst/N_280 ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_14_d[7] ));
  coreInst_fullALUInst_aluInst_SLICE_824 
    \coreInst/fullALUInst/aluInst/SLICE_824 ( .C1(\coreInst/un21_RESULT[5] ), 
    .B1(\coreInst/un3_sex[5] ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/N_262 ), .B0(\coreInst/fullALUInst/aluInst/N_230 ), 
    .A0(\coreInst/ALU_OPX[2] ), .F0(\coreInst/N_278 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_230 ));
  coreInst_fullALUInst_aluInst_SLICE_825 
    \coreInst/fullALUInst/aluInst/SLICE_825 ( 
    .D1(\coreInst/fullALUInst/aluInst/un21_RESULT[6] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[6] ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[6] ), 
    .A1(\coreInst/ALU_OPX[3] ), .C0(\coreInst/N_263 ), .B0(\coreInst/N_231 ), 
    .A0(\coreInst/ALU_OPX[2] ), .F0(\coreInst/fullALUInst/aluInst/N_279 ), 
    .F1(\coreInst/N_231 ));
  coreInst_fullALUInst_aluInst_SLICE_826 
    \coreInst/fullALUInst/aluInst/SLICE_826 ( 
    .D1(\coreInst/fullALUInst/aluInst/madd_14 ), 
    .C1(\coreInst/fullALUInst/aluInst/madd_12[8] ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_sex[8] ), .A1(\coreInst/ALU_OPX[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_265 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_233 ), .A0(\coreInst/ALU_OPX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_281 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_233 ));
  coreInst_fullALUInst_aluInst_SLICE_827 
    \coreInst/fullALUInst/aluInst/SLICE_827 ( 
    .D1(\coreInst/un47_RESULT_axb_15 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_33_1 ), .B1(\coreInst/N_8 ), 
    .A1(\coreInst/N_6 ), .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_93_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_243 ), .A0(\coreInst/ALU_OPX[3] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_259 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2 ));
  coreInst_fullALUInst_aluInst_SLICE_828 
    \coreInst/fullALUInst/aluInst/SLICE_828 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/tmp_3[2] ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_243 ), 
    .F1(\coreInst/fullALUInst/aluInst/tmp_3[2] ));
  coreInst_fullALUInst_aluInst_SLICE_829 
    \coreInst/fullALUInst/aluInst/SLICE_829 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .C0(\coreInst/fullALUInst/aluInst/tmp_3[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_242 ), 
    .F1(\coreInst/fullALUInst/aluInst/tmp_3[1] ));
  coreInst_fullALUInst_aluInst_SLICE_830 
    \coreInst/fullALUInst/aluInst/SLICE_830 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_241 ), .B1(\coreInst/ALU_OPX[3] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_241 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_225 ));
  coreInst_fullALUInst_aluInst_SLICE_831 
    \coreInst/fullALUInst/aluInst/SLICE_831 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[12] ), 
    .B1(\coreInst/fullALUInst/aluInst/tmp_3_9[11] ), 
    .A1(\coreInst/fullALUInst/aluInst/N_135 ), 
    .C0(\coreInst/fullALUInst/aluInst/tmp_3[13] ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[13] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_254 ), 
    .F1(\coreInst/fullALUInst/aluInst/tmp_3[13] ));
  coreInst_fullALUInst_aluInst_SLICE_832 
    \coreInst/fullALUInst/aluInst/SLICE_832 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[10] ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp[9] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), 
    .D0(\coreInst/fullALUInst/aluInst/tmp_3_9[11] ), 
    .C0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_135 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[11] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_252 ), 
    .F1(\coreInst/fullALUInst/aluInst/tmp_3_9[11] ));
  coreInst_fullALUInst_aluInst_SLICE_833 
    \coreInst/fullALUInst/aluInst/SLICE_833 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp[10] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp[9] ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), 
    .A1(\coreInst/fullALUInst/aluInst/N_135 ), 
    .C0(\coreInst/fullALUInst/aluInst/tmp_3[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[10] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_251 ), 
    .F1(\coreInst/fullALUInst/aluInst/tmp_3[10] ));
  coreInst_fullALUInst_aluInst_SLICE_834 
    \coreInst/fullALUInst/aluInst/SLICE_834 ( .D1(\coreInst/un3_sex[12] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_sex[10] ), 
    .B1(\coreInst/un3_sex[9] ), .A1(\coreInst/un3_sex[5] ), 
    .D0(\coreInst/fullALUInst/aluInst/sex_2_11 ), 
    .C0(\coreInst/fullALUInst/aluInst/sex_2_10 ), 
    .B0(\coreInst/fullALUInst/aluInst/sex_2_9 ), 
    .A0(\coreInst/fullALUInst/aluInst/sex_2_8 ), 
    .F0(\coreInst/fullALUInst/aluInst/sex_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/sex_2_11 ));
  coreInst_fullALUInst_aluInst_SLICE_835 
    \coreInst/fullALUInst/aluInst/SLICE_835 ( 
    .C1(\coreInst/fullALUInst/aluInst/un1_RESULT[1] ), 
    .B1(\coreInst/fullALUInst/aluInst/RESULT_11[1] ), 
    .A1(\coreInst/ALU_OPX[3] ), .C0(\coreInst/fullALUInst/aluInst/N_194 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_178 ), .A0(\coreInst/ALU_OPX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_210 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_178 ));
  coreInst_fullALUInst_aluInst_SLICE_836 
    \coreInst/fullALUInst/aluInst/SLICE_836 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B1(\coreInst/fullALUInst/aluInst/N_47 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_39 ), 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT[14] ), 
    .C0(\coreInst/fullALUInst/aluInst/un10_RESULT[14] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_10[14] ), 
    .A0(\coreInst/ALU_OPX[3] ), .F0(\coreInst/fullALUInst/aluInst/N_127 ), 
    .F1(\coreInst/fullALUInst/aluInst/un53_RESULT[14] ));
  coreInst_fullALUInst_aluInst_SLICE_837 
    \coreInst/fullALUInst/aluInst/SLICE_837 ( .D1(\coreInst/REGA_DOUT[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/un7_sex[15] ), 
    .B1(\coreInst/INSTRUCTION_fast[15] ), .A1(\coreInst/INSTRUCTION_fast[14] ), 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_sex[15] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_sex[7] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_sex[1] ), 
    .F0(\coreInst/fullALUInst/aluInst/sex_2_8 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[15] ));
  coreInst_fullALUInst_aluInst_SLICE_838 
    \coreInst/fullALUInst/aluInst/SLICE_838 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_sex[8] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_sex[6] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_sex[4] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_sex[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/sex_2_10 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_sex[2] ));
  coreInst_fullALUInst_aluInst_SLICE_839 
    \coreInst/fullALUInst/aluInst/SLICE_839 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_41_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_33_0 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_49_0 ), .B0(\coreInst/ALU_OPX[3] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_65 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_49_0 ));
  coreInst_fullALUInst_aluInst_SLICE_840 
    \coreInst/fullALUInst/aluInst/SLICE_840 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), .B0(\coreInst/ALU_OPX[3] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_81 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[0] ));
  coreInst_fullALUInst_aluInst_SLICE_841 
    \coreInst/fullALUInst/aluInst/SLICE_841 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_14_0_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp[14] ), .C0(\coreInst/N_6 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .A0(\coreInst/ALU_OPX[3] ), .F0(\coreInst/fullALUInst/aluInst/N_95 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[14] ));
  coreInst_fullALUInst_aluInst_SLICE_842 
    \coreInst/fullALUInst/aluInst/SLICE_842 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .D0(\coreInst.fullALUInst.aluInst.un21_RESULT[9] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp[9] ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[9] ), 
    .A0(\coreInst/ALU_OPX[3] ), .F0(\coreInst/fullALUInst/aluInst/N_234 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[9] ));
  coreInst_fullALUInst_aluInst_SLICE_843 
    \coreInst/fullALUInst/aluInst/SLICE_843 ( 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_1 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), 
    .A0(\coreInst/fullALUInst/aluInst/tmp_3[1] ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ));
  coreInst_fullALUInst_aluInst_SLICE_844 
    \coreInst/fullALUInst/aluInst/SLICE_844 ( 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_1 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_14[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3_0[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_2 ));
  coreInst_fullALUInst_aluInst_SLICE_845 
    \coreInst/fullALUInst/aluInst/SLICE_845 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_42_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_34_0 ), .A1(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_50_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_11[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_50_1 ));
  coreInst_fullALUInst_aluInst_SLICE_846 
    \coreInst/fullALUInst/aluInst/SLICE_846 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[15] ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_9 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_8 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_3 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_45 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_37 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_i ));
  coreInst_fullALUInst_aluInst_SLICE_847 
    \coreInst/fullALUInst/aluInst/SLICE_847 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[14] ), .B1(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .A1(\coreInst/N_36 ), .D0(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3_5[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2_5 ));
  coreInst_fullALUInst_aluInst_SLICE_848 
    \coreInst/fullALUInst/aluInst/SLICE_848 ( 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_0 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3_3[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_849 
    \coreInst/fullALUInst/aluInst/SLICE_849 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_30_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_26_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_42_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_34_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_42_0 ));
  coreInst_fullALUInst_aluInst_SLICE_850 
    \coreInst/fullALUInst/aluInst/SLICE_850 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_41 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_33 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_33 ));
  coreInst_fullALUInst_aluInst_SLICE_851 
    \coreInst/fullALUInst/aluInst/SLICE_851 ( 
    .D1(\coreInst/fullALUInst/aluInst/N_30_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_26_0 ), .B1(\coreInst/N_26 ), 
    .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_78_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_58 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_12[9] ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_10_78_0 ));
  coreInst_fullALUInst_aluInst_SLICE_852 
    \coreInst/fullALUInst/aluInst/SLICE_852 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_1 ), .C1(\coreInst/N_14 ), 
    .B1(\coreInst/N_12 ), .A1(\coreInst/N_10 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .F0(\coreInst/fullALUInst/aluInst/un70_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ));
  coreInst_fullALUInst_aluInst_SLICE_853 
    \coreInst/fullALUInst/aluInst/SLICE_853 ( 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_0_0 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/un38_RESULT[0] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_854 
    \coreInst/fullALUInst/aluInst/SLICE_854 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_51_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/un1_RESULT[2] ), 
    .B0(\coreInst/fullALUInst/aluInst/RESULT_11[2] ), 
    .A0(\coreInst/ALU_OPX[3] ), .F0(\coreInst/fullALUInst/aluInst/N_179 ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_11[2] ));
  coreInst_fullALUInst_aluInst_SLICE_855 
    \coreInst/fullALUInst/aluInst/SLICE_855 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_30 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_26_1 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_46_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_38 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[13] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_46_0 ));
  coreInst_fullALUInst_aluInst_SLICE_856 
    \coreInst/fullALUInst/aluInst/SLICE_856 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_4_0 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_2 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_44 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_36_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_36_0 ));
  coreInst_fullALUInst_aluInst_SLICE_857 
    \coreInst/fullALUInst/aluInst/SLICE_857 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_3 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_1 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_43 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_35 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_35 ));
  coreInst_fullALUInst_aluInst_SLICE_858 
    \coreInst/fullALUInst/aluInst/SLICE_858 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_28_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_24_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_40_0 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_135_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_40_0 ));
  coreInst_fullALUInst_aluInst_SLICE_859 
    \coreInst/fullALUInst/aluInst/SLICE_859 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_30_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_26_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_42_1 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_137_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_42_1 ));
  coreInst_fullALUInst_aluInst_SLICE_860 
    \coreInst/fullALUInst/aluInst/SLICE_860 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_31_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_27_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_43_1 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_138_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_43_1 ));
  coreInst_fullALUInst_aluInst_SLICE_861 
    \coreInst/fullALUInst/aluInst/SLICE_861 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[8] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_862 
    \coreInst/fullALUInst/aluInst/SLICE_862 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_11_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_11_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_863 
    \coreInst/fullALUInst/aluInst/SLICE_863 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_3_0_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_3_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_864 
    \coreInst/fullALUInst/aluInst/SLICE_864 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_10_0_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_10_0_2 ));
  coreInst_fullALUInst_aluInst_SLICE_865 
    \coreInst/fullALUInst/aluInst/SLICE_865 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_7_0_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_7_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_866 
    \coreInst/fullALUInst/aluInst/SLICE_866 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_6_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_867 
    \coreInst/fullALUInst/aluInst/SLICE_867 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_22_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_18_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A0(\coreInst/fullALUInst/aluInst/N_38 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_38 ));
  coreInst_fullALUInst_aluInst_SLICE_868 
    \coreInst/fullALUInst/aluInst/SLICE_868 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_46_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_38_0 ), .A1(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_54_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_11[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_54_1 ));
  coreInst_fullALUInst_aluInst_SLICE_869 
    \coreInst/fullALUInst/aluInst/SLICE_869 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_47_1 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_39_0 ), .A1(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_55_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_11[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_55_1 ));
  coreInst_fullALUInst_aluInst_SLICE_870 
    \coreInst/fullALUInst/aluInst/SLICE_870 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_31_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_27_2 ), .A1(\coreInst/N_669_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_48_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_40_2 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_65_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_48_2 ));
  coreInst_fullALUInst_aluInst_SLICE_871 
    \coreInst/fullALUInst/aluInst/SLICE_871 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[2] ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A0(\coreInst/fullALUInst/aluInst/N_18_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_18_0 ));
  coreInst_fullALUInst_aluInst_SLICE_872 
    \coreInst/fullALUInst/aluInst/SLICE_872 ( 
    .D1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_48_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_40_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[7] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_48_0 ));
  coreInst_fullALUInst_aluInst_SLICE_873 
    \coreInst/fullALUInst/aluInst/SLICE_873 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_15_0 ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_47_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_39_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_47_0 ));
  coreInst_fullALUInst_aluInst_SLICE_874 
    \coreInst/fullALUInst/aluInst/SLICE_874 ( 
    .D1(\coreInst/fullALUInst/aluInst/a15_b_i[0] ), 
    .C1(\coreInst/fullALUInst/aluInst/N_14_0 ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_46_0_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_38_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_46_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_875 
    \coreInst/fullALUInst/aluInst/SLICE_875 ( 
    .B1(\coreInst/fullALUInst/aluInst/N_29_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_45_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_37_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_45_0 ));
  coreInst_fullALUInst_aluInst_SLICE_876 
    \coreInst/fullALUInst/aluInst/SLICE_876 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_24_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_20_0_0 ), .A1(\coreInst/N_669_i ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_44_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_36_0_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_36_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_877 
    \coreInst/fullALUInst/aluInst/SLICE_877 ( 
    .D1(\coreInst/fullALUInst/aluInst/N_27_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_15_0 ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_43_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_35_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[2] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_43_0 ));
  coreInst_fullALUInst_aluInst_SLICE_878 
    \coreInst/fullALUInst/aluInst/SLICE_878 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_4_3 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_2_2 ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/aluInst/N_21_2 ), .C0(\coreInst/N_26 ), 
    .B0(\coreInst/ALUB_DATA[4] ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un38_RESULT_94_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_21_2 ));
  coreInst_fullALUInst_aluInst_SLICE_879 
    \coreInst/fullALUInst/aluInst/SLICE_879 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_5_3 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_3_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_26_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_22_2 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_43_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_22_2 ));
  coreInst_fullALUInst_aluInst_SLICE_880 
    \coreInst/fullALUInst/aluInst/SLICE_880 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_8_0_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_6_0 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_22_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_18_0_0 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_34_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_22_0 ));
  coreInst_fullALUInst_aluInst_SLICE_881 
    \coreInst/fullALUInst/aluInst/SLICE_881 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_7_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_5_1 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_21_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_17_0 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_33_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_21_0 ));
  coreInst_fullALUInst_aluInst_SLICE_882 
    \coreInst/fullALUInst/aluInst/SLICE_882 ( 
    .D1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA[0] ), .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/N_19_2 ), 
    .C0(\coreInst/N_26 ), .B0(\coreInst/ALUB_DATA[4] ), 
    .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un38_RESULT_92_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_19_2 ));
  coreInst_fullALUInst_aluInst_SLICE_883 
    \coreInst/fullALUInst/aluInst/SLICE_883 ( 
    .D1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_4 ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_0 ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_74 ), 
    .D0(\coreInst/un47_RESULT_axb_15 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_33_1 ), .A0(\coreInst/ALUB_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_33_1 ));
  coreInst_fullALUInst_aluInst_SLICE_884 
    \coreInst/fullALUInst/aluInst/SLICE_884 ( .B1(\coreInst/ALUB_DATA[0] ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/un7_sex_181_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_1[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2 ), .A0(\coreInst/ALUB_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/un7_sex[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_1[3] ));
  coreInst_fullALUInst_aluInst_SLICE_885 
    \coreInst/fullALUInst/aluInst/SLICE_885 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_2_2 ), .B0(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), .F0(\coreInst/fullALUInst/aluInst/N_36_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_2_2 ));
  coreInst_fullALUInst_aluInst_SLICE_886 
    \coreInst/fullALUInst/aluInst/SLICE_886 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/N_3_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_1_0 ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_17_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_3_0 ));
  coreInst_fullALUInst_aluInst_SLICE_887 
    \coreInst/fullALUInst/aluInst/SLICE_887 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_13_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_11_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_30_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_26_2 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_47_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_30_2 ));
  coreInst_fullALUInst_aluInst_SLICE_888 
    \coreInst/fullALUInst/aluInst/SLICE_888 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_10_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_8_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_27_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_23_2 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_44_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_27_2 ));
  coreInst_fullALUInst_aluInst_SLICE_889 
    \coreInst/fullALUInst/aluInst/SLICE_889 ( .D1(\coreInst/N_24 ), 
    .C1(\coreInst/N_22 ), .B1(\coreInst/N_20 ), .A1(\coreInst/N_18 ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_8_0_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ));
  coreInst_fullALUInst_aluInst_SLICE_890 
    \coreInst/fullALUInst/aluInst/SLICE_890 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .B0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_9_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_891 
    \coreInst/fullALUInst/aluInst/SLICE_891 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_9_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_7_0 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_27_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_23_0 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_39_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_23_0 ));
  coreInst_fullALUInst_aluInst_SLICE_892 
    \coreInst/fullALUInst/aluInst/SLICE_892 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_12_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_10_2 ), .A1(\coreInst/N_665_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_33_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_29_2 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_50_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_29_2 ));
  coreInst_fullALUInst_aluInst_SLICE_893 
    \coreInst/fullALUInst/aluInst/SLICE_893 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[7] ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .C0(\coreInst/fullALUInst/aluInst/N_8_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_6_2 ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_25_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_8_2 ));
  coreInst_fullALUInst_aluInst_SLICE_894 
    \coreInst/fullALUInst/aluInst/SLICE_894 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_6_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_4_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_22_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_4_0 ));
  coreInst_fullALUInst_aluInst_SLICE_895 
    \coreInst/fullALUInst/aluInst/SLICE_895 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[11] ), .B1(\coreInst/REGA_DOUT[10] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .C0(\coreInst/fullALUInst/aluInst/N_14_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_12_2 ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_31_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_12_2 ));
  coreInst_fullALUInst_aluInst_SLICE_896 
    \coreInst/fullALUInst/aluInst/SLICE_896 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[10] ), .B1(\coreInst/REGA_DOUT[9] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .C0(\coreInst/fullALUInst/aluInst/N_11_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_9_2 ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_28_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_11_2 ));
  coreInst_fullALUInst_aluInst_SLICE_897 
    \coreInst/fullALUInst/aluInst/SLICE_897 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[10] ), .B1(\coreInst/REGA_DOUT[9] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .C0(\coreInst/fullALUInst/aluInst/N_10_0_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_8_0_0 ), .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_24_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_10_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_898 
    \coreInst/fullALUInst/aluInst/SLICE_898 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[11] ), .B1(\coreInst/REGA_DOUT[10] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_14_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_12_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_30 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_12_0 ));
  coreInst_fullALUInst_aluInst_SLICE_899 
    \coreInst/fullALUInst/aluInst/SLICE_899 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[9] ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[1] ), 
    .B0(\coreInst/fullALUInst/aluInst/N_10_0 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_8_0 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_26_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_10_0 ));
  coreInst_fullALUInst_aluInst_SLICE_900 
    \coreInst/fullALUInst/aluInst/SLICE_900 ( .D1(\coreInst/REGB_DOUT[12] ), 
    .C1(\coreInst/REGB_DOUT[11] ), .B1(\coreInst/REGB_DOUT[10] ), 
    .A1(\coreInst/REGB_DOUT[9] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_4 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_3 ), 
    .B0(\coreInst/REGB_DOUT[7] ), .A0(\coreInst/REGB_DOUT[5] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_74 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_3 ));
  coreInst_fullALUInst_aluInst_SLICE_901 
    \coreInst/fullALUInst/aluInst/SLICE_901 ( 
    .D1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[26] ), 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[26] ), 
    .B1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .A1(\coreInst/fullALUInst/aluInst/PARITY_2_0 ), 
    .D0(\coreInst/fullALUInst/aluInst/PARITY_2_7 ), 
    .C0(\coreInst/fullALUInst/aluInst/PARITY_2_6 ), 
    .B0(\coreInst/fullALUInst/aluInst/PARITY_2_5 ), 
    .A0(\coreInst/fullALUInst/aluInst/PARITY_2_4 ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_13 ), 
    .F1(\coreInst/fullALUInst/aluInst/PARITY_2_5 ));
  coreInst_fullALUInst_aluInst_SLICE_902 
    \coreInst/fullALUInst/aluInst/SLICE_902 ( .D1(\coreInst/ARGB_X[3] ), 
    .C1(\coreInst/ARGB_X[2] ), .B1(\coreInst/ARGB_X[1] ), 
    .A1(\coreInst/ARGA_X[0] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_2 ), 
    .C0(\coreInst/REGB_DOUT[7] ), .B0(\coreInst/REGB_DOUT[6] ), 
    .A0(\coreInst/REGB_DOUT[5] ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_4 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_2 ));
  coreInst_fullALUInst_aluInst_SLICE_903 
    \coreInst/fullALUInst/aluInst/SLICE_903 ( 
    .B1(\coreInst/fullALUInst/aluInst/un47_RESULT[13] ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[12] ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[14] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[9] ), 
    .B0(\coreInst/fullALUInst/aluInst/un47_RESULT[8] ), 
    .A0(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_5 ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_9 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_5 ));
  boardInst_SLICE_904 \boardInst/SLICE_904 ( .B1(WRN1_BUF), .A1(WRN0_BUF), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), .C0(PIN_RESETN_c), 
    .B0(BPIN_DBUS_1), .A0(ADDR_GPIO), .F0(\boardInst/BPIN_LED6 ), 
    .F1(BPIN_DBUS_1));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_905 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_905 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[3] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[6] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[3] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[0] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_906 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_906 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[2] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[5] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[2] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[1] ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_907 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_907 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[1] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[4] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[1] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[2] ));
  coreInst_fullALUInst_aluInst_SLICE_908 
    \coreInst/fullALUInst/aluInst/SLICE_908 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), .F0(\coreInst/un3_sex[5] ), 
    .F1(\coreInst/fullALUInst/aluInst/un63_RESULT[5] ));
  coreInst_fullALUInst_aluInst_SLICE_909 
    \coreInst/fullALUInst/aluInst/SLICE_909 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_sex[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/un63_RESULT[1] ));
  coreInst_fullALUInst_aluInst_SLICE_910 
    \coreInst/fullALUInst/aluInst/SLICE_910 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/N_26 ), 
    .C0(\coreInst/ALUB_DATA[0] ), .B0(\coreInst/N_669_i ), 
    .A0(\coreInst/N_665_i ), .F0(\coreInst/fullALUInst/aluInst/un3_tmp_0_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_1 ));
  coreInst_fullALUInst_aluInst_SLICE_911 
    \coreInst/fullALUInst/aluInst/SLICE_911 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[13] ), .B1(\coreInst/REGA_DOUT[12] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[13] ), .B0(\coreInst/REGA_DOUT[12] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_14_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_14_1 ));
  coreInst_fullALUInst_aluInst_SLICE_912 
    \coreInst/fullALUInst/aluInst/SLICE_912 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[9] ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[9] ), .B0(\coreInst/REGA_DOUT[8] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_10_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_9_0 ));
  coreInst_fullALUInst_aluInst_SLICE_913 
    \coreInst/fullALUInst/aluInst/SLICE_913 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[8] ), .B1(\coreInst/REGA_DOUT[7] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[8] ), .B0(\coreInst/REGA_DOUT[7] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_8_0_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_9 ));
  coreInst_fullALUInst_aluInst_SLICE_914 
    \coreInst/fullALUInst/aluInst/SLICE_914 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[12] ), .B1(\coreInst/REGA_DOUT[11] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[12] ), .B0(\coreInst/REGA_DOUT[11] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_12_0_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_13 ));
  coreInst_fullALUInst_aluInst_SLICE_915 
    \coreInst/fullALUInst/aluInst/SLICE_915 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[15] ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[15] ), .B0(\coreInst/REGA_DOUT[14] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_15_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_16_0 ));
  coreInst_fullALUInst_aluInst_SLICE_916 
    \coreInst/fullALUInst/aluInst/SLICE_916 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[14] ), .B1(\coreInst/REGA_DOUT[13] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/REGA_DOUT[14] ), .B0(\coreInst/REGA_DOUT[13] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_15_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_15 ));
  mcuResourcesInst_UARTInst_uartTxInst_SLICE_917 
    \mcuResourcesInst/UARTInst/uartTxInst/SLICE_917 ( 
    .D1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .C1(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .B1(\mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15 ), 
    .A1(\mcuResourcesInst/UARTInst/START_TX ), .D0(PIN_RESETN_c), 
    .C0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ), 
    .B0(\mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ), 
    .A0(\mcuResourcesInst/UARTInst/START_TX ), 
    .F0(\mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1 ), 
    .F1(\mcuResourcesInst/UARTInst/uartTxInst/N_43_i ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_918 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_918 ( 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A1(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ), 
    .C0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ), 
    .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ), .M0(PIN_RXD_c), 
    .CE(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[0] ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[3] ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_BYTE[0] ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_Byte[7] ));
  coreInst_SLICE_919 \coreInst/SLICE_919 ( .C1(\coreInst/ALU_ALU_OPX[3] ), 
    .B1(\coreInst/ALU_ALU_OPX[1] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/ALU_ALU_OPX[3] ), .C0(\coreInst/ALU_ALU_OPX[2] ), 
    .B0(\coreInst/ALU_ALU_OPX[1] ), .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .F0(\coreInst/aluGroupDecoderInst/un1_INSTRUCTION_5 ), 
    .F1(\coreInst/fullALUInst/muxA/N_14 ));
  coreInst_busControllerInst_SLICE_920 \coreInst/busControllerInst/SLICE_920 
    ( .D1(\coreInst/INSTRUCTION[15] ), .C1(\coreInst/INSTRUCTION[14] ), 
    .B1(\coreInst/ALU_ALU_OPX[1] ), .A1(\coreInst.ADDR_BUSX[0] ), 
    .D0(\coreInst/INSTRUCTION[15] ), .C0(\coreInst/INSTRUCTION[14] ), 
    .B0(\coreInst/ALU_ALU_OPX[1] ), .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_RNO[4] ), 
    .F1(\coreInst/busControllerInst/ADDR_BUF_3_a0_0[6] ));
  coreInst_SLICE_921 \coreInst/SLICE_921 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_292 ), 
    .A1(\coreInst/N_164 ), .D0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C0(\coreInst/N_292 ), .B0(\coreInst/N_164 ), .A0(\coreInst.REGA_DINX[1] ), 
    .F0(\coreInst/registerFileInst/regs/d_N_8_3 ), .F1(\coreInst/ALU_R[3] ));
  coreInst_SLICE_922 \coreInst/SLICE_922 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B1(\coreInst.fullALUInst.aluInst.N_291 ), 
    .A1(\coreInst.fullALUInst.aluInst.N_163 ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .B0(\coreInst.fullALUInst.aluInst.N_291 ), 
    .A0(\coreInst.fullALUInst.aluInst.N_163 ), 
    .F0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_11 ), 
    .F1(\coreInst/ALU_R[2] ));
  coreInst_registerFileInst_SLICE_923 \coreInst/registerFileInst/SLICE_923 ( 
    .D1(\coreInst/REGB_ADDRX[2] ), .C1(\coreInst/REGB_ADDRX[1] ), 
    .B1(\coreInst/REGB_ADDRX[0] ), .A1(\coreInst/ARGB_X[1] ), 
    .D0(\coreInst/REGB_ADDRX[2] ), .C0(\coreInst/REGB_ADDRX[1] ), 
    .B0(\coreInst/REGB_ADDRX[0] ), .A0(\coreInst/ARGB_X[2] ), 
    .F0(\coreInst/registerFileInst/ADDRB[2] ), 
    .F1(\coreInst/registerFileInst/ADDRB[1] ));
  coreInst_registerFileInst_SLICE_924 \coreInst/registerFileInst/SLICE_924 ( 
    .D1(\coreInst/INSTRUCTION_m[9] ), .C1(\coreInst/INSTRUCTION[15] ), 
    .B1(\coreInst/INSTRUCTION[14] ), .A1(\coreInst/ARGA_X[3] ), 
    .D0(\coreInst/INSTRUCTION_m[9] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/INSTRUCTION[14] ), .A0(\coreInst/ARGA_X[2] ), 
    .F0(\coreInst/registerFileInst/ADDRA[2] ), 
    .F1(\coreInst/registerFileInst/ADDRA[3] ));
  coreInst_fullALUInst_muxA_SLICE_925 \coreInst/fullALUInst/muxA/SLICE_925 ( 
    .D1(\coreInst/ARGB_X[3] ), .C1(\coreInst/ARGB_X[2] ), 
    .B1(\coreInst/ALU_ALU_OPX[1] ), .A1(\coreInst/ALU_ALU_OPX[0] ), 
    .D0(\coreInst/ARGB_X[3] ), .C0(\coreInst/ALU_ALU_OPX[3] ), 
    .B0(\coreInst/ALU_ALU_OPX[1] ), .A0(\coreInst/ALU_ALU_OPX[0] ), 
    .F0(\coreInst/fullALUInst/muxA/N_13 ), 
    .F1(\coreInst/fullALUInst/muxA/N_12 ));
  coreInst_fullALUInst_aluInst_SLICE_926 
    \coreInst/fullALUInst/aluInst/SLICE_926 ( 
    .C1(\coreInst/INSTRUCTION_fast[14] ), .B1(\coreInst/INSTRUCTION_fast[15] ), 
    .A1(\coreInst/REGA_DOUT[15] ), .C0(\coreInst/INSTRUCTION_fast[14] ), 
    .B0(\coreInst/INSTRUCTION_fast[15] ), .A0(\coreInst/REGA_DOUT[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/un78_RESULT_s_15_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_927 
    \coreInst/fullALUInst/aluInst/SLICE_927 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/REGA_DOUT[12] ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/REGA_DOUT[6] ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_2_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_2_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_928 
    \coreInst/fullALUInst/aluInst/SLICE_928 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/N_665_i ), .A1(\coreInst/REGA_DOUT[12] ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/N_665_i ), .A0(\coreInst/REGA_DOUT[6] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_929 
    \coreInst/fullALUInst/aluInst/SLICE_929 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/REGA_DOUT[13] ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/ALUB_DATA[0] ), .A0(\coreInst/REGA_DOUT[7] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8_cry_5_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_11_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_930 
    \coreInst/fullALUInst/aluInst/SLICE_930 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/REGA_DOUT[13] ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/REGA_DOUT[14] ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_931 
    \coreInst/fullALUInst/aluInst/SLICE_931 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/REGA_DOUT[10] ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/REGA_DOUT[8] ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4_cry_2_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_2_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_932 
    \coreInst/fullALUInst/aluInst/SLICE_932 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/N_665_i ), .A1(\coreInst/REGA_DOUT[10] ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/N_665_i ), .A0(\coreInst/REGA_DOUT[8] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_933 
    \coreInst/fullALUInst/aluInst/SLICE_933 ( 
    .D1(\coreInst/INSTRUCTION_fast[14] ), .C1(\coreInst/INSTRUCTION_fast[15] ), 
    .B1(\coreInst/ALUB_DATA[0] ), .A1(\coreInst/REGA_DOUT[11] ), 
    .D0(\coreInst/INSTRUCTION_fast[14] ), .C0(\coreInst/INSTRUCTION_fast[15] ), 
    .B0(\coreInst/ALUB_DATA[0] ), .A0(\coreInst/REGA_DOUT[9] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_8_cry_7_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_8_cry_9_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_934 
    \coreInst/fullALUInst/aluInst/SLICE_934 ( .D1(\coreInst/ARGB_X[3] ), 
    .C1(\coreInst/REGB_DOUT[3] ), 
    .B1(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), .D0(\coreInst/ARGB_X[3] ), 
    .C0(\coreInst/REGB_DOUT[3] ), 
    .B0(\coreInst/fullALUInst/ALUB_DATA_6_i_sn[3] ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2_cry_2_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_1_cry_2_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_935 
    \coreInst/fullALUInst/aluInst/SLICE_935 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[7] ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/ALUB_DATA[0] ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_7 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_7_0 ));
  coreInst_fullALUInst_aluInst_SLICE_936 
    \coreInst/fullALUInst/aluInst/SLICE_936 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[14] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_14_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_14_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_937 
    \coreInst/fullALUInst/aluInst/SLICE_937 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[13] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_938 
    \coreInst/fullALUInst/aluInst/SLICE_938 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[12] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[12] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_12_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_12_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_939 
    \coreInst/fullALUInst/aluInst/SLICE_939 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[11] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[11] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_940 
    \coreInst/fullALUInst/aluInst/SLICE_940 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A1(\coreInst/ALUB_DATA_6_i_3[9] ), .D0(\coreInst/REGA_DOUT[7] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_10_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_941 
    \coreInst/fullALUInst/aluInst/SLICE_941 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A1(\coreInst/ALUB_DATA_6_i_3[9] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_942 
    \coreInst/fullALUInst/aluInst/SLICE_942 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/ALUB_DATA_6_i_1[8] ), .D0(\coreInst/REGA_DOUT[6] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_82 ), 
    .A0(\coreInst/ALUB_DATA_6_i_1[8] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_3_cry_8_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_8_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_943 
    \coreInst/fullALUInst/aluInst/SLICE_943 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[14] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_14_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_14_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_944 
    \coreInst/fullALUInst/aluInst/SLICE_944 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[13] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_945 
    \coreInst/fullALUInst/aluInst/SLICE_945 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[12] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[12] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_12_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_12_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_946 
    \coreInst/fullALUInst/aluInst/SLICE_946 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[11] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[11] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_947 
    \coreInst/fullALUInst/aluInst/SLICE_947 ( .D1(\coreInst/REGA_DOUT[12] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[10] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[10] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_10_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_6_cry_10_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_948 
    \coreInst/fullALUInst/aluInst/SLICE_948 ( .D1(\coreInst/REGA_DOUT[8] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A1(\coreInst/ALUB_DATA_6_i_3[9] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A0(\coreInst/ALUB_DATA_6_i_3[9] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_949 
    \coreInst/fullALUInst/aluInst/SLICE_949 ( .D1(\coreInst/REGA_DOUT[10] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/ALUB_DATA_6_i_1[8] ), .D0(\coreInst/REGA_DOUT[14] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_82 ), 
    .A0(\coreInst/ALUB_DATA_6_i_1[8] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_8_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_5_cry_8_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_950 
    \coreInst/fullALUInst/aluInst/SLICE_950 ( .D1(\coreInst/REGA_DOUT[8] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[10] ), .D0(\coreInst/REGA_DOUT[8] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4_cry_14_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_951 
    \coreInst/fullALUInst/aluInst/SLICE_951 ( .D1(\coreInst/REGA_DOUT[8] ), 
    .C1(\coreInst/ALU_OPX9 ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/ALUB_DATA_6_i_0[11] ), .D0(\coreInst/REGA_DOUT[8] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[13] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_10_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_952 
    \coreInst/fullALUInst/aluInst/SLICE_952 ( 
    .D1(\coreInst/fullALUInst/aluInst/un78_RESULT[14] ), .C1(\coreInst/N_6 ), 
    .B1(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .A1(\coreInst/ALU_OPX[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp[14] ), .C0(\coreInst/N_6 ), 
    .B0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .A0(\coreInst/ALU_OPX[3] ), .F0(\coreInst/fullALUInst/aluInst/N_207 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_143 ));
  coreInst_fullALUInst_aluInst_SLICE_953 
    \coreInst/fullALUInst/aluInst/SLICE_953 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A1(\coreInst/fullALUInst/aluInst/N_40 ), 
    .D0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .B0(\coreInst/fullALUInst/aluInst/N_48 ), 
    .A0(\coreInst/fullALUInst/aluInst/N_40 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[15] ), 
    .F1(\coreInst/fullALUInst/aluInst/un53_RESULT[7] ));
  coreInst_fullALUInst_aluInst_SLICE_954 
    \coreInst/fullALUInst/aluInst/SLICE_954 ( 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .A1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_4_0_2 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_sex[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp[4] ));
  coreInst_fullALUInst_aluInst_SLICE_955 
    \coreInst/fullALUInst/aluInst/SLICE_955 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_41_0 ), .A1(\coreInst/N_26 ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_41_0 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_136_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_10[8] ));
  coreInst_fullALUInst_aluInst_SLICE_956 
    \coreInst/fullALUInst/aluInst/SLICE_956 ( 
    .D1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C1(\coreInst/fullALUInst/aluInst/N_45_1 ), .B1(\coreInst/N_26 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .D0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/N_44_1 ), .B0(\coreInst/N_26 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_139_mux ), 
    .F1(\coreInst/fullALUInst/aluInst/N_140_mux ));
  coreInst_fullALUInst_aluInst_SLICE_957 
    \coreInst/fullALUInst/aluInst/SLICE_957 ( 
    .D1(\coreInst/fullALUInst/ALUA_DATA[0] ), .C1(\coreInst/ALUB_DATA[0] ), 
    .B1(\coreInst/N_669_i ), .A1(\coreInst/N_665_i ), 
    .D0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), .B0(\coreInst/ALUB_DATA[0] ), 
    .A0(\coreInst/N_665_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un21_RESULT[1] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_35_2 ));
  coreInst_fullALUInst_aluInst_SLICE_958 
    \coreInst/fullALUInst/aluInst/SLICE_958 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[1] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[0] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_1_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_2 ));
  coreInst_fullALUInst_aluInst_SLICE_959 
    \coreInst/fullALUInst/aluInst/SLICE_959 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[3] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[3] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_5_3 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_5_0 ));
  coreInst_fullALUInst_aluInst_SLICE_960 
    \coreInst/fullALUInst/aluInst/SLICE_960 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[4] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_6_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_6_1 ));
  coreInst_fullALUInst_aluInst_SLICE_961 
    \coreInst/fullALUInst/aluInst/SLICE_961 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_45 ), .B1(\coreInst/REGA_DOUT[6] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_45 ), .B0(\coreInst/REGA_DOUT[12] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6_cry_4_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_3_cry_4_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_962 
    \coreInst/fullALUInst/aluInst/SLICE_962 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_44 ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_44 ), .B0(\coreInst/REGA_DOUT[12] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_963 
    \coreInst/fullALUInst/aluInst/SLICE_963 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_43 ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_43 ), .B0(\coreInst/REGA_DOUT[12] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_6_cry_6_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7_cry_6_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_964 
    \coreInst/fullALUInst/aluInst/SLICE_964 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_45 ), .B1(\coreInst/REGA_DOUT[14] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_45 ), .B0(\coreInst/REGA_DOUT[10] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5_cry_4_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_7_cry_4_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_965 
    \coreInst/fullALUInst/aluInst/SLICE_965 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_45 ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_45 ), .B0(\coreInst/REGA_DOUT[11] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_4_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_966 
    \coreInst/fullALUInst/aluInst/SLICE_966 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_43 ), .B1(\coreInst/REGA_DOUT[9] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_43 ), .B0(\coreInst/REGA_DOUT[10] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5_cry_6_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_8_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_967 
    \coreInst/fullALUInst/aluInst/SLICE_967 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/N_43 ), .B1(\coreInst/REGA_DOUT[8] ), 
    .A1(\coreInst/ALUB_SRCX[2] ), .D0(\coreInst/ALU_OPX9 ), 
    .C0(\coreInst/N_44 ), .B0(\coreInst/REGA_DOUT[8] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_4_cry_6_0_RNO_0 ));
  SLICE_968 SLICE_968( 
    .D1(\mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2] ), 
    .C1(\coreInst/PC_OFFSETX[0] ), .B1(ADDR_GPIO), .A1(\ADDR_BUF[1] ), 
    .C0(\mcuResourcesInst/WR_UART ), .B0(ADDR_GPIO), .A0(\ADDR_BUF[1] ), 
    .M1(\DOUT_BUF[1] ), .M0(\DOUT_BUF[0] ), 
    .CE(\mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ), .CLK(PIN_CLK_X1_c), 
    .F0(\mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ), 
    .Q0(\mcuResourcesInst/UARTInst/RX_CLK_DIV[0] ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_a3_1[2] ), 
    .Q1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[1] ));
  mcuResourcesInst_memoryMapperInst_SLICE_969 
    \mcuResourcesInst/memoryMapperInst/SLICE_969 ( .C1(\ADDR_BUF[14] ), 
    .B1(\ADDR_BUF[13] ), .A1(\ADDR_BUF[12] ), .D0(\ADDR_BUF[13] ), 
    .C0(\ADDR_BUF[14] ), .B0(\mcuResourcesInst/DIN_RAM[5] ), 
    .A0(\mcuResourcesInst/DIN_ROM[5] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_41 ), 
    .F1(\mcuResourcesInst/un3_GPIO_MAPlto15_11_i_a2_2_1 ));
  mcuResourcesInst_memoryMapperInst_SLICE_970 
    \mcuResourcesInst/memoryMapperInst/SLICE_970 ( .D1(\ADDR_BUF[13] ), 
    .C1(\ADDR_BUF[14] ), .B1(\mcuResourcesInst/DIN_RAM[7] ), 
    .A1(\mcuResourcesInst/DIN_ROM[7] ), .D0(\ADDR_BUF[13] ), 
    .C0(\ADDR_BUF[14] ), .B0(\mcuResourcesInst/DIN_RAM[6] ), 
    .A0(\mcuResourcesInst/DIN_ROM[6] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_42 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_43 ));
  mcuResourcesInst_memoryMapperInst_SLICE_971 
    \mcuResourcesInst/memoryMapperInst/SLICE_971 ( 
    .D1(\mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1 ), 
    .C1(\ADDR_BUF[10] ), .B1(\ADDR_BUF[3] ), .A1(\ADDR_BUF[2] ), 
    .C0(\ADDR_BUF[7] ), .B0(\ADDR_BUF[3] ), .A0(\ADDR_BUF[2] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_4_3 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_1_1 ));
  mcuResourcesInst_memoryMapperInst_SLICE_972 
    \mcuResourcesInst/memoryMapperInst/SLICE_972 ( .D1(\ADDR_BUF[5] ), 
    .C1(\ADDR_BUF[4] ), .B1(\ADDR_BUF[3] ), .A1(\ADDR_BUF[2] ), 
    .C0(\ADDR_BUF[6] ), .B0(\ADDR_BUF[5] ), .A0(\ADDR_BUF[4] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_1_2 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/g0_1_5_1 ));
  coreInst_SLICE_973 \coreInst/SLICE_973 ( 
    .C1(\coreInst/INSTRUCTION_fast[14] ), .B1(\coreInst/INSTRUCTION_fast[15] ), 
    .A1(\coreInst/REGA_DOUT[15] ), .C0(\coreInst/INSTRUCTION_fast[14] ), 
    .B0(\coreInst/INSTRUCTION_fast[15] ), .A0(\coreInst/LDS_REGB_WEN ), 
    .F0(\coreInst/REGB_WEN ), 
    .F1(\coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_RNO ));
  coreInst_SLICE_974 \coreInst/SLICE_974 ( 
    .C1(\coreInst/INSTRUCTION_fast[14] ), .B1(\coreInst/INSTRUCTION_fast[15] ), 
    .A1(\coreInst/ALU_ALU_OPX[0] ), .C0(\coreInst/INSTRUCTION_fast[14] ), 
    .B0(\coreInst/INSTRUCTION_fast[15] ), .A0(\coreInst/LDS_WRX ), 
    .F0(\coreInst/WRX_i ), .F1(\coreInst/fullALUInst/muxA/ALUA_DATA_sn_N_5 ));
  coreInst_SLICE_975 \coreInst/SLICE_975 ( .D1(DECODE_c), .C1(EXECUTE_c), 
    .B1(\coreInst/INSTRUCTION[15] ), .A1(\coreInst/INSTRUCTION[14] ), 
    .C0(\coreInst/INSTRUCTION[15] ), .B0(\coreInst/INSTRUCTION[14] ), 
    .A0(FETCH_c), .F0(\coreInst/opxMultiplexerInst/ADDR_BUSX_2_sqmuxa ), 
    .F1(\coreInst/aluGroupDecoderInst/REGB_EN_0_sqmuxa ));
  coreInst_SLICE_976 \coreInst/SLICE_976 ( .D1(\coreInst/INSTRUCTION_m[9] ), 
    .C1(\coreInst/INSTRUCTION[15] ), .B1(\coreInst/INSTRUCTION[14] ), 
    .A1(\coreInst/ARGA_X[0] ), .B0(\coreInst/INSTRUCTION[14] ), 
    .A0(\coreInst/INSTRUCTION[15] ), .F0(\coreInst/ALU_OPX8_i ), 
    .F1(\coreInst/registerFileInst/ADDRA[0] ));
  coreInst_SLICE_977 \coreInst/SLICE_977 ( .D1(\coreInst/INSTRUCTION_15_rep1 ), 
    .C1(\coreInst/INSTRUCTION_14_rep1 ), .B1(\coreInst/INSTRUCTION[9] ), 
    .A1(\coreInst/INSTRUCTION[8] ), .C0(\coreInst/CC_APPLY ), 
    .B0(\coreInst/INSTRUCTION[9] ), .A0(\coreInst/INSTRUCTION[8] ), 
    .M1(\CPU_DIN[15] ), .M0(\CPU_DIN[14] ), .CE(DECODE_c), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/JMP_PC_OFFSETX[0] ), .Q0(\coreInst/INSTRUCTION_14_rep1 ), 
    .F1(\coreInst/fullALUInst/N_34 ), .Q1(\coreInst/INSTRUCTION_15_rep1 ));
  coreInst_SLICE_978 \coreInst/SLICE_978 ( .D1(\coreInst/ARGB_X[2] ), 
    .C1(\coreInst/ARGB_X[1] ), .B1(\coreInst/ALU_ALU_OPX[1] ), 
    .A1(\coreInst/ALU_ALU_OPX[0] ), .B0(\coreInst/ALU_ALU_OPX[1] ), 
    .A0(\coreInst/ALU_ALU_OPX[0] ), .F0(\coreInst/LDS_ALUA_SRCX[0] ), 
    .F1(\coreInst/fullALUInst/muxA/N_11 ));
  coreInst_busControllerInst_SLICE_979 \coreInst/busControllerInst/SLICE_979 
    ( .D1(\coreInst/INSTRUCTION[14] ), .C1(\coreInst/INSTRUCTION[15] ), 
    .B1(\coreInst/ALU_R[11] ), .A1(\coreInst/REGA_DOUT[11] ), 
    .D0(\coreInst/INSTRUCTION[14] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/ALU_R[9] ), .A0(\coreInst/REGA_DOUT[9] ), 
    .F0(\coreInst/busControllerInst/N_88 ), 
    .F1(\coreInst/busControllerInst/N_90 ));
  coreInst_busControllerInst_SLICE_980 \coreInst/busControllerInst/SLICE_980 
    ( .D1(\coreInst/INSTRUCTION[14] ), .C1(\coreInst/INSTRUCTION[15] ), 
    .B1(\coreInst/ALU_R[15] ), .A1(\coreInst/REGA_DOUT[15] ), 
    .D0(\coreInst/INSTRUCTION[14] ), .C0(\coreInst/INSTRUCTION[15] ), 
    .B0(\coreInst/ALU_R[13] ), .A0(\coreInst/REGA_DOUT[13] ), 
    .F0(\coreInst/busControllerInst/N_92 ), 
    .F1(\coreInst/busControllerInst/N_94 ));
  coreInst_registerFileInst_regs_SLICE_981 
    \coreInst/registerFileInst/regs/SLICE_981 ( .D1(\coreInst.REGA_DINX[1] ), 
    .C1(\coreInst/REGA_DINX[0] ), .B1(\coreInst/ALU_R[8] ), .A1(\CPU_DIN[8] ), 
    .D0(\coreInst.REGA_DINX[1] ), .C0(\CPU_DIN[11] ), 
    .B0(\coreInst/ALU_R[11] ), .A0(\coreInst/REGA_DINX[0] ), 
    .F0(\coreInst/registerFileInst/regs/DINA[11] ), 
    .F1(\coreInst/registerFileInst/regs/DINA[8] ));
  coreInst_registerFileInst_regs_SLICE_982 
    \coreInst/registerFileInst/regs/SLICE_982 ( .D1(\coreInst.REGA_DINX[1] ), 
    .C1(\coreInst/REGA_DINX[0] ), .B1(\coreInst/ALU_R[9] ), .A1(\CPU_DIN[9] ), 
    .D0(\coreInst.REGA_DINX[1] ), .C0(\CPU_DIN[12] ), 
    .B0(\coreInst/ALU_R[12] ), .A0(\coreInst/REGA_DINX[0] ), 
    .F0(\coreInst/registerFileInst/regs/DINA[12] ), 
    .F1(\coreInst/registerFileInst/regs/DINA[9] ));
  coreInst_registerFileInst_regs_SLICE_983 
    \coreInst/registerFileInst/regs/SLICE_983 ( .D1(\coreInst.REGA_DINX[1] ), 
    .C1(\coreInst/REGA_DINX[0] ), .B1(\coreInst/ALU_R[14] ), 
    .A1(\CPU_DIN[14] ), .D0(\coreInst.REGA_DINX[1] ), .C0(\CPU_DIN[13] ), 
    .B0(\coreInst/ALU_R[13] ), .A0(\coreInst/REGA_DINX[0] ), 
    .F0(\coreInst/registerFileInst/regs/DINA[13] ), 
    .F1(\coreInst/registerFileInst/regs/DINA[14] ));
  coreInst_fullALUInst_aluInst_SLICE_984 
    \coreInst/fullALUInst/aluInst/SLICE_984 ( .C1(\coreInst/N_44 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .D0(\coreInst/fullALUInst/N_46 ), .C0(\coreInst/fullALUInst/N_77 ), 
    .B0(\coreInst/ALUB_SRCX[2] ), .A0(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_7_cry_2_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_5_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_985 
    \coreInst/fullALUInst/aluInst/SLICE_985 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[8] ), .B1(\coreInst/REGA_DOUT[7] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/REGA_DOUT[8] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[12] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_4_cry_12_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/N_9_2 ));
  coreInst_fullALUInst_aluInst_SLICE_986 
    \coreInst/fullALUInst/aluInst/SLICE_986 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[10] ), .B1(\coreInst/REGA_DOUT[9] ), 
    .A1(\coreInst/ALUB_DATA[0] ), .D0(\coreInst/REGA_DOUT[10] ), 
    .C0(\coreInst/ALU_OPX9 ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/ALUB_DATA_6_i_0[10] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_5_cry_10_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/N_11 ));
  coreInst_fullALUInst_aluInst_SLICE_987 
    \coreInst/fullALUInst/aluInst/SLICE_987 ( 
    .D1(\coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ), 
    .C1(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp_14_0_1 ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_2_5 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[14] ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_sex[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/un63_RESULT[2] ));
  coreInst_fullALUInst_aluInst_SLICE_988 
    \coreInst/fullALUInst/aluInst/SLICE_988 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A1(\coreInst/fullALUInst/aluInst/N_36_0 ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A0(\coreInst/fullALUInst/aluInst/N_37 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[4] ), 
    .F1(\coreInst/fullALUInst/aluInst/un53_RESULT[3] ));
  coreInst_fullALUInst_aluInst_SLICE_989 
    \coreInst/fullALUInst/aluInst/SLICE_989 ( 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B1(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A1(\coreInst/fullALUInst/aluInst/N_35 ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[3] ), 
    .B0(\coreInst/fullALUInst/aluInst/OVER_i ), 
    .A0(\coreInst/fullALUInst/aluInst/N_39 ), 
    .F0(\coreInst/fullALUInst/aluInst/un53_RESULT[6] ), 
    .F1(\coreInst/fullALUInst/aluInst/un53_RESULT[2] ));
  coreInst_fullALUInst_aluInst_SLICE_990 
    \coreInst/fullALUInst/aluInst/SLICE_990 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_53_1 ), 
    .A1(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_52_1 ), 
    .A0(\coreInst/fullALUInst/aluInst/ALUA_DATA[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_11[3] ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_11[4] ));
  coreInst_fullALUInst_aluInst_SLICE_991 
    \coreInst/fullALUInst/aluInst/SLICE_991 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_48_0 ), .A1(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_43_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[10] ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_10[15] ));
  coreInst_fullALUInst_aluInst_SLICE_992 
    \coreInst/fullALUInst/aluInst/SLICE_992 ( 
    .C1(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_46_0_0 ), .A1(\coreInst/N_26 ), 
    .C0(\coreInst/fullALUInst/aluInst/OVER_0 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_44_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_10[11] ), 
    .F1(\coreInst/fullALUInst/aluInst/RESULT_10[13] ));
  coreInst_fullALUInst_aluInst_SLICE_993 
    \coreInst/fullALUInst/aluInst/SLICE_993 ( .D1(\coreInst/N_26 ), 
    .C1(\coreInst/ALUB_DATA[0] ), .B1(\coreInst/N_669_i ), 
    .A1(\coreInst/N_665_i ), .D0(\coreInst/fullALUInst/aluInst/N_20_2 ), 
    .C0(\coreInst/N_26 ), .B0(\coreInst/ALUB_DATA[4] ), 
    .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/un38_RESULT_93_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_5_0_0 ));
  coreInst_fullALUInst_aluInst_SLICE_994 
    \coreInst/fullALUInst/aluInst/SLICE_994 ( 
    .C1(\coreInst/ALUB_DATA_6_i_3[9] ), .B1(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .D0(\coreInst/ALUB_DATA_6_i_3[9] ), .C0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .B0(\coreInst/un47_RESULT_axb_15 ), .A0(\coreInst/ALUB_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_0_14_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_995 
    \coreInst/fullALUInst/aluInst/SLICE_995 ( 
    .C1(\coreInst/ALUB_DATA_6_i_1[8] ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .D0(\coreInst/ALUB_DATA_6_i_1[8] ), .C0(\coreInst/N_82 ), 
    .B0(\coreInst/N_16 ), .A0(\coreInst/ALUB_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_0_4 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_7_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_996 
    \coreInst/fullALUInst/aluInst/SLICE_996 ( 
    .C1(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[2] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[1] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_3 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_4_3 ));
  coreInst_fullALUInst_aluInst_SLICE_997 
    \coreInst/fullALUInst/aluInst/SLICE_997 ( 
    .C1(\coreInst/ALUB_DATA_6_i_1[8] ), .B1(\coreInst/N_82 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .C0(\coreInst/ALUB_DATA_6_i_1[8] ), .B0(\coreInst/N_82 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_998 
    \coreInst/fullALUInst/aluInst/SLICE_998 ( 
    .C1(\coreInst/ALUB_DATA_6_i_3[9] ), .B1(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .C0(\coreInst/ALUB_DATA_6_i_3[9] ), .B0(\coreInst/ALUB_DATA_6_i_1_2[9] ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_8_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_8_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_999 
    \coreInst/fullALUInst/aluInst/SLICE_999 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[10] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[10] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1000 
    \coreInst/fullALUInst/aluInst/SLICE_1000 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[11] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[11] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_10_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_9_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_1001 
    \coreInst/fullALUInst/aluInst/SLICE_1001 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[12] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[12] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1002 
    \coreInst/fullALUInst/aluInst/SLICE_1002 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[13] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[13] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_12_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_11_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_1003 
    \coreInst/fullALUInst/aluInst/SLICE_1003 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[13] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[13] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[3] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_14_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO_0 ));
  coreInst_fullALUInst_aluInst_SLICE_1004 
    \coreInst/fullALUInst/aluInst/SLICE_1004 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[14] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[10] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_14_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1005 
    \coreInst/fullALUInst/aluInst/SLICE_1005 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[11] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .C0(\coreInst/ALUB_DATA_6_i_0[11] ), .B0(\coreInst/N_36 ), 
    .A0(\coreInst/fullALUInst/ALUA_DATA[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_2_cry_10_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_12_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1006 
    \coreInst/fullALUInst/aluInst/SLICE_1006 ( 
    .B1(\coreInst/fullALUInst/ALUA_DATA[5] ), .A1(\coreInst/ALUB_DATA[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[5] ), 
    .B0(\coreInst/fullALUInst/ALUA_DATA[4] ), .A0(\coreInst/ALUB_DATA[0] ), 
    .F0(\coreInst/fullALUInst/aluInst/N_5_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_12_cry_1_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1007 
    \coreInst/fullALUInst/aluInst/SLICE_1007 ( .C1(\coreInst/N_45 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[0] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/N_45 ), .B0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_4_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_3_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1008 
    \coreInst/fullALUInst/aluInst/SLICE_1008 ( .C1(\coreInst/N_44 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/N_44 ), .B0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1009 
    \coreInst/fullALUInst/aluInst/SLICE_1009 ( .C1(\coreInst/N_43 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .C0(\coreInst/N_43 ), .B0(\coreInst/fullALUInst/ALUA_DATA[2] ), 
    .A0(\coreInst/ALUB_SRCX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/madd_1_cry_6_0_RNO_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_6_0_RNO_0 ));
  boardInst_SLICE_1010 \boardInst/SLICE_1010 ( .B1(PIN_RESETN_c), .A1(RDN_BUF), 
    .D0(PIN_RESETN_c), .C0(RDN_BUF), .B0(ADDR_GPIO), 
    .A0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP ), 
    .F0(\boardInst/DIN_GPIO6 ), .F1(N_123_i));
  mcuResourcesInst_SLICE_1011 \mcuResourcesInst/SLICE_1011 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[6] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[6] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[5] ), 
    .A0(ADDR_GPIO), .F0(\mcuResourcesInst/N_15 ), 
    .F1(\mcuResourcesInst/UARTInst/N_87 ));
  mcuResourcesInst_SLICE_1012 \mcuResourcesInst/SLICE_1012 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[3] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[3] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[6] ), 
    .A0(ADDR_GPIO), .F0(\mcuResourcesInst/N_16 ), 
    .F1(\mcuResourcesInst/UARTInst/N_90 ));
  mcuResourcesInst_SLICE_1013 \mcuResourcesInst/SLICE_1013 ( 
    .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[4] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[4] ), .A1(ADDR_GPIO), 
    .C0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ), 
    .B0(\mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[7] ), 
    .A0(ADDR_GPIO), .F0(\mcuResourcesInst/N_17 ), 
    .F1(\mcuResourcesInst/UARTInst/N_89 ));
  mcuResourcesInst_UARTInst_uartRXInst_SLICE_1014 
    \mcuResourcesInst/UARTInst/uartRXInst/SLICE_1014 ( 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ), 
    .C1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .B1(\mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32 ), 
    .A1(PIN_RXD_c), .B0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ), 
    .A0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ), 
    .F0(\mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9_0 ), 
    .F1(\mcuResourcesInst/UARTInst/uartRXInst/m11_1 ));
  mcuResourcesInst_memoryMapperInst_SLICE_1015 
    \mcuResourcesInst/memoryMapperInst/SLICE_1015 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst/DIN_UART[3] ), .A1(\DIN_BUS[3] ), 
    .C0(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B0(\mcuResourcesInst/DIN_UART[10] ), .A0(\DIN_BUS[10] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_64 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_57 ));
  mcuResourcesInst_memoryMapperInst_SLICE_1016 
    \mcuResourcesInst/memoryMapperInst/SLICE_1016 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst/DIN_UART[4] ), .A1(\DIN_BUS[4] ), 
    .C0(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B0(\mcuResourcesInst/DIN_UART[7] ), .A0(\DIN_BUS[7] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_61 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_58 ));
  mcuResourcesInst_memoryMapperInst_SLICE_1017 
    \mcuResourcesInst/memoryMapperInst/SLICE_1017 ( 
    .C1(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B1(\mcuResourcesInst/DIN_UART[5] ), .A1(\DIN_BUS[5] ), 
    .C0(\mcuResourcesInst.memoryMapperInst.UART_MAP ), 
    .B0(\mcuResourcesInst/DIN_UART[6] ), .A0(\DIN_BUS[6] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/N_60 ), 
    .F1(\mcuResourcesInst/memoryMapperInst/N_59 ));
  SLICE_1018 SLICE_1018( .B1(WRN1_BUF), .A1(PIN_RESETN_c), 
    .C0(\mcuResourcesInst/memoryMapperInst/un1_RESET ), .B0(WRN1_BUF), 
    .A0(RDN_BUF), .M1(\DOUT_BUF[7] ), .M0(\DOUT_BUF[6] ), 
    .CE(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), .F0(\mcuResourcesInst/BE0 ), 
    .Q0(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ), 
    .F1(PIN_WR1N_c), 
    .Q1(\mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ));
  SLICE_1019 SLICE_1019( .B1(PIN_RESETN_c), .A1(\ADDR_BUF[11] ), 
    .B0(\ADDR_BUF[11] ), .A0(\ADDR_BUF[10] ), 
    .F0(\mcuResourcesInst/memoryMapperInst/g0_6_2 ), .F1(\PIN_ADDR_BUS_c[11] ));
  SLICE_1020 SLICE_1020( .B1(PIN_RESETN_c), .A1(\ADDR_BUF[10] ), 
    .B0(\ADDR_BUF[15] ), .A0(\ADDR_BUF[10] ), 
    .F0(\mcuResourcesInst.memoryMapperInst.INT_MAP_12_0_a2_out ), 
    .F1(\PIN_ADDR_BUS_c[10] ));
  coreInst_SLICE_1021 \coreInst/SLICE_1021 ( .B1(\coreInst/PC_LD_INT0X ), 
    .A1(FETCH_c), .B0(\coreInst/ALU_REGA_EN ), .A0(FETCH_c), 
    .F0(\coreInst/aluGroupDecoderInst/fb ), 
    .F1(\coreInst/programCounterInst/INTR05 ));
  coreInst_programCounterInst_SLICE_1022 
    \coreInst/programCounterInst/SLICE_1022 ( 
    .D1(\mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_6 ), 
    .C1(\coreInst/programCounterInst/ARGA_N_7 ), 
    .B1(\coreInst/programCounterInst/ARGA_0_iv_1_1[2] ), 
    .A1(\coreInst/PC_OFFSETX[0] ), 
    .D0(\mcuResourcesInst.memoryMapperInst.GPIO_MAP_11 ), 
    .C0(\coreInst/programCounterInst/ARGA_m2_e_1 ), 
    .B0(\coreInst/PC_OFFSETX[0] ), .A0(\DIN_GPIO[2] ), 
    .F0(\coreInst/programCounterInst/ARGA_m4_i_m3 ), 
    .F1(\coreInst/programCounterInst/ARGA_0_iv_1[2] ));
  coreInst_programCounterInst_SLICE_1023 
    \coreInst/programCounterInst/SLICE_1023 ( .B1(\coreInst/PC_ENX ), 
    .A1(FETCH_c), .B0(\coreInst/PC_LD_INT1X ), .A0(FETCH_c), 
    .M1(\coreInst/programCounterInst/PC_A_NEXT[11] ), 
    .M0(\coreInst/programCounterInst/PC_A_NEXT[10] ), 
    .CE(\coreInst/programCounterInst/HERE5 ), .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/programCounterInst/INTR15 ), .Q0(\coreInst/HERE[10] ), 
    .F1(\coreInst/programCounterInst/PC_A5 ), .Q1(\coreInst/HERE[11] ));
  coreInst_SLICE_1024 \coreInst/SLICE_1024 ( 
    .C1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B1(\coreInst/N_290 ), 
    .A1(\coreInst/N_162 ), .D0(\coreInst.ADDR_BUSX[0] ), 
    .C0(\coreInst/ADDR_BUSX[1] ), .B0(\coreInst/N_168 ), 
    .A0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_RNO[7] ), 
    .F1(\coreInst/ALU_R[1] ));
  coreInst_busControllerInst_SLICE_1025 
    \coreInst/busControllerInst/SLICE_1025 ( 
    .D1(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), 
    .C1(\coreInst/ALU_OPX[3] ), .B1(\coreInst/ALU_OPX[2] ), 
    .A1(\coreInst/ALU_OPX[1] ), 
    .C0(\coreInst.opxMultiplexerInst.ALU_OPX_iv[0] ), .B0(\coreInst/N_277 ), 
    .A0(\coreInst/N_165 ), .F0(\coreInst/busControllerInst/ADDR_BUF_RNO_1[4] ), 
    .F1(\coreInst/busControllerInst/ADDR_N_6_mux_0 ));
  coreInst_SLICE_1026 \coreInst/SLICE_1026 ( .C1(\coreInst/ALU_OPX[1] ), 
    .B1(\coreInst/fullALUInst/aluInst/N_108 ), 
    .A1(\coreInst/fullALUInst/aluInst/N_156 ), .D0(\coreInst/N_216 ), 
    .C0(\coreInst.busControllerInst.ADDR_BUF_3_a0_1[7] ), 
    .B0(\coreInst/busControllerInst/ADDR_BUF_0[7] ), 
    .A0(\coreInst/ALU_OPX[1] ), 
    .F0(\coreInst/busControllerInst/ADDR_BUF_1[7] ), .F1(\coreInst/N_172 ));
  coreInst_SLICE_1027 \coreInst/SLICE_1027 ( 
    .D1(\coreInst/un47_RESULT_axb_15 ), .C1(\coreInst/N_24 ), 
    .B1(\coreInst/N_22 ), .A1(\coreInst/N_20 ), 
    .C0(\coreInst/un47_RESULT_axb_15 ), .B0(\coreInst/PC_A[15] ), 
    .A0(\coreInst/ADDR_BUSX[1] ), .F0(\coreInst/busControllerInst/N_127 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_0_3 ));
  coreInst_registerFileInst_SLICE_1028 \coreInst/registerFileInst/SLICE_1028 
    ( .C1(\coreInst/registerFileInst/d_N_6 ), .B1(\coreInst/REGA_DINX[0] ), 
    .A1(\CPU_DIN[7] ), .C0(\coreInst/registerFileInst/d_N_6_2 ), 
    .B0(\coreInst/REGA_DINX[0] ), .A0(\CPU_DIN[4] ), 
    .F0(\coreInst/registerFileInst/DINA[4] ), 
    .F1(\coreInst/registerFileInst/DINA[7] ));
  coreInst_registerFileInst_SLICE_1029 \coreInst/registerFileInst/SLICE_1029 
    ( .C1(\coreInst/registerFileInst/d_N_6_0 ), .B1(\coreInst/REGA_DINX[0] ), 
    .A1(\CPU_DIN[6] ), .C0(\coreInst/registerFileInst/d_N_6_1 ), 
    .B0(\coreInst/REGA_DINX[0] ), .A0(\CPU_DIN[5] ), 
    .F0(\coreInst/registerFileInst/DINA[5] ), 
    .F1(\coreInst/registerFileInst/DINA[6] ));
  coreInst_fullALUInst_aluInst_SLICE_1030 
    \coreInst/fullALUInst/aluInst/SLICE_1030 ( .D1(\coreInst/REGB_DOUT[8] ), 
    .C1(\coreInst/REGB_DOUT[6] ), .B1(\coreInst/ALUB_SRCX[1] ), 
    .A1(\coreInst/ALUB_SRCX[0] ), .D0(\coreInst/ARGA_X[0] ), 
    .C0(\coreInst/ALUB_SRCX[1] ), .B0(\coreInst/ALUB_SRCX[2] ), 
    .A0(\coreInst/REGB_DOUT[4] ), .F0(\coreInst/fullALUInst/aluInst/N_524_i ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_4 ));
  coreInst_fullALUInst_aluInst_SLICE_1031 
    \coreInst/fullALUInst/aluInst/SLICE_1031 ( 
    .D1(\coreInst/fullALUInst/aluInst/un10_RESULT[16] ), 
    .C1(\coreInst/fullALUInst/aluInst/OVER_2 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_85_0 ), .A1(\coreInst/ALU_OPX[2] ), 
    .C0(\coreInst/un3_sex[12] ), .B0(\coreInst/N_269 ), 
    .A0(\coreInst/ALU_OPX[2] ), 
    .F0(\coreInst/fullALUInst/aluInst/RESULT_14_d[12] ), 
    .F1(\coreInst/fullALUInst/aluInst/CARRY_m0 ));
  coreInst_fullALUInst_aluInst_SLICE_1032 
    \coreInst/fullALUInst/aluInst/SLICE_1032 ( .D1(\coreInst/ALU_OPX9 ), 
    .C1(\coreInst/REGA_DOUT[12] ), .B1(\coreInst/REGA_DOUT[11] ), 
    .A1(\coreInst/ALUB_DATA[0] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp[0] ), 
    .C0(\coreInst/fullALUInst/ALUA_DATA[0] ), .B0(\coreInst/ALU_OPX[3] ), 
    .A0(\coreInst/ALUB_DATA[0] ), .F0(\coreInst/fullALUInst/aluInst/N_193 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_13_2 ));
  coreInst_fullALUInst_aluInst_SLICE_1033 
    \coreInst/fullALUInst/aluInst/SLICE_1033 ( 
    .C1(\coreInst/fullALUInst/aluInst/N_25_0 ), 
    .B1(\coreInst/fullALUInst/aluInst/N_21_0 ), .A1(\coreInst/N_669_i ), 
    .C0(\coreInst/fullALUInst/aluInst/N_24_2 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_20_2 ), .A0(\coreInst/N_669_i ), 
    .F0(\coreInst/fullALUInst/aluInst/N_41_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/N_37_0 ));
  coreInst_fullALUInst_aluInst_SLICE_1034 
    \coreInst/fullALUInst/aluInst/SLICE_1034 ( 
    .D1(\coreInst/fullALUInst/ALUA_DATA_sn[0] ), 
    .C1(\coreInst/fullALUInst/ALUA_DATA_rn_0[0] ), .B1(\coreInst/N_26 ), 
    .A1(\coreInst/REGA_DOUT[0] ), .C0(\coreInst/fullALUInst/aluInst/N_43_1 ), 
    .B0(\coreInst/fullALUInst/aluInst/N_35_0 ), .A0(\coreInst/N_26 ), 
    .F0(\coreInst/fullALUInst/aluInst/N_51_1 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_1_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1035 
    \coreInst/fullALUInst/aluInst/SLICE_1035 ( 
    .B1(\coreInst/fullALUInst/aluInst/un3_tmp_10_0_2 ), 
    .A1(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp_10[0] ), 
    .A0(\coreInst/fullALUInst/aluInst/un3_tmp_7_0_1 ), 
    .F0(\coreInst/fullALUInst/aluInst/un3_tmp_7_0_2 ), 
    .F1(\coreInst/fullALUInst/aluInst/un3_tmp_10_0_3 ));
  coreInst_fullALUInst_aluInst_SLICE_1036 
    \coreInst/fullALUInst/aluInst/SLICE_1036 ( 
    .D1(\coreInst.fullALUInst.aluInst.un21_RESULT_s1_i[15] ), 
    .C1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .B1(\coreInst/RESULT_15_d[15] ), .A1(\RESULT_15_s[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[19] ), 
    .B0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[19] ), 
    .A0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_1_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/N_304 ));
  coreInst_fullALUInst_aluInst_SLICE_1037 
    \coreInst/fullALUInst/aluInst/SLICE_1037 ( 
    .C1(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[30] ), 
    .B1(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[30] ), 
    .A1(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .C0(\coreInst/fullALUInst/aluInst/un21_RESULT_s1[23] ), 
    .B0(\coreInst/fullALUInst/aluInst/un21_RESULT_s0[23] ), 
    .A0(\coreInst.fullALUInst.aluInst.un21_RESULT.madd_14[15] ), 
    .F0(\coreInst/fullALUInst/aluInst/PARITY_2_3_RNO ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_cry_15_s1_0_RNI0P3P ));
  SLICE_1038 SLICE_1038( .B1(WRN0_BUF), .A1(PIN_RESETN_c), 
    .B0(\coreInst/PC_ENX ), .A0(PIN_RESETN_c), 
    .M0(\coreInst/instructionPhaseDecoderInst/PHASE[2] ), 
    .CE(\coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ), 
    .CLK(PIN_CLK_X1_c), 
    .F0(\coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ), .Q0(COMMIT_c), 
    .F1(PIN_WR0N_c));
  boardInst_SLICE_1039 \boardInst/SLICE_1039 ( .B1(UART_TXD), 
    .A1(PIN_RESETN_c), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[14] ), 
    .F0(\PIN_ADDR_BUS_c[14] ), .F1(PIN_TXD_c));
  boardInst_SLICE_1040 \boardInst/SLICE_1040 ( .B1(PIN_RESETN_c), 
    .A1(\ADDR_BUF[6] ), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[3] ), 
    .F0(\PIN_ADDR_BUS_c[3] ), .F1(\PIN_ADDR_BUS_c[6] ));
  boardInst_SLICE_1041 \boardInst/SLICE_1041 ( .B1(PIN_RESETN_c), 
    .A1(\ADDR_BUF[5] ), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[2] ), 
    .F0(\PIN_ADDR_BUS_c[2] ), .F1(\PIN_ADDR_BUS_c[5] ));
  boardInst_SLICE_1042 \boardInst/SLICE_1042 ( .B1(PIN_RESETN_c), 
    .A1(\ADDR_BUF[4] ), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[15] ), 
    .F0(\PIN_ADDR_BUS_c[15] ), .F1(\PIN_ADDR_BUS_c[4] ));
  boardInst_SLICE_1043 \boardInst/SLICE_1043 ( .B1(PIN_RESETN_c), 
    .A1(\ADDR_BUF[12] ), .B0(PIN_RESETN_c), .A0(\ADDR_BUF[7] ), 
    .F0(\PIN_ADDR_BUS_c[7] ), .F1(\PIN_ADDR_BUS_c[12] ));
  coreInst_fullALUInst_aluInst_SLICE_1044 
    \coreInst/fullALUInst/aluInst/SLICE_1044 ( 
    .D1(\coreInst/fullALUInst/aluInst/un47_RESULT[16] ), 
    .C1(\coreInst/fullALUInst/aluInst/un47_RESULT[11] ), 
    .B1(\coreInst/fullALUInst/aluInst/un47_RESULT[7] ), 
    .A1(\coreInst/fullALUInst/aluInst/un47_RESULT[6] ), 
    .C0(\coreInst/fullALUInst/aluInst/un47_RESULT[10] ), 
    .B0(\coreInst/fullALUInst/aluInst/un47_RESULT[5] ), 
    .A0(\coreInst/fullALUInst/aluInst/un47_RESULT[4] ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_3 ), 
    .F1(\coreInst/fullALUInst/aluInst/OVER_i_1_a2_8 ));
  coreInst_fullALUInst_aluInst_SLICE_1045 
    \coreInst/fullALUInst/aluInst/SLICE_1045 ( 
    .C1(\coreInst/ALUB_DATA_6_i_0[14] ), .B1(\coreInst/N_36 ), 
    .A1(\coreInst/fullALUInst/ALUA_DATA[0] ), .D0(\coreInst/N_14 ), 
    .C0(\coreInst/N_10 ), .B0(\coreInst/N_8 ), .A0(\coreInst/N_6 ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_0_9 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_0_cry_13_0_RNO ));
  coreInst_fullALUInst_aluInst_SLICE_1046 
    \coreInst/fullALUInst/aluInst/SLICE_1046 ( 
    .D1(\coreInst/fullALUInst/ALUB_m2 ), .C1(\coreInst/REGB_DOUT[3] ), 
    .B1(\coreInst/INSTRUCTION[15] ), .A1(\coreInst/ARGB_X[3] ), 
    .D0(\coreInst/fullALUInst/aluInst/un3_tmp[14] ), 
    .C0(\coreInst/fullALUInst/aluInst/un3_tmp[13] ), 
    .B0(\coreInst/fullALUInst/aluInst/un3_tmp[12] ), 
    .A0(\coreInst/fullALUInst/aluInst/N_135 ), 
    .F0(\coreInst/fullALUInst/aluInst/tmp_3_1[14] ), 
    .F1(\coreInst/fullALUInst/aluInst/N_673_i ));
  SLICE_1047 SLICE_1047( .C1(\mcuResourcesInst/UARTInst/TX_CLK_DIV[5] ), 
    .B1(\mcuResourcesInst/UARTInst/RX_CLK_DIV[5] ), .A1(ADDR_GPIO), 
    .C0(\coreInst.HIGH_BYTEX ), .B0(\CPU_DIN[9] ), .A0(\CPU_DIN[1] ), 
    .F0(\coreInst/registerFileInst/N_21 ), 
    .F1(\mcuResourcesInst/UARTInst/N_88 ));
  coreInst_fullALUInst_aluInst_SLICE_1048 
    \coreInst/fullALUInst/aluInst/SLICE_1048 ( .C1(\coreInst/N_45 ), 
    .B1(\coreInst/fullALUInst/ALUA_DATA[4] ), .A1(\coreInst/ALUB_SRCX[2] ), 
    .B0(\coreInst/ARGA_X[2] ), .A0(\coreInst/ARGA_X[1] ), 
    .F0(\coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_0_0 ), 
    .F1(\coreInst/fullALUInst/aluInst/madd_2_cry_4_0_RNO ));
  PIN_DATA_BUS_0_ \PIN_DATA_BUS[0]_I ( .PADDI(\PIN_DATA_BUS_in[0] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[0] ), 
    .PINDATABUS0(PIN_DATA_BUS[0]));
  FETCH FETCH_I( .PADDO(FETCH_c), .FETCH(FETCH));
  PIN_CLK_X1 PIN_CLK_X1_I( .PADDI(PIN_CLK_X1_c), .PIN_CLK_X1(PIN_CLK_X1));
  PIN_LED_7_ \PIN_LED[7]_I ( .PADDO(\PIN_LED_c[7] ), .PINLED7(PIN_LED[7]));
  PIN_LED_6_ \PIN_LED[6]_I ( .PADDO(\PIN_LED_c[6] ), .PINLED6(PIN_LED[6]));
  PIN_LED_5_ \PIN_LED[5]_I ( .PADDO(\PIN_LED_c[5] ), .PINLED5(PIN_LED[5]));
  PIN_LED_4_ \PIN_LED[4]_I ( .PADDO(\PIN_LED_c[4] ), .PINLED4(PIN_LED[4]));
  PIN_LED_3_ \PIN_LED[3]_I ( .PADDO(\PIN_LED_c[3] ), .PINLED3(PIN_LED[3]));
  PIN_LED_2_ \PIN_LED[2]_I ( .PADDO(\PIN_LED_c[2] ), .PINLED2(PIN_LED[2]));
  PIN_LED_1_ \PIN_LED[1]_I ( .PADDO(\PIN_LED_c[1] ), .PINLED1(PIN_LED[1]));
  PIN_LED_0_ \PIN_LED[0]_I ( .PADDO(\PIN_LED_c[0] ), .PINLED0(PIN_LED[0]));
  PIN_DIPSW_3_ \PIN_DIPSW[3]_I ( .PADDI(\PIN_DIPSW_c[3] ), 
    .PINDIPSW3(PIN_DIPSW[3]));
  PIN_DIPSW_3__MGIOL \PIN_DIPSW[3]_MGIOL ( .DI(\PIN_DIPSW_c[3] ), 
    .CLK(PIN_CLK_X1_c), .IN(\boardInst.DIPSW_R[3] ));
  PIN_DIPSW_2_ \PIN_DIPSW[2]_I ( .PADDI(\PIN_DIPSW_c[2] ), 
    .PINDIPSW2(PIN_DIPSW[2]));
  PIN_DIPSW_2__MGIOL \PIN_DIPSW[2]_MGIOL ( .DI(\PIN_DIPSW_c[2] ), 
    .CLK(PIN_CLK_X1_c), .IN(\boardInst.DIPSW_R[2] ));
  PIN_DIPSW_1_ \PIN_DIPSW[1]_I ( .PADDI(\PIN_DIPSW_c[1] ), 
    .PINDIPSW1(PIN_DIPSW[1]));
  PIN_DIPSW_1__MGIOL \PIN_DIPSW[1]_MGIOL ( .DI(\PIN_DIPSW_c[1] ), 
    .CLK(PIN_CLK_X1_c), .IN(\boardInst.DIPSW_R[1] ));
  PIN_DIPSW_0_ \PIN_DIPSW[0]_I ( .PADDI(\PIN_DIPSW_c[0] ), 
    .PINDIPSW0(PIN_DIPSW[0]));
  PIN_DIPSW_0__MGIOL \PIN_DIPSW[0]_MGIOL ( .DI(\PIN_DIPSW_c[0] ), 
    .CLK(PIN_CLK_X1_c), .IN(\boardInst.DIPSW_R[0] ));
  PIN_TXD PIN_TXD_I( .PADDO(PIN_TXD_c), .PIN_TXD(PIN_TXD));
  PIN_RXD PIN_RXD_I( .PADDI(PIN_RXD_c), .PIN_RXD(PIN_RXD));
  PIN_RXD_MGIOL PIN_RXD_MGIOL( .DI(PIN_RXD_c), .CE(\r_Bit_Index_RNI4LRL[2] ), 
    .CLK(PIN_CLK_X1_c), .IN(\mcuResourcesInst.UARTInst.RX_BYTE[7] ));
  PIN_WR1N PIN_WR1N_I( .PADDO(PIN_WR1N_c), .PIN_WR1N(PIN_WR1N));
  PIN_WR0N PIN_WR0N_I( .PADDO(PIN_WR0N_c), .PIN_WR0N(PIN_WR0N));
  PIN_RDN PIN_RDN_I( .PADDO(N_123_i), .PIN_RDN(PIN_RDN));
  PIN_INT6 PIN_INT6_I( .PADDI(PIN_INT6_c), .PIN_INT6(PIN_INT6));
  PIN_INT5 PIN_INT5_I( .PADDI(PIN_INT5_c), .PIN_INT5(PIN_INT5));
  PIN_INT4 PIN_INT4_I( .PADDI(PIN_INT4_c), .PIN_INT4(PIN_INT4));
  PIN_INT3 PIN_INT3_I( .PADDI(PIN_INT3_c), .PIN_INT3(PIN_INT3));
  PIN_INT2 PIN_INT2_I( .PADDI(PIN_INT2_c), .PIN_INT2(PIN_INT2));
  PIN_INT1 PIN_INT1_I( .PADDI(PIN_INT1_c), .PIN_INT1(PIN_INT1));
  PIN_INT0 PIN_INT0_I( .PADDI(PIN_INT0_c), .PIN_INT0(PIN_INT0));
  PIN_DATA_BUS_15_ \PIN_DATA_BUS[15]_I ( .PADDI(\PIN_DATA_BUS_in[15] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[15] ), 
    .PINDATABUS15(PIN_DATA_BUS[15]));
  PIN_DATA_BUS_14_ \PIN_DATA_BUS[14]_I ( .PADDI(\PIN_DATA_BUS_in[14] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[14] ), 
    .PINDATABUS14(PIN_DATA_BUS[14]));
  PIN_DATA_BUS_13_ \PIN_DATA_BUS[13]_I ( .PADDI(\PIN_DATA_BUS_in[13] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[13] ), 
    .PINDATABUS13(PIN_DATA_BUS[13]));
  PIN_DATA_BUS_12_ \PIN_DATA_BUS[12]_I ( .PADDI(\PIN_DATA_BUS_in[12] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[12] ), 
    .PINDATABUS12(PIN_DATA_BUS[12]));
  PIN_DATA_BUS_11_ \PIN_DATA_BUS[11]_I ( .PADDI(\PIN_DATA_BUS_in[11] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[11] ), 
    .PINDATABUS11(PIN_DATA_BUS[11]));
  PIN_DATA_BUS_10_ \PIN_DATA_BUS[10]_I ( .PADDI(\PIN_DATA_BUS_in[10] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[10] ), 
    .PINDATABUS10(PIN_DATA_BUS[10]));
  PIN_DATA_BUS_9_ \PIN_DATA_BUS[9]_I ( .PADDI(\PIN_DATA_BUS_in[9] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[9] ), 
    .PINDATABUS9(PIN_DATA_BUS[9]));
  PIN_DATA_BUS_8_ \PIN_DATA_BUS[8]_I ( .PADDI(\PIN_DATA_BUS_in[8] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[8] ), 
    .PINDATABUS8(PIN_DATA_BUS[8]));
  PIN_DATA_BUS_7_ \PIN_DATA_BUS[7]_I ( .PADDI(\PIN_DATA_BUS_in[7] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[7] ), 
    .PINDATABUS7(PIN_DATA_BUS[7]));
  PIN_DATA_BUS_6_ \PIN_DATA_BUS[6]_I ( .PADDI(\PIN_DATA_BUS_in[6] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[6] ), 
    .PINDATABUS6(PIN_DATA_BUS[6]));
  PIN_DATA_BUS_5_ \PIN_DATA_BUS[5]_I ( .PADDI(\PIN_DATA_BUS_in[5] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[5] ), 
    .PINDATABUS5(PIN_DATA_BUS[5]));
  PIN_DATA_BUS_4_ \PIN_DATA_BUS[4]_I ( .PADDI(\PIN_DATA_BUS_in[4] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[4] ), 
    .PINDATABUS4(PIN_DATA_BUS[4]));
  PIN_DATA_BUS_3_ \PIN_DATA_BUS[3]_I ( .PADDI(\PIN_DATA_BUS_in[3] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[3] ), 
    .PINDATABUS3(PIN_DATA_BUS[3]));
  PIN_DATA_BUS_2_ \PIN_DATA_BUS[2]_I ( .PADDI(\PIN_DATA_BUS_in[2] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[2] ), 
    .PINDATABUS2(PIN_DATA_BUS[2]));
  PIN_DATA_BUS_1_ \PIN_DATA_BUS[1]_I ( .PADDI(\PIN_DATA_BUS_in[1] ), 
    .PADDT(BPIN_DBUS_1_i), .PADDO(\DOUT_BUF[1] ), 
    .PINDATABUS1(PIN_DATA_BUS[1]));
  PIN_ADDR_BUS_15_ \PIN_ADDR_BUS[15]_I ( .PADDO(\PIN_ADDR_BUS_c[15] ), 
    .PINADDRBUS15(PIN_ADDR_BUS[15]));
  PIN_ADDR_BUS_14_ \PIN_ADDR_BUS[14]_I ( .PADDO(\PIN_ADDR_BUS_c[14] ), 
    .PINADDRBUS14(PIN_ADDR_BUS[14]));
  PIN_ADDR_BUS_13_ \PIN_ADDR_BUS[13]_I ( .PADDO(\PIN_ADDR_BUS_c[13] ), 
    .PINADDRBUS13(PIN_ADDR_BUS[13]));
  PIN_ADDR_BUS_12_ \PIN_ADDR_BUS[12]_I ( .PADDO(\PIN_ADDR_BUS_c[12] ), 
    .PINADDRBUS12(PIN_ADDR_BUS[12]));
  PIN_ADDR_BUS_11_ \PIN_ADDR_BUS[11]_I ( .PADDO(\PIN_ADDR_BUS_c[11] ), 
    .PINADDRBUS11(PIN_ADDR_BUS[11]));
  PIN_ADDR_BUS_10_ \PIN_ADDR_BUS[10]_I ( .PADDO(\PIN_ADDR_BUS_c[10] ), 
    .PINADDRBUS10(PIN_ADDR_BUS[10]));
  PIN_ADDR_BUS_9_ \PIN_ADDR_BUS[9]_I ( .PADDO(\PIN_ADDR_BUS_c[9] ), 
    .PINADDRBUS9(PIN_ADDR_BUS[9]));
  PIN_ADDR_BUS_8_ \PIN_ADDR_BUS[8]_I ( .PADDO(\PIN_ADDR_BUS_c[8] ), 
    .PINADDRBUS8(PIN_ADDR_BUS[8]));
  PIN_ADDR_BUS_7_ \PIN_ADDR_BUS[7]_I ( .PADDO(\PIN_ADDR_BUS_c[7] ), 
    .PINADDRBUS7(PIN_ADDR_BUS[7]));
  PIN_ADDR_BUS_6_ \PIN_ADDR_BUS[6]_I ( .PADDO(\PIN_ADDR_BUS_c[6] ), 
    .PINADDRBUS6(PIN_ADDR_BUS[6]));
  PIN_ADDR_BUS_5_ \PIN_ADDR_BUS[5]_I ( .PADDO(\PIN_ADDR_BUS_c[5] ), 
    .PINADDRBUS5(PIN_ADDR_BUS[5]));
  PIN_ADDR_BUS_4_ \PIN_ADDR_BUS[4]_I ( .PADDO(\PIN_ADDR_BUS_c[4] ), 
    .PINADDRBUS4(PIN_ADDR_BUS[4]));
  PIN_ADDR_BUS_3_ \PIN_ADDR_BUS[3]_I ( .PADDO(\PIN_ADDR_BUS_c[3] ), 
    .PINADDRBUS3(PIN_ADDR_BUS[3]));
  PIN_ADDR_BUS_2_ \PIN_ADDR_BUS[2]_I ( .PADDO(\PIN_ADDR_BUS_c[2] ), 
    .PINADDRBUS2(PIN_ADDR_BUS[2]));
  PIN_ADDR_BUS_1_ \PIN_ADDR_BUS[1]_I ( .PADDO(N_42_i), 
    .PINADDRBUS1(PIN_ADDR_BUS[1]));
  PIN_ADDR_BUS_0_ \PIN_ADDR_BUS[0]_I ( .PADDO(\PIN_ADDR_BUS_c[0] ), 
    .PINADDRBUS0(PIN_ADDR_BUS[0]));
  COMMIT COMMIT_I( .PADDO(COMMIT_c), .COMMIT(COMMIT));
  EXECUTE EXECUTE_I( .PADDO(EXECUTE_c), .EXECUTE(EXECUTE));
  DECODE DECODE_I( .PADDO(DECODE_c), .DECODE(DECODE));
  PIN_RESETN PIN_RESETN_I( .PADDI(PIN_RESETN_c), .PIN_RESETN(PIN_RESETN));
  mcuResourcesInst_RAMInst_RAM_7_1_0 \mcuResourcesInst/RAMInst/RAM_7_1_0 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_7_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_7_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_7_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_7_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_7_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_7_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_7_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_7_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_0_0_15 \mcuResourcesInst/RAMInst/RAM_0_0_15 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_0_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_0_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_0_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_0_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_0_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_0_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_0_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_0_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_0_1_14 \mcuResourcesInst/RAMInst/RAM_0_1_14 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_0_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_0_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_0_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_0_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_0_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_0_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_0_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_0_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_1_0_13 \mcuResourcesInst/RAMInst/RAM_1_0_13 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_1_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_1_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_1_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_1_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_1_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_1_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_1_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_1_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_1_1_12 \mcuResourcesInst/RAMInst/RAM_1_1_12 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_1_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_1_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_1_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_1_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_1_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_1_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_1_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_1_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_2_0_11 \mcuResourcesInst/RAMInst/RAM_2_0_11 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_2_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_2_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_2_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_2_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_2_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_2_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_2_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_2_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_2_1_10 \mcuResourcesInst/RAMInst/RAM_2_1_10 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_2_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_2_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_2_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_2_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_2_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_2_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_2_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_2_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_3_0_9 \mcuResourcesInst/RAMInst/RAM_3_0_9 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_3_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_3_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_3_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_3_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_3_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_3_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_3_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_3_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_3_1_8 \mcuResourcesInst/RAMInst/RAM_3_1_8 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_3_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_3_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_3_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_3_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_3_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_3_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_3_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_3_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_4_0_7 \mcuResourcesInst/RAMInst/RAM_4_0_7 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_4_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_4_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_4_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_4_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_4_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_4_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_4_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_4_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_4_1_6 \mcuResourcesInst/RAMInst/RAM_4_1_6 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_4_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_4_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_4_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_4_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_4_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_4_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_4_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_4_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_5_0_5 \mcuResourcesInst/RAMInst/RAM_5_0_5 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_5_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_5_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_5_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_5_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_5_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_5_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_5_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_5_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_5_1_4 \mcuResourcesInst/RAMInst/RAM_5_1_4 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_5_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_5_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_5_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_5_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_5_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_5_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_5_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_5_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_6_0_3 \mcuResourcesInst/RAMInst/RAM_6_0_3 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_6_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_6_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_6_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_6_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_6_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_6_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_6_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_6_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_6_1_2 \mcuResourcesInst/RAMInst/RAM_6_1_2 ( 
    .DIA7(\DOUT_BUF[15] ), .DIA6(\DOUT_BUF[14] ), .DIA5(\DOUT_BUF[13] ), 
    .DIA4(\DOUT_BUF[12] ), .DIA3(\DOUT_BUF[11] ), .DIA2(\DOUT_BUF[10] ), 
    .DIA1(\DOUT_BUF[9] ), .DIA0(\DOUT_BUF[8] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE1 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_6_16 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_6_15 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_6_14 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_6_13 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_6_12 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_6_11 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_6_10 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_6_9 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  mcuResourcesInst_RAMInst_RAM_7_0_1 \mcuResourcesInst/RAMInst/RAM_7_0_1 ( 
    .DIA7(\DOUT_BUF[7] ), .DIA6(\DOUT_BUF[6] ), .DIA5(\DOUT_BUF[5] ), 
    .DIA4(\DOUT_BUF[4] ), .DIA3(\DOUT_BUF[3] ), .DIA2(\DOUT_BUF[2] ), 
    .DIA1(\DOUT_BUF[1] ), .DIA0(\DOUT_BUF[0] ), .ADA12(\ADDR_BUF[9] ), 
    .ADA11(\ADDR_BUF[8] ), .ADA10(\ADDR_BUF[7] ), .ADA9(\ADDR_BUF[6] ), 
    .ADA8(\ADDR_BUF[5] ), .ADA7(\ADDR_BUF[4] ), .ADA6(\ADDR_BUF[3] ), 
    .ADA5(\ADDR_BUF[2] ), .ADA4(\ADDR_BUF[1] ), .ADA3(ADDR_GPIO), 
    .ADA0(\mcuResourcesInst/BE0 ), 
    .DOA7(\mcuResourcesInst/RAMInst/mdout0_7_7 ), 
    .DOA6(\mcuResourcesInst/RAMInst/mdout0_7_6 ), 
    .DOA5(\mcuResourcesInst/RAMInst/mdout0_7_5 ), 
    .DOA4(\mcuResourcesInst/RAMInst/mdout0_7_4 ), 
    .DOA3(\mcuResourcesInst/RAMInst/mdout0_7_3 ), 
    .DOA2(\mcuResourcesInst/RAMInst/mdout0_7_2 ), 
    .DOA1(\mcuResourcesInst/RAMInst/mdout0_7_1 ), 
    .DOA0(\mcuResourcesInst/RAMInst/mdout0_7_0 ), 
    .WEA(\mcuResourcesInst/WR_RAM ), .CEA(\mcuResourcesInst/EN_RAM ), 
    .OCEA(\mcuResourcesInst/EN_RAM ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CSA2(\ADDR_BUF[12] ), .CSA1(\ADDR_BUF[11] ), .CSA0(\ADDR_BUF[10] ));
  coreInst_registerFileInst_regs_registers_0_0_1 
    \coreInst/registerFileInst/regs/registers_0_0_1 ( 
    .DIA7(\coreInst/registerFileInst/DINA[7] ), 
    .DIA6(\coreInst/registerFileInst/DINA[6] ), 
    .DIA5(\coreInst/registerFileInst/DINA[5] ), 
    .DIA4(\coreInst/registerFileInst/DINA[4] ), 
    .DIA3(\coreInst/registerFileInst/regs/d_N_7_4_i ), 
    .DIA2(\coreInst/registerFileInst/regs/d_N_7_5_i ), 
    .DIA1(\coreInst/registerFileInst/regs/d_N_7_6_i ), 
    .DIA0(\coreInst/registerFileInst/DINA[0] ), 
    .ADA6(\coreInst/registerFileInst/ADDRA[3] ), 
    .ADA5(\coreInst/registerFileInst/ADDRA[2] ), 
    .ADA4(\coreInst/registerFileInst/ADDRA[1] ), 
    .ADA3(\coreInst/registerFileInst/ADDRA[0] ), .ADA0(\coreInst/ALU_OPX8_i ), 
    .DOA7(\coreInst/REGA_DOUT[7] ), .DOA6(\coreInst/REGA_DOUT[6] ), 
    .DOA5(\coreInst/REGA_DOUT[5] ), .DOA4(\coreInst/REGA_DOUT[4] ), 
    .DOA3(\coreInst/REGA_DOUT[3] ), .DOA2(\coreInst/REGA_DOUT[2] ), 
    .DOA1(\coreInst/REGA_DOUT[1] ), .DOA0(\coreInst/REGA_DOUT[0] ), 
    .WEA(\coreInst/REGA_WEN ), .CEA(\coreInst/REGA_EN ), 
    .OCEA(\coreInst/REGA_EN ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CLKB(PIN_CLK_X1_c), .RSTB(PIN_RESETN_c), .OCEB(\coreInst/REGB_EN ), 
    .CEB(\coreInst/REGB_EN ), .WEB(\coreInst/REGB_WEN ), 
    .DOB0(\coreInst/REGB_DOUT[0] ), .DOB1(\coreInst/REGB_DOUT[1] ), 
    .DOB2(\coreInst/REGB_DOUT[2] ), .DOB3(\coreInst/REGB_DOUT[3] ), 
    .DOB4(\coreInst/REGB_DOUT[4] ), .DOB5(\coreInst/REGB_DOUT[5] ), 
    .DOB6(\coreInst/REGB_DOUT[6] ), .DOB7(\coreInst/REGB_DOUT[7] ), 
    .ADB0(\coreInst/ALU_OPX8_i ), .ADB3(\coreInst/registerFileInst/ADDRB[0] ), 
    .ADB4(\coreInst/registerFileInst/ADDRB[1] ), 
    .ADB5(\coreInst/registerFileInst/ADDRB[2] ), 
    .ADB6(\coreInst/registerFileInst/ADDRB[3] ), .DIB0(\coreInst/ALU_R[0] ), 
    .DIB1(\coreInst/ALU_R[1] ), .DIB2(\coreInst/ALU_R[2] ), 
    .DIB3(\coreInst/ALU_R[3] ), .DIB4(\coreInst/ALU_R[4] ), 
    .DIB5(\coreInst/ALU_R[5] ), .DIB6(\coreInst/ALU_R[6] ), 
    .DIB7(\coreInst/ALU_R[7] ));
  coreInst_registerFileInst_regs_registers_0_1_0 
    \coreInst/registerFileInst/regs/registers_0_1_0 ( 
    .DIA7(\coreInst/registerFileInst/regs/DINA[15] ), 
    .DIA6(\coreInst/registerFileInst/regs/DINA[14] ), 
    .DIA5(\coreInst/registerFileInst/regs/DINA[13] ), 
    .DIA4(\coreInst/registerFileInst/regs/DINA[12] ), 
    .DIA3(\coreInst/registerFileInst/regs/DINA[11] ), 
    .DIA2(\coreInst/registerFileInst/regs/DINA[10] ), 
    .DIA1(\coreInst/registerFileInst/regs/DINA[9] ), 
    .DIA0(\coreInst/registerFileInst/regs/DINA[8] ), 
    .ADA6(\coreInst/registerFileInst/ADDRA[3] ), 
    .ADA5(\coreInst/registerFileInst/ADDRA[2] ), 
    .ADA4(\coreInst/registerFileInst/ADDRA[1] ), 
    .ADA3(\coreInst/registerFileInst/ADDRA[0] ), .ADA0(\coreInst/ALU_OPX8_i ), 
    .DOA7(\coreInst/REGA_DOUT[15] ), .DOA6(\coreInst/REGA_DOUT[14] ), 
    .DOA5(\coreInst/REGA_DOUT[13] ), .DOA4(\coreInst/REGA_DOUT[12] ), 
    .DOA3(\coreInst/REGA_DOUT[11] ), .DOA2(\coreInst/REGA_DOUT[10] ), 
    .DOA1(\coreInst/REGA_DOUT[9] ), .DOA0(\coreInst/REGA_DOUT[8] ), 
    .WEA(\coreInst/REGA_WEN ), .CEA(\coreInst/REGA_EN ), 
    .OCEA(\coreInst/REGA_EN ), .RSTA(PIN_RESETN_c), .CLKA(PIN_CLK_X1_c), 
    .CLKB(PIN_CLK_X1_c), .RSTB(PIN_RESETN_c), .OCEB(\coreInst/REGB_EN ), 
    .CEB(\coreInst/REGB_EN ), .WEB(\coreInst/REGB_WEN ), 
    .DOB0(\coreInst/REGB_DOUT[8] ), .DOB1(\coreInst/REGB_DOUT[9] ), 
    .DOB2(\coreInst/REGB_DOUT[10] ), .DOB3(\coreInst/REGB_DOUT[11] ), 
    .DOB4(\coreInst/REGB_DOUT[12] ), .DOB5(\coreInst/REGB_DOUT[13] ), 
    .DOB6(\coreInst/REGB_DOUT[14] ), .DOB7(\coreInst/REGB_DOUT[15] ), 
    .ADB0(\coreInst/ALU_OPX8_i ), .ADB3(\coreInst/registerFileInst/ADDRB[0] ), 
    .ADB4(\coreInst/registerFileInst/ADDRB[1] ), 
    .ADB5(\coreInst/registerFileInst/ADDRB[2] ), 
    .ADB6(\coreInst/registerFileInst/ADDRB[3] ), .DIB0(\coreInst/ALU_R[8] ), 
    .DIB1(\coreInst/ALU_R[9] ), .DIB2(\coreInst/ALU_R[10] ), 
    .DIB3(\coreInst/ALU_R[11] ), .DIB4(\coreInst/ALU_R[12] ), 
    .DIB5(\coreInst/ALU_R[13] ), .DIB6(\coreInst/ALU_R[14] ), 
    .DIB7(\coreInst/ALU_R[15] ));
  GSR_INST GSR_INST( .GSRNET(PIN_RESETN_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_0 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_1 ( input A1, B0, A0, FCI, 
    output FCO );
  wire   GNDI;

  ccu20001 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_2 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5009;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_3 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_4 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_9_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_5 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_7_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_6 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_5_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_7 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_3_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_8 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_1_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_9 ( input C1, B1, A1, 
    output FCO );
  wire   GNDI;

  ccu20003 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h503C;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_10 ( input A0, M1, M0, CE, 
    CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[7] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[6] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_15_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0001;
  defparam inst1.INIT1 = 16'h300F;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_11 ( input A1, A0, M1, M0, 
    CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[5] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[4] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_13_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0001;
  defparam inst1.INIT1 = 16'h0001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_12 ( input A1, A0, M1, M0, 
    CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[3] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_11_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_13 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_9_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_14 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_7_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_15 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_5_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_16 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_3_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_17 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_1_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_18 ( input A1, M1, M0, CE, 
    CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_19 ( input A0, DI0, LSR, CLK, 
    FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[15] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0007 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_20 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[14] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_13_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_21 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[12] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_11_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_22 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[10] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_9_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_23 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[8] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_7_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_24 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[6] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_5_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_25 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[4] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[3] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_3_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_26 ( input A1, A0, DI1, DI0, 
    LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[2] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[1] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_1_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_27 ( input A1, B0, DI1, LSR, 
    CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[0] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_28 ( input M1, M0, CE, CLK, FCI, 
    output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0009 \mcuResourcesInst/UARTInst/TX_CLK_DIV[3] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0009 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vmuxregsre0010 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module mcuResourcesInst_UARTInst_SLICE_29 ( input A1, D0, C0, B0, A0, M1, M0, 
    CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[14] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[13] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20011 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_33_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module mcuResourcesInst_UARTInst_SLICE_30 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0009 \mcuResourcesInst/UARTInst/RX_CLK_DIV[7] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/RX_CLK_DIV[6] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_15_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module mcuResourcesInst_UARTInst_SLICE_31 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[15] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_45_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_32 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[12] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[11] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20012 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_21_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), 
    .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_33 ( input D1, C1, B1, A1, M1, M0, CE, 
    CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[10] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/TX_CLK_DIV[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_34 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_35 ( input A1, B0, A0, M0, CLK, FCI, 
    output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_ACTIVE_R ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_36 ( input B1, A1, B0, A0, M1, M0, CE, 
    CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[9] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[8] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_37 ( input B1, A1, B0, A0, M1, M0, CE, 
    CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0009 \mcuResourcesInst/UARTInst/TX_CLK_DIV[7] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/TX_CLK_DIV[6] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_38 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_9_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_39 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_7_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_40 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_5_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_41 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_3_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_42 ( input B1, A1, B0, A0, 
    FCI, output FCO );
  wire   GNDI;

  ccu20002 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_1_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_43 ( input C1, B1, A1, M1, M0, CE, CLK, 
    output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_CLK_DIV[5] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/TX_CLK_DIV[4] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20003 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_44 ( input FCI, output F0 );
  wire   GNDI;

  ccu20014 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300F;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_45 ( input A0, FCI, output 
    F0, F1, FCO );
  wire   GNDI;

  ccu20004 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_15_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_46 ( input A1, A0, M0, CE, 
    CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[6] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_13_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_47 ( input A1, A0, M0, CE, 
    CLK, FCI, output F0, Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[5] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_11_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_48 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_9_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_49 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_7_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_50 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_5_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_51 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_3_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_52 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20005 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_1_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_53 ( input A1, M0, CE, CLK, 
    output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[4] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_54 ( input A0, FCI, output 
    F0 );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_55 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_13_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_56 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_11_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_57 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_9_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_58 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_7_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_59 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_5_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_60 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_3_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_61 ( input A1, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_1_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_62 ( input A1, B0, output F1, 
    FCO );
  wire   GNDI;

  ccu20008 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_63 ( input C1, B1, A1, M1, M0, CE, 
    CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/HERE[13] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[12] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20015 \coreInst/programCounterInst/PC_A_NEXT_cry_0_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hB0B4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_programCounterInst_SLICE_64 ( input C0, B0, A0, DI0, M1, CE, 
    CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[0] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[15] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20016 \coreInst/programCounterInst/PC_A_NEXT_s_15_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h50A6;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_programCounterInst_SLICE_65 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[14] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[13] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_13_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB0B4;
  defparam inst1.INIT1 = 16'hB0B4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_programCounterInst_SLICE_66 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[12] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[11] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_11_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_67 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[10] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[9] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_9_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_68 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[8] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[7] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_7_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_69 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[6] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[5] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_5_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_70 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[4] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[3] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20017 \coreInst/programCounterInst/PC_A_NEXT_cry_3_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_71 ( input C1, B1, A1, C0, B0, A0, 
    DI1, DI0, CE, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0010 \coreInst/programCounterInst/INTR1[2] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR1[1] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20018 \coreInst/programCounterInst/PC_A_NEXT_cry_1_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h101E;
  defparam inst1.INIT1 = 16'hB0B4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_72 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1 );
  wire   GNDI;

  ccu20019 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF00D;
  defparam inst1.INIT1 = 16'h50FD;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_73 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20020 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF00E;
  defparam inst1.INIT1 = 16'hF00E;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_74 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20020 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_75 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20021 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_9_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF008;
  defparam inst1.INIT1 = 16'hF00E;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_76 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20022 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_7_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF00D;
  defparam inst1.INIT1 = 16'hF00E;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_77 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_5_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF00D;
  defparam inst1.INIT1 = 16'hF00D;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_78 ( input B1, A1, A0, FCI, output 
    F0, F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_3_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_79 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20024 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_1_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF001;
  defparam inst1.INIT1 = 16'hF001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_80 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_81 ( input C0, B0, A0, FCI, output 
    F0 );
  wire   GNDI;

  ccu20025 \coreInst/fullALUInst/aluInst/un78_RESULT_s_15_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5059;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_82 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20026 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hBBB4;
  defparam inst1.INIT1 = 16'hBBB4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_83 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20026 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_84 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20027 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB444;
  defparam inst1.INIT1 = 16'hBBB4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_85 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20028 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hBB4B;
  defparam inst1.INIT1 = 16'hBBB4;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_86 ( input D1, C1, B1, A1, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20029 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5059;
  defparam inst1.INIT1 = 16'hBB4B;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_87 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20030 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_88 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20002 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_89 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20031 \coreInst/fullALUInst/aluInst/un78_RESULT_cry_0_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h000A;
  defparam inst1.INIT1 = 16'h5009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_90 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20032 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20032 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hBB4B;
  defparam inst1.INIT1 = 16'h5059;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_91 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20026 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_92 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20026 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_93 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20027 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_94 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, FCI, output F0, F1, FCO );

  ccu20028 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_95 ( input D1, C1, B1, A1, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20033 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h404B;
  defparam inst1.INIT1 = 16'hBB4B;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_96 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20034 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'hA009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_97 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20035 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA009;
  defparam inst1.INIT1 = 16'hA009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_98 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20036 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_0_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h000A;
  defparam inst1.INIT1 = 16'hA009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_99 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1 );
  wire   GNDI;

  ccu20037 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB04B;
  defparam inst1.INIT1 = 16'h50A6;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_100 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20038 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB04B;
  defparam inst1.INIT1 = 16'hB04B;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_101 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20038 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_102 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20038 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_9_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_103 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20038 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_7_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_104 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20039 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_5_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD0D2;
  defparam inst1.INIT1 = 16'hB04B;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_105 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20040 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_3_0 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h50C3;
  defparam inst1.INIT1 = 16'h5006;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_106 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_1_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20041 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h5006;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_107 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_0_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5006;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_108 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_s_23_0 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_109 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_21_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_110 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_19_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_111 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_17_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_112 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_113 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_114 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_115 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_116 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_117 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_118 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20043 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h9096;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_119 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20043 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_120 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_14_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_121 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_s_23_0 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_122 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_21_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_123 ( input A1, B0, A0, FCI, output 
    F0, F1, FCO );
  wire   GNDI;

  ccu20044 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_19_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_124 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_17_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_125 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_126 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_127 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_128 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_129 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_130 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20043 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_131 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_13_cry_4_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_132 ( input A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_19_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_133 ( input A1, A0, FCI, output F0, 
    F1, FCO );
  wire   GNDI;

  ccu20008 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_17_0 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_134 ( input A1, B0, A0, FCI, output 
    F0, F1, FCO );
  wire   GNDI;

  ccu20044 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_135 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_136 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_137 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_138 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_139 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_140 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_141 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20045 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9096;
  defparam inst1.INIT1 = 16'h9096;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_142 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_143 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_18_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_144 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20046 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_17_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20046 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF001;
  defparam inst1.INIT1 = 16'hD002;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_145 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20047 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h50A9;
  defparam inst1.INIT1 = 16'h50A9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_146 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_147 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_148 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_149 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_150 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_151 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_152 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_cry_2_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_153 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_154 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20048 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD0D2;
  defparam inst1.INIT1 = 16'hD002;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_155 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20049 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD0D2;
  defparam inst1.INIT1 = 16'hD0D2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_156 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_157 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_158 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_159 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20050 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7078;
  defparam inst1.INIT1 = 16'h7078;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_160 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20051 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7888;
  defparam inst1.INIT1 = 16'h7078;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_161 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20052 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h7888;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_162 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_163 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_164 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_165 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_166 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_167 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20053 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20053 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7078;
  defparam inst1.INIT1 = 16'hD0D2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_168 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20054 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB444;
  defparam inst1.INIT1 = 16'h7078;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_169 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_170 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_171 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_172 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_173 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_174 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_175 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_176 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_177 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_178 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_179 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_180 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_18_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_181 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20024 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_17_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_182 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_15_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_183 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_184 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_185 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_186 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_187 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_188 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_189 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_9_cry_2_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_190 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1 );
  wire   GNDI;

  ccu20055 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_16_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20055 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF009;
  defparam inst1.INIT1 = 16'h50AE;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_191 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20056 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20056 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7078;
  defparam inst1.INIT1 = 16'h7008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_192 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_193 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_194 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_195 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20050 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_196 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20057 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7888;
  defparam inst1.INIT1 = 16'hD0D2;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_197 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20017 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_198 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20058 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20058 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hB444;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_199 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_18_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_200 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20024 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_17_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_201 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_15_0 ( 
    .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_202 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_13_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_203 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_11_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_204 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_205 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_206 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_207 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_208 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_10_cry_2_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_209 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_210 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_211 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_212 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_213 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_214 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_215 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_216 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_217 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_218 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_219 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_220 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_221 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_222 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_223 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_224 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_225 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_226 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_227 ( input B0, A0, FCI, output F0, 
    F1 );
  wire   GNDI;

  ccu20059 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_15_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20059 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD002;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_228 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_229 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_230 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_231 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_232 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_233 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_234 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_235 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_236 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_16_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_237 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20060 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_15_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20060 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h50A9;
  defparam inst1.INIT1 = 16'hF001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_238 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20061 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_13_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20061 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD0D2;
  defparam inst1.INIT1 = 16'h50A9;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_239 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20062 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_11_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20062 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5096;
  defparam inst1.INIT1 = 16'h506A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_240 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20062 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_9_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_241 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20062 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_7_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_242 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20063 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_5_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20063 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9096;
  defparam inst1.INIT1 = 16'h506A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_243 ( input C1, B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20064 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_3_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20064 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5006;
  defparam inst1.INIT1 = 16'h7078;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_244 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20062 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_1_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_245 ( input C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20065 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20065 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h506A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_fullALUInst_aluInst_SLICE_246 ( input FCI, output F0 );
  wire   GNDI;

  ccu2 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_15_0 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_247 ( input B1, A1, C0, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20048 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_14_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_248 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_12_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_249 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_10_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_250 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_8_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_251 ( input C1, B1, A1, C0, B0, A0, 
    FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_6_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_252 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_4_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_253 ( input C1, B1, A1, D0, C0, B0, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20051 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_2_0 ( .A0(A0), 
    .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_254 ( input D1, C1, B1, A1, output 
    FCO );
  wire   GNDI;

  ccu20052 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), 
    .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_255 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20044 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_s_16_s0_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_256 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_14_s0_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_257 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_12_s0_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_258 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_10_s0_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_259 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_8_s0_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_260 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_6_s0_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_261 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_4_s0_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_262 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_2_s0_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_263 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20042 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_1_s0_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_264 ( input B1, A1, B0, A0, FCI, 
    output F0, F1 );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_15_s1_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_265 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_13_s1_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_266 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_11_s1_0 ( 
    .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_267 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_9_s1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_268 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_7_s1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_269 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_5_s1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_270 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_3_s1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_271 ( input B1, A1, B0, A0, FCI, 
    output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_1_s1_0 ( .A0(A0), 
    .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_272 ( input A1, output FCO );
  wire   GNDI;

  ccu20066 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_0_s1_0 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20066 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h5001;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module coreInst_instructionPhaseDecoderInst_SLICE_274 ( input B0, A0, DI0, CE, 
    CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut4 \coreInst/instructionPhaseDecoderInst/PHASE_s2_0_a2 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \coreInst/instructionPhaseDecoderInst/DECODE ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module boardInst_SLICE_275 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[1] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0068 ( input D0, D1, SD, SP, CK, LSR, output Q );
  wire   GATE;

  AND2 INST50( .A(SP), .B(CK), .Z(GATE));
  FL1S1B INST01( .D0(D0), .D1(D1), .CK(GATE), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module boardInst_SLICE_276 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_277 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[5] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[4] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_278 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[7] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[6] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_279 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[9] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[8] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[9] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[8] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_280 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[11] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[10] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[11] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[10] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_281 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[13] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[12] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[13] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[12] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_282 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \boardInst/DIN_4[15] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \boardInst/DIN_4[14] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN[15] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN[14] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_283 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 \boardInst/DIN_GPIO_4[1] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \boardInst/DIN_GPIO_4[0] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN_GPIO[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN_GPIO[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module boardInst_SLICE_284 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 \boardInst/DIN_GPIO_4[3] ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \boardInst/DIN_GPIO_4[2] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0068 \boardInst/DIN_GPIO[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0068 \boardInst/DIN_GPIO[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 \boardInst/DIN_GPIO_RNO[5] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \boardInst/DIN_GPIO_RNO[4] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0068 \boardInst/DIN_GPIO[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0068 \boardInst/DIN_GPIO[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module boardInst_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 \boardInst/DIN_GPIO_RNO[7] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \boardInst/DIN_GPIO_RNO[6] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0068 \boardInst/DIN_GPIO[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0068 \boardInst/DIN_GPIO[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_instructionPhaseDecoderInst_SLICE_287 ( input B0, A0, DI0, CE, 
    CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40071 \coreInst/instructionPhaseDecoderInst/PHASE_s3_0_a2 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \coreInst/instructionPhaseDecoderInst/EXECUTE ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_instructionPhaseDecoderInst_SLICE_288 ( input B0, A0, DI0, CE, 
    CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40072 \coreInst/instructionPhaseDecoderInst/PHASE_s1_0_a2 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \coreInst/instructionPhaseDecoderInst/FETCH ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_289 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40073 \mcuResourcesInst/interruptMaskRegisterInst/INTS_RNI6VVD[4] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \mcuResourcesInst/interruptMaskRegisterInst/un24_PRI_i_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INT1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \coreInst/busControllerInst/DOUT_BUF[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \coreInst/busControllerInst/DOUT_BUF[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \boardInst/BPIN_LED[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \boardInst/BPIN_LED[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \coreInst/busControllerInst/DOUT_BUF[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \coreInst/busControllerInst/DOUT_BUF[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \boardInst/BPIN_LED[3] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \boardInst/BPIN_LED[2] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \coreInst/busControllerInst/DOUT_BUF[5] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \coreInst/busControllerInst/DOUT_BUF[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \boardInst/BPIN_LED[5] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \boardInst/BPIN_LED[4] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40075 \coreInst/busControllerInst/DOUT_BUF[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \coreInst/busControllerInst/DOUT_BUF[6] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \boardInst/BPIN_LED[7] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \boardInst/BPIN_LED[6] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_294 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40076 \coreInst/opxMultiplexerInst/RDX_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \coreInst/busControllerInst/RDN_BUF_3 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \coreInst/busControllerInst/RDN_BUF ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6240) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_295 ( input C0, B0, A0, DI0, 
    CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40078 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_3_iv_i ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE3E3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_296 ( input C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40067 \coreInst/registerFileInst/DINA_0[3] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \coreInst/busControllerInst/ADDR_BUF_3_RNIA2F71[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0080 \coreInst/busControllerInst/WRN0_BUF ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0080 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module coreInst_busControllerInst_SLICE_297 ( input C1, B1, A1, D0, C0, B0, A0, 
    DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40081 \coreInst/busControllerInst/ADDR_BUF_2[0] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \coreInst/busControllerInst/un2_WRN1_BUF ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0080 \coreInst/busControllerInst/WRN1_BUF ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h048C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_SLICE_298 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40083 \coreInst/opxMultiplexerInst/ADDR_BUSX_RNO_0[0] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40084 \coreInst/opxMultiplexerInst/ADDR_BUSX_RNO[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/opxMultiplexerInst/ADDR_BUSX[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0028) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_SLICE_299 ( input C1, B1, A1, D0, C0, B0, 
    A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40085 \coreInst/opxMultiplexerInst/ADDR_BUSX_5_sn_m2 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \coreInst/opxMultiplexerInst/ADDR_BUSX_5[1] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/opxMultiplexerInst/ADDR_BUSX[1] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1414) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_1[10] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40086 \mcuResourcesInst/memoryMapperInst/CPU_DIN[10] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[10] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_301/SLICE_301_K1_H1 , 
         \SLICE_301/mcuResourcesInst/memoryMapperInst/CPU_DIN[11]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_301_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_301/SLICE_301_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[11]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_301/mcuResourcesInst/memoryMapperInst/CPU_DIN[11]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[11] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_301_K0K1MUX( 
    .D0(\SLICE_301/mcuResourcesInst/memoryMapperInst/CPU_DIN[11]/GATE_H0 ), 
    .D1(\SLICE_301/SLICE_301_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA280) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_302/SLICE_302_K1_H1 , 
         \SLICE_302/mcuResourcesInst/memoryMapperInst/CPU_DIN[12]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_302_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_302/SLICE_302_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[12]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_302/mcuResourcesInst/memoryMapperInst/CPU_DIN[12]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[12] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_302_K0K1MUX( 
    .D0(\SLICE_302/mcuResourcesInst/memoryMapperInst/CPU_DIN[12]/GATE_H0 ), 
    .D1(\SLICE_302/SLICE_302_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_303/SLICE_303_K1_H1 , 
         \SLICE_303/mcuResourcesInst/memoryMapperInst/CPU_DIN[13]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_303_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_303/SLICE_303_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[13]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_303/mcuResourcesInst/memoryMapperInst/CPU_DIN[13]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[13] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_303_K0K1MUX( 
    .D0(\SLICE_303/mcuResourcesInst/memoryMapperInst/CPU_DIN[13]/GATE_H0 ), 
    .D1(\SLICE_303/SLICE_303_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_aluGroupDecoderInst_SLICE_304 ( input D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40089 \coreInst/aluGroupDecoderInst/REGA_EN_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0080 \coreInst/aluGroupDecoderInst/REGA_EN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_305 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40090 \coreInst/fullALUInst/aluInst/ZERO_12 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \coreInst/aluGroupDecoderInst/REGA_WEN_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0007 \coreInst/aluGroupDecoderInst/REGA_WEN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_aluGroupDecoderInst_SLICE_306 ( input B1, A1, D0, C0, B0, A0, 
    DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40092 \coreInst/aluGroupDecoderInst/un1_DECODE ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \coreInst/aluGroupDecoderInst/REGB_EN_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0080 \coreInst/aluGroupDecoderInst/REGB_EN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_307 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output OFX0, 
    Q0 );
  wire   GNDI, \SLICE_307/SLICE_307_K1_H1 , 
         \SLICE_307/mcuResourcesInst/memoryMapperInst/CPU_DIN[4]/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 SLICE_307_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_307/SLICE_307_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \mcuResourcesInst/memoryMapperInst/CPU_DIN[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\SLICE_307/mcuResourcesInst/memoryMapperInst/CPU_DIN[4]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[4] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_307_K0K1MUX( 
    .D0(\SLICE_307/mcuResourcesInst/memoryMapperInst/CPU_DIN[4]/GATE_H0 ), 
    .D1(\SLICE_307/SLICE_307_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_308 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \SLICE_308/SLICE_308_K1_H1 , 
         \SLICE_308/mcuResourcesInst/memoryMapperInst/CPU_DIN[5]/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 SLICE_308_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_308/SLICE_308_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \mcuResourcesInst/memoryMapperInst/CPU_DIN[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_308/mcuResourcesInst/memoryMapperInst/CPU_DIN[5]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[5] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_308_K0K1MUX( 
    .D0(\SLICE_308/mcuResourcesInst/memoryMapperInst/CPU_DIN[5]/GATE_H0 ), 
    .D1(\SLICE_308/SLICE_308_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_309 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \SLICE_309/SLICE_309_K1_H1 , 
         \SLICE_309/mcuResourcesInst/memoryMapperInst/CPU_DIN[6]/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 SLICE_309_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_309/SLICE_309_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \mcuResourcesInst/memoryMapperInst/CPU_DIN[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_309/mcuResourcesInst/memoryMapperInst/CPU_DIN[6]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[6] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_309_K0K1MUX( 
    .D0(\SLICE_309/mcuResourcesInst/memoryMapperInst/CPU_DIN[6]/GATE_H0 ), 
    .D1(\SLICE_309/SLICE_309_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_310 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \SLICE_310/SLICE_310_K1_H1 , 
         \SLICE_310/mcuResourcesInst/memoryMapperInst/CPU_DIN[7]/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 SLICE_310_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_310/SLICE_310_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \mcuResourcesInst/memoryMapperInst/CPU_DIN[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_310/mcuResourcesInst/memoryMapperInst/CPU_DIN[7]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[7] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_310_K0K1MUX( 
    .D0(\SLICE_310/mcuResourcesInst/memoryMapperInst/CPU_DIN[7]/GATE_H0 ), 
    .D1(\SLICE_310/SLICE_310_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_311 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40097 \mcuResourcesInst/memoryMapperInst/CPU_DIN[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40098 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_RNIS9HAM ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[1] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8B8B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40099 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3_RNIQ9DLB[2] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3_RNI866RH[2] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[2] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00DE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8DF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_313 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \SLICE_313/SLICE_313_K1_H1 , 
         \SLICE_313/mcuResourcesInst/memoryMapperInst/CPU_DIN[3]/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 SLICE_313_K1( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\SLICE_313/SLICE_313_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \mcuResourcesInst/memoryMapperInst/CPU_DIN[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_313/mcuResourcesInst/memoryMapperInst/CPU_DIN[3]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[3] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_313_K0K1MUX( 
    .D0(\SLICE_313/mcuResourcesInst/memoryMapperInst/CPU_DIN[3]/GATE_H0 ), 
    .D1(\SLICE_313/SLICE_313_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_aluGroupDecoderInst_SLICE_314 ( input B0, A0, DI0, LSR, CLK, 
    output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40092 \coreInst/aluGroupDecoderInst/CCL_LD.fb ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \coreInst/aluGroupDecoderInst/CCL_LD ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40101 \coreInst/fullALUInst/aluInst/CARRY_RNO ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40102 \coreInst/fullALUInst/aluInst/CARRY ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/fullALUInst/CC_CARRY ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0209) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_316 ( input C1, B1, A1, D0, C0, B0, A0, DI0, 
    CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40069 \coreInst/fullALUInst/aluInst/RESULT_14[11] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \coreInst/fullALUInst/aluInst/PARITY_u ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/fullALUInst/CC_PARITY ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_317 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40103 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_6 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[15] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/fullALUInst/CC_SIGN ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40105 \coreInst/fullALUInst/aluInst/ZERO_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40106 \coreInst/fullALUInst/aluInst/ZERO ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0010 \coreInst/fullALUInst/CC_ZERO ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40107 \coreInst/fullALUInst/muxA/ALUA_DATA_cnst_i_a3[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/generalGroupDecoderInst/DI ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/generalGroupDecoderInst/DIX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0545) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_320 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40109 \coreInst/loadStoreGroupDecoderInst/ADDR_BUSX22 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \coreInst/generalGroupDecoderInst/EI ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/generalGroupDecoderInst/EIX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_SLICE_321 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M1, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40110 \coreInst/programCounterInst/PC_A_RNIF4761[0] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40111 \coreInst/programCounterInst/PC_A_RNI4GIFO[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[1] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_329/SLICE_329_K1_H1 , 
         \SLICE_329/mcuResourcesInst/memoryMapperInst/CPU_DIN[8]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_329_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_329/SLICE_329_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_329/mcuResourcesInst/memoryMapperInst/CPU_DIN[8]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[8] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_329_K0K1MUX( 
    .D0(\SLICE_329/mcuResourcesInst/memoryMapperInst/CPU_DIN[8]/GATE_H0 ), 
    .D1(\SLICE_329/SLICE_329_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_330/SLICE_330_K1_H1 , 
         \SLICE_330/mcuResourcesInst/memoryMapperInst/CPU_DIN[9]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_330_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_330/SLICE_330_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\SLICE_330/mcuResourcesInst/memoryMapperInst/CPU_DIN[9]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[9] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_330_K0K1MUX( 
    .D0(\SLICE_330/mcuResourcesInst/memoryMapperInst/CPU_DIN[9]/GATE_H0 ), 
    .D1(\SLICE_330/SLICE_330_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \SLICE_331/SLICE_331_K1_H1 , 
         \SLICE_331/mcuResourcesInst/memoryMapperInst/CPU_DIN[14]/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40088 SLICE_331_K1( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\SLICE_331/SLICE_331_K1_H1 ));
  lut40088 \mcuResourcesInst/memoryMapperInst/CPU_DIN[14]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_331/mcuResourcesInst/memoryMapperInst/CPU_DIN[14]/GATE_H0 ));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[14] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 SLICE_331_K0K1MUX( 
    .D0(\SLICE_331/mcuResourcesInst/memoryMapperInst/CPU_DIN[14]/GATE_H0 ), 
    .D1(\SLICE_331/SLICE_331_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_332 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40112 \coreInst/programCounterInst/ARGA_m2_e ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \mcuResourcesInst/memoryMapperInst/CPU_DIN[15] ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION[15] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40113 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1_0[9] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40089 \coreInst/jumpGroupDecoderInst/RDX_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/jumpGroupDecoderInst/RDX ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F35) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_337 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40114 \coreInst/aluGroupDecoderInst/un1_DECODE_i ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \coreInst/loadStoreGroupDecoderInst/BYTEX_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/BYTEX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_338 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40072 \coreInst/generalGroupDecoderInst/EIX6 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \coreInst/loadStoreGroupDecoderInst/RDX_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/RDX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_339 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40116 \coreInst/aluGroupDecoderInst/REGA_EN_1_sqmuxa_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40117 \coreInst/aluGroupDecoderInst/un1_COMMIT ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/REGA_EN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_340 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40118 \coreInst/jumpGroupDecoderInst/CC_3_RNI3EI9 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40072 \coreInst/loadStoreGroupDecoderInst/REGA_WEN_3 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/REGA_WEN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2A8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_341 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40119 \coreInst/fullALUInst/aluInst/RESULT_16_d_1[10] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40120 \coreInst/loadStoreGroupDecoderInst/REGB_WEN_3 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/REGB_WEN ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_342 ( input B1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40092 \coreInst/opxMultiplexerInst/un1_EXECUTE ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \coreInst/loadStoreGroupDecoderInst/un1_EXECUTE_1 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/loadStoreGroupDecoderInst/WRX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_343 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/SLICE_343_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/PC_A_3_6[0]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_343_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/SLICE_343_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[0]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/PC_A_3_6[0]/GATE_H0 )
    );
  vmuxregsre0010 \coreInst/programCounterInst/PC_A[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_343_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/PC_A_3_6[0]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_343/coreInst/programCounterInst/SLICE_343_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB282) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_SLICE_344 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/SLICE_344_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/PC_A_3_6[1]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_344_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/SLICE_344_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/PC_A_3_6[1]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[1] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_344_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/PC_A_3_6[1]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_344/coreInst/programCounterInst/SLICE_344_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_345 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/SLICE_345_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/PC_A_3_6[2]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40123 \coreInst/programCounterInst/SLICE_345_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/SLICE_345_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/PC_A_3_6[2]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[2] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_345_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/PC_A_3_6[2]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_345/coreInst/programCounterInst/SLICE_345_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_SLICE_346 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/SLICE_346_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/PC_A_3_6[3]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_346_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/SLICE_346_K1_H1 )
    );
  lut40124 \coreInst/programCounterInst/PC_A_3_6[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/PC_A_3_6[3]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[3] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_346_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/PC_A_3_6[3]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_346/coreInst/programCounterInst/SLICE_346_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBE8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_SLICE_347 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/SLICE_347_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/PC_A_3_6[4]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_347_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/SLICE_347_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/PC_A_3_6[4]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[4] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_347_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/PC_A_3_6[4]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_347/coreInst/programCounterInst/SLICE_347_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_348 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/SLICE_348_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/PC_A_3_6[5]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_348_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/SLICE_348_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/PC_A_3_6[5]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[5] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_348_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/PC_A_3_6[5]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_348/coreInst/programCounterInst/SLICE_348_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_349 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/SLICE_349_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/PC_A_3_6[6]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_349_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/SLICE_349_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/PC_A_3_6[6]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[6] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_349_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/PC_A_3_6[6]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_349/coreInst/programCounterInst/SLICE_349_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_350 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/SLICE_350_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/PC_A_3_6[7]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_350_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/SLICE_350_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/PC_A_3_6[7]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[7] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_350_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/PC_A_3_6[7]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_350/coreInst/programCounterInst/SLICE_350_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_351 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/SLICE_351_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/PC_A_3_6[8]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_351_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/SLICE_351_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/PC_A_3_6[8]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[8] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_351_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/PC_A_3_6[8]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_351/coreInst/programCounterInst/SLICE_351_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_352 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/SLICE_352_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/PC_A_3_6[9]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_352_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/SLICE_352_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/PC_A_3_6[9]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[9] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_352_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/PC_A_3_6[9]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_352/coreInst/programCounterInst/SLICE_352_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_353 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/SLICE_353_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/PC_A_3_6[10]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_353_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/SLICE_353_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[10]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/PC_A_3_6[10]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[10] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_353_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/PC_A_3_6[10]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_353/coreInst/programCounterInst/SLICE_353_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_354 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/SLICE_354_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/PC_A_3_6[11]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_354_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/SLICE_354_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[11]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/PC_A_3_6[11]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[11] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_354_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/PC_A_3_6[11]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_354/coreInst/programCounterInst/SLICE_354_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_355 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/SLICE_355_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/PC_A_3_6[12]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_355_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/SLICE_355_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[12]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/PC_A_3_6[12]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[12] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_355_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/PC_A_3_6[12]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_355/coreInst/programCounterInst/SLICE_355_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_356 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/SLICE_356_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/PC_A_3_6[13]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_356_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/SLICE_356_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/PC_A_3_6[13]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[13] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_356_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/PC_A_3_6[13]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_356/coreInst/programCounterInst/SLICE_356_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_357 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/SLICE_357_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/PC_A_3_6[14]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_357_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/SLICE_357_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[14]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/PC_A_3_6[14]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[14] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_357_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/PC_A_3_6[14]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_357/coreInst/programCounterInst/SLICE_357_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_358 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/SLICE_358_K1_H1 
         , 
         \coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/PC_A_3_6[15]/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40121 \coreInst/programCounterInst/SLICE_358_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/SLICE_358_K1_H1 )
    );
  lut40122 \coreInst/programCounterInst/PC_A_3_6[15]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/PC_A_3_6[15]/GATE_H0 )
    );
  vmuxregsre0009 \coreInst/programCounterInst/PC_A[15] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/SLICE_358_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/PC_A_3_6[15]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/SLICE_358/coreInst/programCounterInst/SLICE_358_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_opxMultiplexerInst_SLICE_359 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40125 \coreInst/opxMultiplexerInst/PC_BASEX_3[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40106 \coreInst/opxMultiplexerInst/PC_BASEX_3[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/opxMultiplexerInst/PC_BASEX[1] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/opxMultiplexerInst/PC_BASEX[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_360 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40126 \coreInst/loadStoreGroupDecoderInst/ADDR_BUSX_1_0_.m2 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \coreInst/generalGroupDecoderInst/PC_ENX_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0009 \coreInst/generalGroupDecoderInst/PC_ENX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_361 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40128 \coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT_0_a3_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \coreInst/interruptStateMachineInst/PC_LD_INT0_NEXT_0_a3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/PC_LD_INT0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_362 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40112 \coreInst/interruptStateMachineInst/STATE_ns_i_a3_0[0] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \coreInst/interruptStateMachineInst/STATE_NEXT_1_sqmuxa_5_0_a3 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[1] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_363 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40130 \coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[1] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \coreInst/interruptStateMachineInst/PC_NEXTX_NEXT[0] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/PC_NEXTX[1] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/PC_NEXTX[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_364 ( input C1, B1, A1, C0, B0, 
    A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40132 \coreInst/interruptStateMachineInst/STATE_ns_a3_0[4] ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \coreInst/interruptStateMachineInst/STATE_ns_a3[7] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[7] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_SLICE_365 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40086 \coreInst/opxMultiplexerInst/PC_OFFSETX_3[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40134 \coreInst/opxMultiplexerInst/PC_OFFSETX_3[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/opxMultiplexerInst/PC_OFFSETX[1] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \coreInst/opxMultiplexerInst/PC_OFFSETX[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4EFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_generalGroupDecoderInst_SLICE_366 ( input B1, A1, D0, C0, B0, 
    A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40114 \coreInst/generalGroupDecoderInst/GEN6 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \coreInst/generalGroupDecoderInst/RETI ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/generalGroupDecoderInst/RETIX ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_367 ( input B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40071 \coreInst/programCounterInst/HERE5 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \coreInst/instructionPhaseDecoderInst/PHASE_0[0] ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/PHASE[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_instructionPhaseDecoderInst_SLICE_368 ( input B0, A0, DI0, M1, 
    CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40136 \coreInst/instructionPhaseDecoderInst/PHASE_ns_0_x2[1] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/PHASE[2] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/PHASE[1] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_interruptStateMachineInst_SLICE_369 ( input B1, A1, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40114 \coreInst/interruptStateMachineInst/STATE_ns_i_a2[2] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \coreInst/interruptStateMachineInst/EI_2_iv ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/EI ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_370 ( input C1, B1, A1, D0, C0, 
    B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40138 \coreInst/interruptStateMachineInst/STATE_RNO[2] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \coreInst/interruptStateMachineInst/STATE_RNO[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[2] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0009 \coreInst/interruptStateMachineInst/STATE[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3301) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_371 ( input D1, C1, B1, A1, C0, 
    B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40140 \coreInst/interruptStateMachineInst/STATE_ns[4] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40138 \coreInst/interruptStateMachineInst/STATE_RNO[3] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[4] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[3] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_interruptStateMachineInst_SLICE_372 ( input C1, B1, A1, C0, B0, 
    A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40137 \coreInst/interruptStateMachineInst/STATE_ns[6] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \coreInst/interruptStateMachineInst/STATE_ns[5] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[6] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[5] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_interruptStateMachineInst_SLICE_373 ( input B1, A1, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40071 \coreInst/interruptStateMachineInst/STATE_ns_a3[9] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \coreInst/interruptStateMachineInst/STATE_ns_a3[8] ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[9] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/interruptStateMachineInst/STATE[8] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_383 ( input C1, B1, A1, C0, B0, A0, DI0, 
    M0, CE, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/SLICE_383_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/DOUT_8_3_i_m2[1]/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 \mcuResourcesInst/UARTInst/SLICE_383_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/SLICE_383_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \mcuResourcesInst/UARTInst/DOUT_8_3_i_m2[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/DOUT_8_3_i_m2[1]/GATE_H0 )
    );
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[1] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcuResourcesInst/UARTInst/SLICE_383_K0K1MUX ( 
    .D0(\mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/DOUT_8_3_i_m2[1]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/SLICE_383/mcuResourcesInst/UARTInst/SLICE_383_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_SLICE_384 ( input C1, B1, A1, C0, B0, A0, DI0, 
    M0, CE, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/SLICE_384_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/DOUT_8_3[2]/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 \mcuResourcesInst/UARTInst/SLICE_384_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/SLICE_384_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \mcuResourcesInst/UARTInst/DOUT_8_3[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/DOUT_8_3[2]/GATE_H0 )
    );
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[2] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcuResourcesInst/UARTInst/SLICE_384_K0K1MUX ( 
    .D0(\mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/DOUT_8_3[2]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/SLICE_384/mcuResourcesInst/UARTInst/SLICE_384_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_385 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40073 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_RNI0JJ5[3] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \mcuResourcesInst/interruptMaskRegisterInst/PRI_REG_RNO[2] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[2] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0054) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_SLICE_386 ( input C1, B1, A1, C0, B0, A0, DI0, 
    M0, CE, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/SLICE_386_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/DOUT_8_3[0]/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40094 \mcuResourcesInst/UARTInst/SLICE_386_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/SLICE_386_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mcuResourcesInst/UARTInst/DOUT_8_3[0]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/DOUT_8_3[0]/GATE_H0 )
    );
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[0] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \mcuResourcesInst/UARTInst/SLICE_386_K0K1MUX ( 
    .D0(\mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/DOUT_8_3[0]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/SLICE_386/mcuResourcesInst/UARTInst/SLICE_386_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40143 \mcuResourcesInst/UARTInst/DOUT_8_3_0[4] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \mcuResourcesInst/UARTInst/DOUT_8_3_0[3] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[4] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[3] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40143 \mcuResourcesInst/UARTInst/DOUT_8_3_0[6] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \mcuResourcesInst/UARTInst/DOUT_8_3_0[5] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[6] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[5] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_389 ( input C1, B1, A1, D0, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[7] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \mcuResourcesInst/UARTInst/DOUT_8_3[7] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/DOUT[7] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_390 ( input C1, B1, A1, C0, B0, A0, DI1, 
    DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[9] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[8] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[9] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[8] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_391 ( input C1, B1, A1, C0, B0, A0, DI1, 
    DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[11] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[10] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[11] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[10] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_392 ( input C1, B1, A1, C0, B0, A0, DI1, 
    DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[13] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[12] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[13] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[12] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_393 ( input C1, B1, A1, C0, B0, A0, DI1, 
    DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[15] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2[14] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[15] ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/DOUT[14] ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_394 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40144 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_RNI256S[6] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[1] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[1] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_395 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40146 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_2 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \coreInst/busControllerInst/ADDR_BUF_3[10] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEC4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_397 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40148 \coreInst/busControllerInst/ADDR_BUF_RNO[11] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \coreInst/busControllerInst/ADDR_BUF[11] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5353) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40150 \mcuResourcesInst/memoryMapperInst/EN_RAM ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \coreInst/busControllerInst/ADDR_BUF_3[12] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_401 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40151 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV_r ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0343) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_402 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40153 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1_0_a2_0[3] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \mcuResourcesInst/UARTInst/un1_DOUT13 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/DATA_AVAILABLE_R ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5140) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_414 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \coreInst/busControllerInst/DOUT_BUF[9] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/busControllerInst/DOUT_BUF[8] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[9] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[8] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_415 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \coreInst/busControllerInst/DOUT_BUF[11] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/busControllerInst/DOUT_BUF[10] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[11] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[10] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_416 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \coreInst/busControllerInst/DOUT_BUF[13] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/busControllerInst/DOUT_BUF[12] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[13] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[12] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_417 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40081 \coreInst/busControllerInst/DOUT_BUF[15] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/busControllerInst/DOUT_BUF[14] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[15] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[14] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_418 ( input C1, B1, A1, C0, B0, A0, DI0, 
    CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40120 \mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/START_TX ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_419 ( input B1, A1, A0, DI0, 
    CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_0_0[0] ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_RNO ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_SLICE_428 ( input D1, C1, B1, A1, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40156 \mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40154 \mcuResourcesInst/UARTInst/TX_COMPLETE_R_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/TX_COMPLETE_R ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_429 ( input D1, C1, B1, A1, 
    C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40157 
    \mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBIOM ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_1_sqmuxa_0_a2 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Done ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h444C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_430 ( input D1, C1, B1, A1, 
    C0, B0, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40158 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[1] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[0] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[1] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6060) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_431 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40160 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5[2] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index[2] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_432 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[1] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[0] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[1] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_433 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[3] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[2] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[3] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[2] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_434 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[5] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[4] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[5] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[4] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_435 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[7] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[6] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[7] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[6] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_436 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[9] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[8] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[9] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[8] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_437 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[11] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[10] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[11] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[10] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_438 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[13] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[12] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[13] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[12] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_439 ( input B1, A1, B0, A0, 
    DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[15] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_8[14] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[15] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count[14] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_440 ( input D1, C1, B1, A1, 
    B0, A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40162 \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m11 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m7 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[1] ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[0] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h010C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_441 ( input C1, B1, A1, D0, 
    C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40090 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_1_sqmuxa_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main[2] ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_442 ( input B1, A1, D0, C0, 
    B0, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40136 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[1] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[0] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[1] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_443 ( input D1, C1, B1, A1, 
    C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40165 
    \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_3_RNIVP1U[0] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index_RNO[2] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \mcuResourcesInst/UARTInst/uartTxInst/r_Bit_Index[2] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_444 ( input C1, B1, A1, D0, 
    C0, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40167 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_RNO[1] ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0[0] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[1] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB4B4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_450 ( input B1, A1, B0, 
    A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS[2] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS[1] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[2] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[1] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_451 ( input B1, A1, B0, 
    A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS[4] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS_0_a2[3] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[4] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[3] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_452 ( input B1, A1, B0, 
    A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS[6] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS[5] ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[6] ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[5] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_453 ( input D1, C1, B1, 
    A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40169 \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0_a2_RNO[0] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG_RNO[7] ( 
    .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG[7] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_458 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40170 \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0_a2[0] ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \mcuResourcesInst/interruptMaskRegisterInst/un34_PRI_0[0] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/PRI_REG[0] ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0302) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_interruptMaskRegisterInst_DOUT_1_2__SLICE_459 ( input 
    C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459_K1_H1 
         , 
         \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/GATE_H0 
         ;

  lut40141 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/GATE_H0 )
    );
  selmux2 
    \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459_K0K1MUX ( 
    .D0(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459/mcuResourcesInst/interruptMaskRegisterInst/DOUT_1[2]/SLICE_459_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_o_TX_Serial_2_6_SLICE_460 ( input 
    C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/GATE_H0 
         ;

  lut40094 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/GATE_H0 )
    );
  selmux2 
    \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_K0K1MUX ( 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 
    \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_6/SLICE_460_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_o_TX_Serial_2_3_SLICE_461 ( input 
    C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/GATE_H0 
         ;

  lut40094 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/GATE_H0 )
    );
  selmux2 
    \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461_K0K1MUX ( 
    .D0(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461/mcuResourcesInst/UARTInst/uartTxInst/o_TX_Serial_2_3/SLICE_461_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_r_SM_Main_8_1_0__m6_SLICE_462 ( 
    input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462_K1_H1 
         , 
         \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/GATE_H0 
         ;

  lut40173 
    \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/GATE_H0 )
    );
  selmux2 
    \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462_K0K1MUX 
    ( 
    .D0(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462/mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m6/SLICE_462_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6767) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A3A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_RAMInst_mux_0_MUX41A_MUX21_SLICE_463 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463/mcuResourcesInst/RAMInst/mux_0/MUX41A/MUX21/SLICE_463_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_RAMInst_mux_0_MUX41B_MUX21_SLICE_464 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464/mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_0/MUX41B/MUX21/SLICE_464_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_15_MUX41A_MUX21_SLICE_465 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465/mcuResourcesInst/RAMInst/mux_15/MUX41A/MUX21/SLICE_465_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_15_MUX41B_MUX21_SLICE_466 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466/mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_15/MUX41B/MUX21/SLICE_466_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_14_MUX41A_MUX21_SLICE_467 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467/mcuResourcesInst/RAMInst/mux_14/MUX41A/MUX21/SLICE_467_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_14_MUX41B_MUX21_SLICE_468 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468/mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_14/MUX41B/MUX21/SLICE_468_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_13_MUX41A_MUX21_SLICE_469 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469/mcuResourcesInst/RAMInst/mux_13/MUX41A/MUX21/SLICE_469_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_13_MUX41B_MUX21_SLICE_470 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470/mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_13/MUX41B/MUX21/SLICE_470_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_12_MUX41A_MUX21_SLICE_471 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471/mcuResourcesInst/RAMInst/mux_12/MUX41A/MUX21/SLICE_471_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_12_MUX41B_MUX21_SLICE_472 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472/mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_12/MUX41B/MUX21/SLICE_472_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_11_MUX41A_MUX21_SLICE_473 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473/mcuResourcesInst/RAMInst/mux_11/MUX41A/MUX21/SLICE_473_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_11_MUX41B_MUX21_SLICE_474 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474/mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_11/MUX41B/MUX21/SLICE_474_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_10_MUX41A_MUX21_SLICE_475 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475/mcuResourcesInst/RAMInst/mux_10/MUX41A/MUX21/SLICE_475_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_10_MUX41B_MUX21_SLICE_476 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476/mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_10/MUX41B/MUX21/SLICE_476_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_9_MUX41A_MUX21_SLICE_477 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477/mcuResourcesInst/RAMInst/mux_9/MUX41A/MUX21/SLICE_477_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_9_MUX41B_MUX21_SLICE_478 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478/mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_9/MUX41B/MUX21/SLICE_478_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_8_MUX41A_MUX21_SLICE_479 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479/mcuResourcesInst/RAMInst/mux_8/MUX41A/MUX21/SLICE_479_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_8_MUX41B_MUX21_SLICE_480 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480/mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_8/MUX41B/MUX21/SLICE_480_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_7_MUX41A_MUX21_SLICE_481 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481/mcuResourcesInst/RAMInst/mux_7/MUX41A/MUX21/SLICE_481_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_7_MUX41B_MUX21_SLICE_482 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482/mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_7/MUX41B/MUX21/SLICE_482_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_6_MUX41A_MUX21_SLICE_483 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483/mcuResourcesInst/RAMInst/mux_6/MUX41A/MUX21/SLICE_483_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_6_MUX41B_MUX21_SLICE_484 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484/mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_6/MUX41B/MUX21/SLICE_484_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_5_MUX41A_MUX21_SLICE_485 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485/mcuResourcesInst/RAMInst/mux_5/MUX41A/MUX21/SLICE_485_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_5_MUX41B_MUX21_SLICE_486 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486/mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_5/MUX41B/MUX21/SLICE_486_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_4_MUX41A_MUX21_SLICE_487 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487/mcuResourcesInst/RAMInst/mux_4/MUX41A/MUX21/SLICE_487_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_4_MUX41B_MUX21_SLICE_488 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488/mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_4/MUX41B/MUX21/SLICE_488_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_3_MUX41A_MUX21_SLICE_489 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489/mcuResourcesInst/RAMInst/mux_3/MUX41A/MUX21/SLICE_489_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_3_MUX41B_MUX21_SLICE_490 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490/mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_3/MUX41B/MUX21/SLICE_490_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_2_MUX41A_MUX21_SLICE_491 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491/mcuResourcesInst/RAMInst/mux_2/MUX41A/MUX21/SLICE_491_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_2_MUX41B_MUX21_SLICE_492 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492/mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_2/MUX41B/MUX21/SLICE_492_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_1_MUX41A_MUX21_SLICE_493 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493/mcuResourcesInst/RAMInst/mux_1/MUX41A/MUX21/SLICE_493_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_mux_1_MUX41B_MUX21_SLICE_494 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_K1_H1 
         , 
         \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/GATE_H0 
         ;

  lut40175 \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_K0K1MUX ( 
    .D0(\mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494/mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/RAMInst/mux_1/MUX41B/MUX21/SLICE_494_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_CPU_DIN_2_RNIBHC39_10__SLICE_495 ( 
    input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495_K1_H1 
         , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/GATE_H0 
         ;

  lut40177 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/GATE_H0 )
    );
  selmux2 
    \mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495_K0K1MUX 
    ( 
    .D0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495/mcuResourcesInst/memoryMapperInst/CPU_DIN_2_RNIBHC39[10]/SLICE_495_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1B1B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h775F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_UART_MAP_6_3_RNI8SD85_SLICE_496 ( 
    input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496_K1_H1 
         , GNDI, 
         \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/GATE_H0 
         ;

  lut40179 
    \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496_K1_H1 )
    );
  lut40141 \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496_K0K1MUX 
    ( 
    .D0(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496/mcuResourcesInst/memoryMapperInst/UART_MAP_6_3_RNI8SD85/SLICE_496_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_CPU_DIN_3_15__SLICE_497 ( input C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497_K1_H1 
         , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/GATE_H0 
         ;

  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497_K0K1MUX 
    ( 
    .D0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[15]/SLICE_497_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_CPU_DIN_3_2__SLICE_498 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498_K1_H1 
         , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/GATE_H0 
         ;

  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498_K0K1MUX ( 
    .D0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[2]/SLICE_498_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_CPU_DIN_3_1__SLICE_499 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499_K1_H1 
         , 
         \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/GATE_H0 
         ;

  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/GATE_H0 )
    );
  selmux2 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499_K0K1MUX ( 
    .D0(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/GATE_H0 )
    , 
    .D1(\mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499/mcuResourcesInst/memoryMapperInst/CPU_DIN_3[1]/SLICE_499_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_opxMultiplexerInst_REGB_EN_3_SLICE_500 ( input C1, B1, A1, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500_K1_H1 
         , 
         \coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/GATE_H0 
         ;

  lut40141 \coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \coreInst/opxMultiplexerInst/REGB_EN_3/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/GATE_H0 )
    );
  selmux2 \coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500_K0K1MUX ( 
    .D0(\coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/GATE_H0 )
    , 
    .D1(\coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500/coreInst/opxMultiplexerInst/REGB_EN_3/SLICE_500_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_REGA_WEN_3_SLICE_501 ( input C1, B1, A1, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501_K1_H1 
         , 
         \coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/GATE_H0 
         ;

  lut40141 \coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \coreInst/opxMultiplexerInst/REGA_WEN_3/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/GATE_H0 )
    );
  selmux2 \coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501_K0K1MUX ( 
    .D0(\coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/GATE_H0 )
    , 
    .D1(\coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501/coreInst/opxMultiplexerInst/REGA_WEN_3/SLICE_501_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_REGA_EN_3_SLICE_502 ( input C1, B1, A1, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502_K1_H1 
         , 
         \coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/GATE_H0 
         ;

  lut40141 \coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \coreInst/opxMultiplexerInst/REGA_EN_3/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/GATE_H0 )
    );
  selmux2 \coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502_K0K1MUX ( 
    .D0(\coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/GATE_H0 )
    , 
    .D1(\coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502/coreInst/opxMultiplexerInst/REGA_EN_3/SLICE_502_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_jumpGroupDecoderInst_CC_3_SLICE_503 ( input C1, B1, A1, C0, B0, 
    A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/SLICE_503_K1_H1 
         , 
         \coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/GATE_H0 
         ;

  lut40094 \coreInst/jumpGroupDecoderInst/CC_3/SLICE_503_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/SLICE_503_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/jumpGroupDecoderInst/CC_3/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), 
    .Z(\coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/GATE_H0 )
    );
  selmux2 \coreInst/jumpGroupDecoderInst/CC_3/SLICE_503_K0K1MUX ( 
    .D0(\coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/GATE_H0 )
    , 
    .D1(\coreInst/jumpGroupDecoderInst/CC_3/SLICE_503/coreInst/jumpGroupDecoderInst/CC_3/SLICE_503_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_ARGA_0_iv_0_3_0_1__SLICE_504 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504_K1_H1 
         , 
         \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/GATE_H0 
         ;

  lut40181 \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/GATE_H0 )
    );
  selmux2 \coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504/coreInst/programCounterInst/ARGA_0_iv_0_3_0[1]/SLICE_504_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_ARGA_m9_i_m3_SLICE_505 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505_K1_H1 
         , GNDI, 
         \coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/GATE_H0 
         ;

  lut40183 \coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505_K1_H1 )
    );
  lut40176 \coreInst/programCounterInst/ARGA_m9_i_m3/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505_K0K1MUX ( 
    .D0(\coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/GATE_H0 )
    , 
    .D1(\coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505/coreInst/programCounterInst/ARGA_m9_i_m3/SLICE_505_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_ADDR_BUF_0_6__SLICE_506 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/GATE_H0 
         ;

  lut40184 \coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506_K1_H1 )
    );
  lut40185 \coreInst/busControllerInst/ADDR_BUF_0[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506/coreInst/busControllerInst/ADDR_BUF_0[6]/SLICE_506_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_ADDR_BUF_3_d_2_12__SLICE_507 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/GATE_H0 
         ;

  lut40141 \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507/coreInst/busControllerInst/ADDR_BUF_3_d_2[12]/SLICE_507_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_ADDR_BUF_RNO_0_5__SLICE_508 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/GATE_H0 
         ;

  lut40187 \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508/coreInst/busControllerInst/ADDR_BUF_RNO_0[5]/SLICE_508_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2727) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_ADDR_BUF_3_d_0_13__SLICE_509 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/GATE_H0 
         ;

  lut40095 \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509/coreInst/busControllerInst/ADDR_BUF_3_d_0[13]/SLICE_509_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_ADDR_BUF_RNO_0_4__SLICE_510 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/GATE_H0 
         ;

  lut40187 \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510/coreInst/busControllerInst/ADDR_BUF_RNO_0[4]/SLICE_510_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_ADDR_BUF_3_d_0_9__SLICE_511 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/GATE_H0 
         ;

  lut40095 \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511/coreInst/busControllerInst/ADDR_BUF_3_d_0[9]/SLICE_511_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_ADDR_BUF_3_3__SLICE_512 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/GATE_H0 
         ;

  lut40094 \coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \coreInst/busControllerInst/ADDR_BUF_3[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512/coreInst/busControllerInst/ADDR_BUF_3[3]/SLICE_512_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E4E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_ADDR_BUF_3_2__SLICE_513 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513_K1_H1 
         , 
         \coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/GATE_H0 
         ;

  lut40094 \coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \coreInst/busControllerInst/ADDR_BUF_3[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/GATE_H0 )
    );
  selmux2 \coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513_K0K1MUX ( 
    .D0(\coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/GATE_H0 )
    , 
    .D1(\coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513/coreInst/busControllerInst/ADDR_BUF_3[2]/SLICE_513_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_DINA_3_RNO_4__SLICE_514 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514_K1_H1 
         , 
         \coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/GATE_H0 
         ;

  lut40190 \coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \coreInst/registerFileInst/DINA_3_RNO[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/GATE_H0 )
    );
  selmux2 \coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514/coreInst/registerFileInst/DINA_3_RNO[4]/SLICE_514_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5353) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3535) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_regs_registers_0_0_1_RNO_3_SLICE_515 ( input 
    D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515_K1_H1 
         , GNDI, 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/GATE_H0 
         ;

  lut40192 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515_K1_H1 )
    );
  lut40193 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515/coreInst/registerFileInst/regs/registers_0_0_1_RNO_3/SLICE_515_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD5D5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_regs_registers_0_0_1_RNO_4_SLICE_516 ( input 
    C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516_K1_H1 
         , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/GATE_H0 
         ;

  lut40194 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/GATE ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/GATE_H0 )
    );
  selmux2 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516/coreInst/registerFileInst/regs/registers_0_0_1_RNO_4/SLICE_516_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4747) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_regs_registers_0_0_1_RNO_2_SLICE_517 ( input 
    C1, B1, A1, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517_K1_H1 
         , 
         \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/GATE_H0 
         ;

  lut40194 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517_K1 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/GATE ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/GATE_H0 )
    );
  selmux2 
    \coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517/coreInst/registerFileInst/regs/registers_0_0_1_RNO_2/SLICE_517_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_DINA_0__SLICE_518 ( input C1, B1, A1, C0, B0, 
    A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/SLICE_518_K1_H1 
         , 
         \coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/GATE_H0 
         ;

  lut40176 \coreInst/registerFileInst/DINA[0]/SLICE_518_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/SLICE_518_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \coreInst/registerFileInst/DINA[0]/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/GATE_H0 )
    );
  selmux2 \coreInst/registerFileInst/DINA[0]/SLICE_518_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/DINA[0]/SLICE_518/coreInst/registerFileInst/DINA[0]/SLICE_518_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_DINA_3_RNO_7__SLICE_519 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519_K1_H1 
         , 
         \coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/GATE_H0 
         ;

  lut40190 \coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \coreInst/registerFileInst/DINA_3_RNO[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/GATE_H0 )
    );
  selmux2 \coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519/coreInst/registerFileInst/DINA_3_RNO[7]/SLICE_519_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_DINA_3_RNO_6__SLICE_520 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520_K1_H1 
         , 
         \coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/GATE_H0 
         ;

  lut40190 \coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \coreInst/registerFileInst/DINA_3_RNO[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/GATE_H0 )
    );
  selmux2 \coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520/coreInst/registerFileInst/DINA_3_RNO[6]/SLICE_520_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_DINA_3_RNO_5__SLICE_521 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521_K1_H1 
         , 
         \coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/GATE_H0 
         ;

  lut40191 \coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \coreInst/registerFileInst/DINA_3_RNO[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/GATE_H0 )
    );
  selmux2 \coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521_K0K1MUX ( 
    .D0(\coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/GATE_H0 )
    , 
    .D1(\coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521/coreInst/registerFileInst/DINA_3_RNO[5]/SLICE_521_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_muxA_ALUA_DATA_1__SLICE_522 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522_K1_H1 
         , 
         \coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/GATE_H0 
         ;

  lut40196 \coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522_K1_H1 )
    );
  lut40197 \coreInst/fullALUInst/muxA/ALUA_DATA[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522/coreInst/fullALUInst/muxA/ALUA_DATA[1]/SLICE_522_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_PARITY_2_0_SLICE_523 ( input B1, A1, C0, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/GATE_H0 
         ;

  lut40198 \coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523_K1 ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \coreInst/fullALUInst/aluInst/PARITY_2_0/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523/coreInst/fullALUInst/aluInst/PARITY_2_0/SLICE_523_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_PARITY_2_12_SLICE_524 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/GATE_H0 
         ;

  lut40184 \coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524_K1_H1 )
    );
  lut40184 \coreInst/fullALUInst/aluInst/PARITY_2_12/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524/coreInst/fullALUInst/aluInst/PARITY_2_12/SLICE_524_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_7__SLICE_525 ( input C1, B1, A1, 
    D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/GATE_H0 
         ;

  lut40189 \coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \coreInst/fullALUInst/aluInst/RESULT_13[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525/coreInst/fullALUInst/aluInst/RESULT_13[7]/SLICE_525_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_14_d_13__SLICE_526 ( input B1, A1, 
    D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/GATE_H0 
         ;

  lut40201 \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526_K1 ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526/coreInst/fullALUInst/aluInst/RESULT_14_d[13]/SLICE_526_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_PARITY_0_SLICE_527 ( input C1, B1, A1, B0, 
    A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/GATE_H0 
         ;

  lut40203 \coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \coreInst/fullALUInst/aluInst/PARITY_0/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527/coreInst/fullALUInst/aluInst/PARITY_0/SLICE_527_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2424) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_16_11__SLICE_528 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_16[11]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528/coreInst/fullALUInst/aluInst/RESULT_16[11]/SLICE_528_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_16_13__SLICE_529 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/GATE_H0 
         ;

  lut40204 \coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529_K1_H1 )
    );
  lut40095 \coreInst/fullALUInst/aluInst/RESULT_16[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529/coreInst/fullALUInst/aluInst/RESULT_16[13]/SLICE_529_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_15_0__SLICE_530 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/GATE_H0 
         ;

  lut40205 \coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530_K1_H1 )
    );
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_15[0]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530/coreInst/fullALUInst/aluInst/RESULT_15[0]/SLICE_530_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF690) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_RNIK1GL_14__SLICE_531 ( input C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/GATE_H0 
         ;

  lut40187 \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/GATE_H0 )
    );
  selmux2 
    \coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531/coreInst/fullALUInst/aluInst/RESULT_13_RNIK1GL[14]/SLICE_531_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_16_9__SLICE_532 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/RESULT_16[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532/coreInst/fullALUInst/aluInst/RESULT_16[9]/SLICE_532_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_15_d_15__SLICE_533 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533/coreInst/fullALUInst/aluInst/RESULT_15_d[15]/SLICE_533_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_14_d_11__SLICE_534 ( input D1, C1, 
    B1, A1, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/GATE_H0 
         ;

  lut40206 \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534_K1_H1 )
    );
  lut40201 \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534/coreInst/fullALUInst/aluInst/RESULT_14_d[11]/SLICE_534_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_6__SLICE_535 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/GATE_H0 
         ;

  lut40207 \coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535_K1_H1 )
    );
  lut40200 \coreInst/fullALUInst/aluInst/RESULT_13[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535/coreInst/fullALUInst/aluInst/RESULT_13[6]/SLICE_535_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_5__SLICE_536 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/GATE_H0 
         ;

  lut40207 \coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536_K1_H1 )
    );
  lut40200 \coreInst/fullALUInst/aluInst/RESULT_13[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536/coreInst/fullALUInst/aluInst/RESULT_13[5]/SLICE_536_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_4__SLICE_537 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/GATE_H0 
         ;

  lut40207 \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_K1_H1 )
    );
  lut40200 \coreInst/fullALUInst/aluInst/RESULT_13[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537/coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[4]/SLICE_537_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_8__SLICE_538 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/GATE_H0 
         ;

  lut40208 \coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538_K1_H1 )
    );
  lut40209 \coreInst/fullALUInst/aluInst/RESULT_13[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538/coreInst/fullALUInst/aluInst/RESULT_13[8]/SLICE_538_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_9__SLICE_539 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/GATE_H0 
         ;

  lut40208 \coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539_K1_H1 )
    );
  lut40209 \coreInst/fullALUInst/aluInst/RESULT_13[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539/coreInst/fullALUInst/aluInst/RESULT_13[9]/SLICE_539_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_12__SLICE_540 ( input C1, B1, A1, 
    D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/GATE_H0 
         ;

  lut40176 \coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \coreInst/fullALUInst/aluInst/RESULT_13[12]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540/coreInst/fullALUInst/aluInst/RESULT_13[12]/SLICE_540_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_14__SLICE_541 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/GATE_H0 
         ;

  lut40207 \coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541_K1_H1 )
    );
  lut40209 \coreInst/fullALUInst/aluInst/RESULT_13[14]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541/coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_541_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_13_15__SLICE_542 ( input C1, B1, A1, 
    D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/GATE_H0 
         ;

  lut40189 \coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \coreInst/fullALUInst/aluInst/RESULT_13[15]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542/coreInst/fullALUInst/aluInst/RESULT_13[15]/SLICE_542_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_12_0_3__SLICE_543 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/GATE_H0 
         ;

  lut40210 \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543_K1_H1 )
    );
  lut40211 \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543/coreInst/fullALUInst/aluInst/RESULT_12_0[3]/SLICE_543_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_7_0_14__SLICE_544 ( input C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/GATE_H0 
         ;

  lut40177 \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544/coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_7_0[14]/SLICE_544_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_7_0_0__SLICE_545 ( input D1, C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/GATE_H0 
         ;

  lut40212 \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_K1_H1 )
    );
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545/coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_7_0[0]/SLICE_545_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7D28) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_15__SLICE_546 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/GATE_H0 
         ;

  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_K1_H1 )
    );
  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546/coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[15]/SLICE_546_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEB41) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_1__SLICE_547 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/GATE_H0 
         ;

  lut40215 \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547/coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[1]/SLICE_547_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBE14) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_8__SLICE_548 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548/coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[8]/SLICE_548_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_12__SLICE_549 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549/coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[12]/SLICE_549_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_4__SLICE_550 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/GATE_H0 
         ;

  lut40215 \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550/coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[4]/SLICE_550_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_6__SLICE_551 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551/coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[6]/SLICE_551_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_7__SLICE_552 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552/coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[7]/SLICE_552_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_10__SLICE_553 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/GATE_H0 
         ;

  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_K1_H1 )
    );
  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553/coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[10]/SLICE_553_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_11__SLICE_554 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554/coreInst/fullALUInst/aluInst/RESULT_6_0[11]/SLICE_554_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_13__SLICE_555 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/GATE_H0 
         ;

  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_K1_H1 )
    );
  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555/coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[13]/SLICE_555_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_8__SLICE_556 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556/coreInst/fullALUInst/aluInst/RESULT_10_0[8]/SLICE_556_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h048C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_9__SLICE_557 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557/coreInst/fullALUInst/aluInst/RESULT_10_0[9]/SLICE_557_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_11__SLICE_558 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558/coreInst/fullALUInst/aluInst/RESULT_10_0[11]/SLICE_558_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_12__SLICE_559 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559/coreInst/fullALUInst/aluInst/RESULT_10_0[12]/SLICE_559_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_13__SLICE_560 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560_K1_H1 )
    );
  lut40179 \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560/coreInst/fullALUInst/aluInst/RESULT_10_0[13]/SLICE_560_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_13__SLICE_561 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561_K1_H1 )
    );
  lut40218 \coreInst/fullALUInst/aluInst/RESULT_3[13]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561/coreInst/fullALUInst/aluInst/RESULT_3[13]/SLICE_561_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBF1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F07) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_12__SLICE_562 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[12]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562/coreInst/fullALUInst/aluInst/RESULT_3[12]/SLICE_562_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB1B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_11__SLICE_563 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[11]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563/coreInst/fullALUInst/aluInst/RESULT_3[11]/SLICE_563_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_10__SLICE_564 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[10]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564/coreInst/fullALUInst/aluInst/RESULT_3[10]/SLICE_564_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_9__SLICE_565 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565_K1_H1 )
    );
  lut40220 \coreInst/fullALUInst/aluInst/RESULT_3[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565/coreInst/fullALUInst/aluInst/RESULT_3[9]/SLICE_565_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1B11) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_8__SLICE_566 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[8]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566/coreInst/fullALUInst/aluInst/RESULT_3[8]/SLICE_566_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_1__SLICE_567 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/GATE_H0 
         ;

  lut40221 \coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567_K1_H1 )
    );
  lut40186 \coreInst/fullALUInst/aluInst/RESULT_3[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567/coreInst/fullALUInst/aluInst/RESULT_3[1]/SLICE_567_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE32) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_2__SLICE_568 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/GATE_H0 
         ;

  lut40221 \coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568_K1_H1 )
    );
  lut40186 \coreInst/fullALUInst/aluInst/RESULT_3[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568/coreInst/fullALUInst/aluInst/RESULT_3[2]/SLICE_568_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_3__SLICE_569 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569/coreInst/fullALUInst/aluInst/RESULT_3[3]/SLICE_569_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_4__SLICE_570 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/GATE_H0 
         ;

  lut40222 \coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570_K1_H1 )
    );
  lut40186 \coreInst/fullALUInst/aluInst/RESULT_3[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570/coreInst/fullALUInst/aluInst/RESULT_3[4]/SLICE_570_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_5__SLICE_571 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/GATE_H0 
         ;

  lut40223 \coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571/coreInst/fullALUInst/aluInst/RESULT_3[5]/SLICE_571_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB51) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_6__SLICE_572 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572/coreInst/fullALUInst/aluInst/RESULT_3[6]/SLICE_572_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_7__SLICE_573 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/GATE_H0 
         ;

  lut40217 \coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573_K1_H1 )
    );
  lut40219 \coreInst/fullALUInst/aluInst/RESULT_3[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573/coreInst/fullALUInst/aluInst/RESULT_3[7]/SLICE_573_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_3__SLICE_574 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574/coreInst/fullALUInst/aluInst/RESULT_10_0[3]/SLICE_574_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_4__SLICE_575 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/GATE_H0 
         ;

  lut40224 \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575/coreInst/fullALUInst/aluInst/RESULT_10_0[4]/SLICE_575_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_5__SLICE_576 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/GATE_H0 
         ;

  lut40225 \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576/coreInst/fullALUInst/aluInst/RESULT_10_0[5]/SLICE_576_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB0B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_6__SLICE_577 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577/coreInst/fullALUInst/aluInst/RESULT_10_0[6]/SLICE_577_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_7__SLICE_578 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578/coreInst/fullALUInst/aluInst/RESULT_10_0[7]/SLICE_578_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_2__SLICE_579 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/GATE_H0 
         ;

  lut40215 \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579/coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[2]/SLICE_579_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_3__SLICE_580 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580/coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[3]/SLICE_580_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_5__SLICE_581 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_K1_H1 )
    );
  lut40213 \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581/coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[5]/SLICE_581_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_6_0_9__SLICE_582 ( input D1, C1, B1, 
    A1, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/GATE_H0 
         ;

  lut40214 \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582/coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_6_0[9]/SLICE_582_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_4_0__SLICE_583 ( input D1, C1, B1, 
    A1, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/GATE_H0 
         ;

  lut40226 \coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583_K1_H1 )
    );
  lut40227 \coreInst/fullALUInst/aluInst/RESULT_4[0]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583/coreInst/fullALUInst/aluInst/RESULT_4[0]/SLICE_583_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_8_0_0__SLICE_584 ( input C1, B1, A1, 
    B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/GATE_H0 
         ;

  lut40095 \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584/coreInst/fullALUInst/aluInst/RESULT_8_0[0]/SLICE_584_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_11_0_2__SLICE_585 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/GATE_H0 
         ;

  lut40228 \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585_K1_H1 )
    );
  lut40229 \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585/coreInst/fullALUInst/aluInst/RESULT_11_0[2]/SLICE_585_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_11_0_4__SLICE_586 ( input D1, C1, 
    B1, A1, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/GATE_H0 
         ;

  lut40228 \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586_K1_H1 )
    );
  lut40227 \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586/coreInst/fullALUInst/aluInst/RESULT_11_0[4]/SLICE_586_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_9_2__SLICE_587 ( input D1, C1, B1, 
    A1, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/GATE_H0 
         ;

  lut40230 \coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587_K1_H1 )
    );
  lut40201 \coreInst/fullALUInst/aluInst/RESULT_9[2]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587/coreInst/fullALUInst/aluInst/RESULT_9[2]/SLICE_587_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_9_1__SLICE_588 ( input D1, C1, B1, 
    A1, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/GATE_H0 
         ;

  lut40230 \coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588_K1_H1 )
    );
  lut40201 \coreInst/fullALUInst/aluInst/RESULT_9[1]/GATE ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588/coreInst/fullALUInst/aluInst/RESULT_9[1]/SLICE_588_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_3_15__SLICE_589 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/GATE_H0 
         ;

  lut40213 \coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589_K1_H1 )
    );
  lut40231 \coreInst/fullALUInst/aluInst/RESULT_3[15]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589/coreInst/fullALUInst/aluInst/RESULT_3[15]/SLICE_589_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D8D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_67_SLICE_590 ( input C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \coreInst/fullALUInst/aluInst/un38_RESULT_67/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590/coreInst/fullALUInst/aluInst/un38_RESULT_67/SLICE_590_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3120) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_42_SLICE_591 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/GATE_H0 
         ;

  lut40233 \coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_42/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591/coreInst/fullALUInst/aluInst/un38_RESULT_42/SLICE_591_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_45_SLICE_592 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_45/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592/coreInst/fullALUInst/aluInst/un38_RESULT_45/SLICE_592_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_44_SLICE_593 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_44/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593/coreInst/fullALUInst/aluInst/un53_RESULT_44/SLICE_593_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_42_SLICE_594 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_42/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594/coreInst/fullALUInst/aluInst/un53_RESULT_42/SLICE_594_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_19_SLICE_595 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_19/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595/coreInst/fullALUInst/aluInst/RESULT_10_19/SLICE_595_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_37_SLICE_596 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_37/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596/coreInst/fullALUInst/aluInst/RESULT_10_37/SLICE_596_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_47_SLICE_597 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_47/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597/coreInst/fullALUInst/aluInst/un53_RESULT_47/SLICE_597_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_54_SLICE_598 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/un38_RESULT_54/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598/coreInst/fullALUInst/aluInst/un38_RESULT_54/SLICE_598_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_52_SLICE_599 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_52/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599/coreInst/fullALUInst/aluInst/un38_RESULT_52/SLICE_599_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_51_SLICE_600 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_51/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600/coreInst/fullALUInst/aluInst/un53_RESULT_51/SLICE_600_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_50_SLICE_601 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_50/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601/coreInst/fullALUInst/aluInst/un53_RESULT_50/SLICE_601_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_28_SLICE_602 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_28/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602/coreInst/fullALUInst/aluInst/un38_RESULT_28/SLICE_602_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_26_SLICE_603 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/GATE_H0 
         ;

  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \coreInst/fullALUInst/aluInst/un38_RESULT_26/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603/coreInst/fullALUInst/aluInst/un38_RESULT_26/SLICE_603_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_21_SLICE_604 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_10_21/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604/coreInst/fullALUInst/aluInst/RESULT_10_21/SLICE_604_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un38_RESULT_35_SLICE_605 ( input D1, C1, 
    B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/GATE_H0 
         ;

  lut40232 \coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605_K1_H1 )
    );
  lut40235 \coreInst/fullALUInst/aluInst/un38_RESULT_35/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605/coreInst/fullALUInst/aluInst/un38_RESULT_35/SLICE_605_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_28_SLICE_606 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/GATE_H0 
         ;

  lut40236 \coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606_K1_H1 )
    );
  lut40237 \coreInst/fullALUInst/aluInst/RESULT_10_28/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606/coreInst/fullALUInst/aluInst/RESULT_10_28/SLICE_606_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3210) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_27_SLICE_607 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/GATE_H0 
         ;

  lut40236 \coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607_K1_H1 )
    );
  lut40237 \coreInst/fullALUInst/aluInst/RESULT_10_27/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607/coreInst/fullALUInst/aluInst/RESULT_10_27/SLICE_607_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_30_SLICE_608 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/GATE_H0 
         ;

  lut40236 \coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608_K1_H1 )
    );
  lut40237 \coreInst/fullALUInst/aluInst/RESULT_10_30/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608/coreInst/fullALUInst/aluInst/RESULT_10_30/SLICE_608_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_26_SLICE_609 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/GATE_H0 
         ;

  lut40236 \coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609_K1_H1 )
    );
  lut40237 \coreInst/fullALUInst/aluInst/RESULT_10_26/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609/coreInst/fullALUInst/aluInst/RESULT_10_26/SLICE_609_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_48_SLICE_610 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_48/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610/coreInst/fullALUInst/aluInst/un53_RESULT_48/SLICE_610_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_46_SLICE_611 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_46/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611/coreInst/fullALUInst/aluInst/un53_RESULT_46/SLICE_611_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_43_SLICE_612 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/GATE_H0 
         ;

  lut40234 \coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_43/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612/coreInst/fullALUInst/aluInst/un53_RESULT_43/SLICE_612_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_un53_RESULT_40_SLICE_613 ( input C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/GATE_H0 
         ;

  lut40233 \coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \coreInst/fullALUInst/aluInst/un53_RESULT_40/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613/coreInst/fullALUInst/aluInst/un53_RESULT_40/SLICE_613_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_14_3__SLICE_614 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/GATE_H0 
         ;

  lut40238 \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_K1_H1 )
    );
  lut40239 \coreInst/fullALUInst/aluInst/RESULT_14[3]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614/coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_14[3]/SLICE_614_FXMUX ( 
    .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD580) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_RESULT_10_0_10__SLICE_615 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/GATE_H0 
         ;

  lut40216 \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615/coreInst/fullALUInst/aluInst/RESULT_10_0[10]/SLICE_615_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_14_1__SLICE_616 ( input D1, C1, B1, 
    A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/GATE_H0 
         ;

  lut40238 \coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616_K1_H1 )
    );
  lut40141 \coreInst/fullALUInst/aluInst/RESULT_14[1]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616/coreInst/fullALUInst/aluInst/RESULT_14[1]/SLICE_616_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_16_d_0_10__SLICE_617 ( input D1, C1, 
    B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   
         \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617_K1_H1 
         , GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/GATE_H0 
         ;

  lut40206 \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617_K1_H1 )
    );
  lut40095 \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/GATE ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617/coreInst/fullALUInst/aluInst/RESULT_16_d_0[10]/SLICE_617_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_RESULT_15_2__SLICE_618 ( input C1, B1, A1, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618_K1_H1 
         , 
         \coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/GATE_H0 
         ;

  lut40094 \coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618_K1 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \coreInst/fullALUInst/aluInst/RESULT_15[2]/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), 
    .Z(\coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/GATE_H0 )
    );
  selmux2 \coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618_K0K1MUX ( 
    .D0(\coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/GATE_H0 )
    , 
    .D1(\coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618/coreInst/fullALUInst/aluInst/RESULT_15[2]/SLICE_618_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_619 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/SLICE_619_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/mem_0_0_0_H0 
         ;

  lut40240 \mcuResourcesInst/ROMInst/SLICE_619_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/SLICE_619_K1_H1 )
    );
  lut40241 \mcuResourcesInst/ROMInst/mem_0_0_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/mem_0_0_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_619_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/mem_0_0_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_619/mcuResourcesInst/ROMInst/SLICE_619_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0544) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_620 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_620/mcuResourcesInst/ROMInst/mem_0_0_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_0_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_620/mcuResourcesInst/ROMInst/mem_0_0_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_620_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_620/mcuResourcesInst/ROMInst/mem_0_0_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_620_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux20243 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/SLICE_621_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/mem_0_15_0_H0 
         ;

  lut40244 \mcuResourcesInst/ROMInst/SLICE_621_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/SLICE_621_K1_H1 )
    );
  lut40245 \mcuResourcesInst/ROMInst/mem_0_15_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/mem_0_15_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_621_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/mem_0_15_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_621/mcuResourcesInst/ROMInst/SLICE_621_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h551E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC919) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_622 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_622/mcuResourcesInst/ROMInst/mem_0_15_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_15_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_622/mcuResourcesInst/ROMInst/mem_0_15_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_622_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_622/mcuResourcesInst/ROMInst/mem_0_15_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_622_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/SLICE_623_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/mem_0_14_0_H0 
         ;

  lut40246 \mcuResourcesInst/ROMInst/SLICE_623_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/SLICE_623_K1_H1 )
    );
  lut40247 \mcuResourcesInst/ROMInst/mem_0_14_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/mem_0_14_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_623_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/mem_0_14_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_623/mcuResourcesInst/ROMInst/SLICE_623_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h455D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_624 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_624/mcuResourcesInst/ROMInst/mem_0_14_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_14_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_624/mcuResourcesInst/ROMInst/mem_0_14_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_624_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_624/mcuResourcesInst/ROMInst/mem_0_14_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_624_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_625 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/SLICE_625_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/mem_0_13_0_H0 
         ;

  lut40248 \mcuResourcesInst/ROMInst/SLICE_625_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/SLICE_625_K1_H1 )
    );
  lut40249 \mcuResourcesInst/ROMInst/mem_0_13_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/mem_0_13_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_625_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/mem_0_13_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_625/mcuResourcesInst/ROMInst/SLICE_625_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5108) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_626 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_626/mcuResourcesInst/ROMInst/mem_0_13_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_13_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_626/mcuResourcesInst/ROMInst/mem_0_13_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_626_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_626/mcuResourcesInst/ROMInst/mem_0_13_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_626_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/SLICE_627_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/mem_0_12_0_H0 
         ;

  lut40250 \mcuResourcesInst/ROMInst/SLICE_627_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/SLICE_627_K1_H1 )
    );
  lut40251 \mcuResourcesInst/ROMInst/mem_0_12_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/mem_0_12_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_627_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/mem_0_12_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_627/mcuResourcesInst/ROMInst/SLICE_627_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5048) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8828) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_628 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_628/mcuResourcesInst/ROMInst/mem_0_12_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_12_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_628/mcuResourcesInst/ROMInst/mem_0_12_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_628_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_628/mcuResourcesInst/ROMInst/mem_0_12_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_628_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/SLICE_629_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/mem_0_11_0_H0 
         ;

  lut40252 \mcuResourcesInst/ROMInst/SLICE_629_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/SLICE_629_K1_H1 )
    );
  lut40253 \mcuResourcesInst/ROMInst/mem_0_11_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/mem_0_11_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_629_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/mem_0_11_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_629/mcuResourcesInst/ROMInst/SLICE_629_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4508) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_630 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_630/mcuResourcesInst/ROMInst/mem_0_11_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_11_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_630/mcuResourcesInst/ROMInst/mem_0_11_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_630_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_630/mcuResourcesInst/ROMInst/mem_0_11_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_630_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_631 ( output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_631/mcuResourcesInst/ROMInst/mem_0_10_0_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_10_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_631/mcuResourcesInst/ROMInst/mem_0_10_0_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_631_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_631/mcuResourcesInst/ROMInst/mem_0_10_0_H0 )
    , .Z(OFX0));

  specify
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/SLICE_632_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/mem_0_10_1_H0 
         ;

  lut40254 \mcuResourcesInst/ROMInst/SLICE_632_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/SLICE_632_K1_H1 )
    );
  lut40255 \mcuResourcesInst/ROMInst/mem_0_10_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/mem_0_10_1_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_632_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/mem_0_10_1_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_632/mcuResourcesInst/ROMInst/SLICE_632_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_632_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_633 ( input C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/SLICE_633_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/mem_0_9_0_H0 
         ;

  lut40256 \mcuResourcesInst/ROMInst/SLICE_633_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/SLICE_633_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \mcuResourcesInst/ROMInst/mem_0_9_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/mem_0_9_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_633_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/mem_0_9_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_633/mcuResourcesInst/ROMInst/SLICE_633_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4242) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_634 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_634/mcuResourcesInst/ROMInst/mem_0_9_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_9_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_634/mcuResourcesInst/ROMInst/mem_0_9_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_634_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_634/mcuResourcesInst/ROMInst/mem_0_9_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_634_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_635 ( input C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/SLICE_635_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/mem_0_8_0_H0 
         ;

  lut40190 \mcuResourcesInst/ROMInst/SLICE_635_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/SLICE_635_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40257 \mcuResourcesInst/ROMInst/mem_0_8_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/mem_0_8_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_635_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/mem_0_8_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_635/mcuResourcesInst/ROMInst/SLICE_635_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB9B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_636 ( input M1, FXB, FXA, output OFX0, 
    OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/ROMInst/SLICE_636/mcuResourcesInst/ROMInst/mem_0_8_1_H0 
         ;

  lut40242 \mcuResourcesInst/ROMInst/mem_0_8_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_636/mcuResourcesInst/ROMInst/mem_0_8_1_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux20243 \mcuResourcesInst/ROMInst/SLICE_636_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_636/mcuResourcesInst/ROMInst/mem_0_8_1_H0 )
    , .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_636_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_637 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/SLICE_637_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/mem_0_7_0_H0 
         ;

  lut40258 \mcuResourcesInst/ROMInst/SLICE_637_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/SLICE_637_K1_H1 )
    );
  lut40259 \mcuResourcesInst/ROMInst/mem_0_7_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/mem_0_7_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_637_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/mem_0_7_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_637/mcuResourcesInst/ROMInst/SLICE_637_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h400C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC80A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_638 ( input B1, A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_638/mcuResourcesInst/ROMInst/mem_0_7_1_H0 ;

  lut40071 \boardInst/BPIN_DBUS_1_i ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_7_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_638/mcuResourcesInst/ROMInst/mem_0_7_1_H0 ));
  selmux20243 SLICE_638_K0K1MUX( 
    .D0(\SLICE_638/mcuResourcesInst/ROMInst/mem_0_7_1_H0 ), .Z(OFX0));
  selmux2 SLICE_638_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_639 ( input C1, B1, A1, output OFX0, F1 );
  wire   GNDI, \SLICE_639/mcuResourcesInst/ROMInst/mem_0_6_0_H0 ;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_40 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_6_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_639/mcuResourcesInst/ROMInst/mem_0_6_0_H0 ));
  selmux20243 SLICE_639_K0K1MUX( 
    .D0(\SLICE_639/mcuResourcesInst/ROMInst/mem_0_6_0_H0 ), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/SLICE_640_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/mem_0_6_1_H0 
         ;

  lut40254 \mcuResourcesInst/ROMInst/SLICE_640_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/SLICE_640_K1_H1 )
    );
  lut40255 \mcuResourcesInst/ROMInst/mem_0_6_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/mem_0_6_1_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_640_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/mem_0_6_1_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_640/mcuResourcesInst/ROMInst/SLICE_640_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_640_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_641 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/SLICE_641_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/mem_0_5_0_H0 
         ;

  lut40260 \mcuResourcesInst/ROMInst/SLICE_641_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/SLICE_641_K1_H1 )
    );
  lut40261 \mcuResourcesInst/ROMInst/mem_0_5_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/mem_0_5_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_641_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/mem_0_5_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_641/mcuResourcesInst/ROMInst/SLICE_641_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4418) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE80A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_642 ( input C1, B1, A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_642/mcuResourcesInst/ROMInst/mem_0_5_1_H0 ;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_8_0[14] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_5_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_642/mcuResourcesInst/ROMInst/mem_0_5_1_H0 ));
  selmux20243 SLICE_642_K0K1MUX( 
    .D0(\SLICE_642/mcuResourcesInst/ROMInst/mem_0_5_1_H0 ), .Z(OFX0));
  selmux2 SLICE_642_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_643 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/SLICE_643_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/mem_0_4_0_H0 
         ;

  lut40260 \mcuResourcesInst/ROMInst/SLICE_643_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/SLICE_643_K1_H1 )
    );
  lut40263 \mcuResourcesInst/ROMInst/mem_0_4_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/mem_0_4_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_643_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/mem_0_4_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_643/mcuResourcesInst/ROMInst/SLICE_643_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_644 ( input A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_644/mcuResourcesInst/ROMInst/mem_0_4_1_H0 ;

  lut40155 \coreInst/registerFileInst/regs/registers_0_0_1_RNO ( .A(A1), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_4_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_644/mcuResourcesInst/ROMInst/mem_0_4_1_H0 ));
  selmux20243 SLICE_644_K0K1MUX( 
    .D0(\SLICE_644/mcuResourcesInst/ROMInst/mem_0_4_1_H0 ), .Z(OFX0));
  selmux2 SLICE_644_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/SLICE_645_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/mem_0_3_0_H0 
         ;

  lut40264 \mcuResourcesInst/ROMInst/SLICE_645_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/SLICE_645_K1_H1 )
    );
  lut40265 \mcuResourcesInst/ROMInst/mem_0_3_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/mem_0_3_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_645_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/mem_0_3_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_645/mcuResourcesInst/ROMInst/SLICE_645_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC82C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_646 ( input A1, M1, FXB, FXA, output OFX0, F1, OFX1 );
  wire   GNDI, \SLICE_646/mcuResourcesInst/ROMInst/mem_0_3_1_H0 ;

  lut40155 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_0 ( .A(A1), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_3_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_646/mcuResourcesInst/ROMInst/mem_0_3_1_H0 ));
  selmux20243 SLICE_646_K0K1MUX( 
    .D0(\SLICE_646/mcuResourcesInst/ROMInst/mem_0_3_1_H0 ), .Z(OFX0));
  selmux2 SLICE_646_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_647 ( input A1, output OFX0, F1 );
  wire   GNDI, \SLICE_647/mcuResourcesInst/ROMInst/mem_0_2_0_H0 ;

  lut40155 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_1 ( .A(A1), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_2_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(\SLICE_647/mcuResourcesInst/ROMInst/mem_0_2_0_H0 ));
  selmux20243 SLICE_647_K0K1MUX( 
    .D0(\SLICE_647/mcuResourcesInst/ROMInst/mem_0_2_0_H0 ), .Z(OFX0));

  specify
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_ROMInst_SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, FXB, FXA, output OFX0, OFX1 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/SLICE_648_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/mem_0_2_1_H0 
         ;

  lut40254 \mcuResourcesInst/ROMInst/SLICE_648_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/SLICE_648_K1_H1 )
    );
  lut40266 \mcuResourcesInst/ROMInst/mem_0_2_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/mem_0_2_1_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_648_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/mem_0_2_1_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_648/mcuResourcesInst/ROMInst/SLICE_648_K1_H1 )
    , .SD(M0), .Z(OFX0));
  selmux2 \mcuResourcesInst/ROMInst/SLICE_648_FXMUX ( .D0(FXA), .D1(FXB), 
    .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_ROMInst_SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/SLICE_649_K1_H1 
         , 
         \mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/mem_0_1_0_H0 
         ;

  lut40267 \mcuResourcesInst/ROMInst/SLICE_649_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/SLICE_649_K1_H1 )
    );
  lut40268 \mcuResourcesInst/ROMInst/mem_0_1_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/mem_0_1_0_H0 )
    );
  selmux2 \mcuResourcesInst/ROMInst/SLICE_649_K0K1MUX ( 
    .D0(\mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/mem_0_1_0_H0 )
    , 
    .D1(\mcuResourcesInst/ROMInst/SLICE_649/mcuResourcesInst/ROMInst/SLICE_649_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4014) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_650 ( input B1, A1, M1, FXB, FXA, output OFX0, 
    F1, OFX1 );
  wire   GNDI, 
         \mcuResourcesInst/SLICE_650/mcuResourcesInst/ROMInst/mem_0_1_1_H0 ;

  lut40071 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_5_RNO[2] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \mcuResourcesInst/ROMInst/mem_0_1_1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), 
    .Z(\mcuResourcesInst/SLICE_650/mcuResourcesInst/ROMInst/mem_0_1_1_H0 ));
  selmux20243 \mcuResourcesInst/SLICE_650_K0K1MUX ( 
    .D0(\mcuResourcesInst/SLICE_650/mcuResourcesInst/ROMInst/mem_0_1_1_H0 ), 
    .Z(OFX0));
  selmux2 \mcuResourcesInst/SLICE_650_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), 
    .Z(OFX1));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40269 \coreInst/fullALUInst/aluInst/PARITY_u_RNO ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \coreInst/busControllerInst/ADDR_m2_0_a3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_652 ( input D1, C1, B1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40271 \mcuResourcesInst/memoryMapperInst/g0_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40262 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG_RNI2JCF[1] ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8DAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_653 ( input C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV9 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 
    \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00DF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_654 ( input D1, C1, B1, A1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \mcuResourcesInst/memoryMapperInst/un1_RESET ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40275 \mcuResourcesInst/memoryMapperInst/BE1_f0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h73FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0707) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40106 \coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40276 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_RNIHJ6N5 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h57FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_opxMultiplexerInst_SLICE_656 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40120 \coreInst/opxMultiplexerInst/REGB_ADDRX_1[0] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \coreInst/opxMultiplexerInst/REGB_ADDRX_3[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_657 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[11] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[11] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_658 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[8] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \coreInst/busControllerInst/ADDR_BUF_3_d_RNII7QO[8] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_659 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[12] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \coreInst/busControllerInst/ADDR_BUF_3_d_2_am_RNO[12] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_660 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[15] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \coreInst/busControllerInst/ADDR_BUF_3_d_1_RNO[15] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_661 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[10] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \coreInst/busControllerInst/ADDR_BUF_3_RNO[10] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_662 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/busControllerInst/ADDR_BUF_3_d[14] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \coreInst/busControllerInst/ADDR_BUF_3_RNO[14] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_663 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40138 \coreInst/busControllerInst/ADDR_BUF_3_a3_0[6] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \coreInst/busControllerInst/ADDR_BUF_3_a3[6] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40281 \coreInst/busControllerInst/ADDR_BUF_1[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40282 \coreInst/busControllerInst/ADDR_BUF_0[7] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7250) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_muxB_SLICE_665 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40283 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_1[9] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1_2[9] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40285 \coreInst/fullALUInst/aluInst/RESULT_10_23_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40286 \coreInst/fullALUInst/muxA/ALUA_DATA[5] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2E22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_667 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40285 \coreInst/fullALUInst/aluInst/RESULT_11_42_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_668 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/un38_RESULT_72 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \coreInst/fullALUInst/aluInst/un38_RESULT_90 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD580) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_669 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40289 \coreInst/fullALUInst/aluInst/RESULT_11_46 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[13] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAE2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_670 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40289 \coreInst/fullALUInst/aluInst/RESULT_11_47 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_8_0_RNO[14] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_671 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_48 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 \coreInst/fullALUInst/aluInst/un38_RESULT_66 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_672 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_45 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \coreInst/fullALUInst/aluInst/un53_RESULT_62 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_673 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_25 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \coreInst/fullALUInst/aluInst/un38_RESULT_43 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7340) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_674 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_4 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \coreInst/fullALUInst/aluInst/un38_RESULT_22 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7520) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_675 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_29 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \coreInst/fullALUInst/aluInst/RESULT_10_46 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7430) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_676 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a2_d ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40140 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a2_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_677 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40296 \coreInst/fullALUInst/aluInst/PARITY_2_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40297 \coreInst/fullALUInst/aluInst/PARITY_2_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEBA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_678 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40296 \coreInst/fullALUInst/aluInst/PARITY_2_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40297 \coreInst/fullALUInst/aluInst/PARITY_2_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_679 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/PARITY_2_4_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \coreInst/fullALUInst/aluInst/PARITY_2_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_680 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/PARITY_2_7_RNO ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \coreInst/fullALUInst/aluInst/PARITY_2_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_681 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40081 \coreInst/busControllerInst/ADDR_BUF_3[1] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa_RNO 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[3] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[2] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_682 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \boardInst/g0 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG_RNI6FGC7[4] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_683 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40135 \mcuResourcesInst/memoryMapperInst/g0_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[1] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[0] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40299 \mcuResourcesInst/memoryMapperInst/g0_0_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40300 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_RNIE8QK[0] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[5] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[4] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3210) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/busControllerInst/ADDR_BUF_3[0] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \mcuResourcesInst/interruptMaskRegisterInst/INTS_REG_RNI97IN[4] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_interruptMaskRegisterInst_SLICE_686 ( input D1, C1, B1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_m1_e_3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_m1_e_3_1 ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_687 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40302 \coreInst/programCounterInst/ARGA_m2_e_1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40262 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1_1[2] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_688 ( input C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_689 ( input B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_3[0] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_ns_0_a2_1_1[0] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40304 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_1_sqmuxa ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/UARTInst/uartRXInst/r_Bit_Index_RNI4LRL[2] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[5] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/RX_CLK_DIV[4] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_691 ( input C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count_0_sqmuxa ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40305 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_0_sqmuxa ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, 
    M0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40169 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_RNIFP0P ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_1_i ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/RX_CLK_DIV[3] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_693 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, 
    CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40120 \mcuResourcesInst/memoryMapperInst/RD_UART ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_1 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40093 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40306 \mcuResourcesInst/UARTInst/DOUT_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \mcuResourcesInst/RAMInst/FF_2 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_695 ( input D1, C1, B1, A1, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40093 \mcuResourcesInst/memoryMapperInst/WR_RAM ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut4 \mcuResourcesInst/RAMInst/AND2_t0 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \coreInst/busControllerInst/ADDR_BUF_3_s[13] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40307 \mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m2_0_a2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1105) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 \coreInst/programCounterInst/ARGA_0_iv_a2[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_1[1] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_698 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/busControllerInst/ADDR_BUF_3[13] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_bm_RNO[3] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \coreInst/busControllerInst/ADDR_BUF_3[14] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_bm_RNO[4] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_700 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/programCounterInst/ARGA_0_iv_a4[2] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \mcuResourcesInst/memoryMapperInst/RD_INT_0_a2 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_701 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 \coreInst/busControllerInst/ADDR_BUF_3[15] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \mcuResourcesInst/memoryMapperInst/RAM_MAP ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40312 \coreInst/programCounterInst/ARGA_0_iv_0_1_RNO[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40306 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_703 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40313 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_3_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \coreInst/programCounterInst/ARGA_0_iv_1_1[2] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/memoryMapperInst/CPU_m5_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 \coreInst/programCounterInst/ARGA_m9_i_o4_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/memoryMapperInst/UART_MAP_6_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_706 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \coreInst/busControllerInst/ADDR_BUF_3_mb_mb[9] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \mcuResourcesInst/memoryMapperInst/UART_MAP_a0_4 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_707 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \coreInst/busControllerInst/ADDR_BUF_3[8] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \mcuResourcesInst/memoryMapperInst/g0_6_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \coreInst/busControllerInst/ADDR_BUF[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40318 \mcuResourcesInst/memoryMapperInst/g0_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF1F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_709 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 \coreInst/busControllerInst/ADDR_BUF[6] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40320 \mcuResourcesInst/memoryMapperInst/g0_7_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_710 ( input B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40071 \mcuResourcesInst/memoryMapperInst/g0_0_0 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_RNIR0AE7 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_711 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40322 \mcuResourcesInst/memoryMapperInst/g0_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40306 \mcuResourcesInst/memoryMapperInst/g0_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h757F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_712 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \mcuResourcesInst/memoryMapperInst/g0_2_4 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \mcuResourcesInst/memoryMapperInst/g0_2_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_713 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40323 \coreInst/busControllerInst/ADDR_BUF[5] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \mcuResourcesInst/memoryMapperInst/g0_2_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h078F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40324 \coreInst/busControllerInst/ADDR_BUF[4] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/memoryMapperInst/g0_4_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B4F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_715 ( input D1, C1, B1, A1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40325 \mcuResourcesInst/memoryMapperInst/g0_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_3_RNI6J0UB[2] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_716 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \mcuResourcesInst/memoryMapperInst/g0_1_3 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \mcuResourcesInst/memoryMapperInst/g0_1_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_717 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40326 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40093 \mcuResourcesInst/memoryMapperInst/g0_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h220A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_718 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40093 \mcuResourcesInst/memoryMapperInst/g0_1_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40129 \mcuResourcesInst/memoryMapperInst/g0_22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_719 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/RESULT_15_s[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \mcuResourcesInst/memoryMapperInst/INT_m2_1 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_720 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \coreInst/busControllerInst/ADDR_BUF_3_d_1[15] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \mcuResourcesInst/memoryMapperInst/INT_m2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55C3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_721 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40079 \mcuResourcesInst/memoryMapperInst/g0_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40129 \mcuResourcesInst/memoryMapperInst/g0_18_1 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_722 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40129 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1_RNIJ8304 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1_RNI3QSAB ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7747) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40329 \coreInst/fullALUInst/aluInst/OVER_2_9_i_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40330 \coreInst/opxMultiplexerInst/ALUB_SRCX_0_iv[1] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_724 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_0_2 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \coreInst/opxMultiplexerInst/ALUB_SRCX_0_iv[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_725 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \coreInst/registerFileInst/ADDRB[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40332 \coreInst/opxMultiplexerInst/ALU_OPX9_RNI2QAK_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40333 \coreInst/registerFileInst/ADDRB[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40093 \coreInst/opxMultiplexerInst/ALU_OPX9_RNI2QAK ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_6_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \coreInst/opxMultiplexerInst/ALUB_SRCX[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_728 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \coreInst/fullALUInst/aluInst/RESULT_m3_0_a2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40334 \coreInst/opxMultiplexerInst/ALU_OPX_iv[0] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7373) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_729 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_8_0[15] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \coreInst/opxMultiplexerInst/ALU_OPX[3] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_730 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \coreInst/fullALUInst/aluInst/arithmetic_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40146 \coreInst/opxMultiplexerInst/ALU_OPX[2] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8281) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_731 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \coreInst/fullALUInst/aluInst/RESULT_16_s_0[10] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40146 \coreInst/opxMultiplexerInst/ALU_OPX[1] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_732 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_9 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40072 \coreInst/opxMultiplexerInst/ALU_OPX9 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_733 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40337 \coreInst/jumpGroupDecoderInst/CC_APPLY ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \coreInst/jumpGroupDecoderInst/PC_OFFSETX[1] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast[15] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_fast[14] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7B7B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_734 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \coreInst/registerFileInst/DINA_RNO[0] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \coreInst/loadStoreGroupDecoderInst/WR_A11 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_735 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_a2_a0_1[15] ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \coreInst/aluGroupDecoderInst/REGB_EN_RNO_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_aluGroupDecoderInst_SLICE_736 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40091 \coreInst/aluGroupDecoderInst/CCL_LD_1_sqmuxa ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40072 \coreInst/aluGroupDecoderInst/CCL_LD_0_sqmuxa ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_737 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40072 \coreInst/programCounterInst/ARGA10 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \coreInst/programCounterInst/ARGA_0_iv_0_1[1] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_738 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40341 \coreInst/busControllerInst/ADDR_BUF_1[1] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 \coreInst/programCounterInst/ARGA_0_iv_a2_1_0[2] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1B00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40343 \coreInst/fullALUInst/muxB/ALUB_DATA_6[4] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40110 \coreInst/programCounterInst/PC_A_NEXT_cry_3_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[14] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[13] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB282) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40074 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[8] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_7_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[7] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[6] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h828E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_741 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40071 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1[9] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_9_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[9] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[8] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_742 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[10] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_9_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_743 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40092 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[11] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_11_0_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[15] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[14] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_744 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40092 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[12] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_11_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[3] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[2] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_745 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40092 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[13] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_13_0_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[5] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[4] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_746 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40092 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[14] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_13_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[7] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[6] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40345 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[5] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_5_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[15] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCEDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40345 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[6] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_5_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[3] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40345 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i[7] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_7_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[5] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[4] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40346 \coreInst/fullALUInst/muxB/ALUB_m3_0_m2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40110 \coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[9] ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[8] ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_751 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40346 \coreInst/fullALUInst/muxB/ALUB_m3_0_m2_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40110 \coreInst/programCounterInst/PC_A_NEXT_cry_1_0_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[10] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_752 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40347 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_mb[3] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_cry_3_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[12] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/INTR0[11] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3535) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_753 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40348 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_a2_a0_RNIOJPB1[15] ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 \coreInst/programCounterInst/PC_A_NEXT_s_15_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_754 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \coreInst/registerFileInst/DINA_1[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \coreInst/programCounterInst/un1_ARGA11 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE26A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_755 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_16[10] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[10] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_756 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[8] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[8] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_757 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40350 \coreInst/fullALUInst/aluInst/RESULT[14] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[14] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D8D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_758 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[12] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[12] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_759 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40351 \boardInst/N_42_i ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/busControllerInst/ADDR_BUF_2[1] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_760 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \boardInst/BPIN_ADDR[9] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/busControllerInst/ADDR_BUF_3_d_2[9] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40351 \boardInst/BPIN_ADDR[13] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \coreInst/busControllerInst/ADDR_BUF_3_d_1[13] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40093 \coreInst/fullALUInst/aluInst/RESULT_m3_0_a2_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40353 \coreInst/busControllerInst/ADDR_BUF_3_d_1[9] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_763 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40331 \coreInst/busControllerInst/ADDR_BUF_3_s[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40069 \coreInst/busControllerInst/ADDR_BUF_3_d_1[11] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_764 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16_d[5] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \coreInst/busControllerInst/ADDR_BUF_RNO_1[5] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1D1D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40355 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_1[8] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[8] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h444E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40357 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_5[9] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40358 \coreInst/busControllerInst/ADDR_BUF_1[9] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4EEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_0[10] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[10] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0257) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_0[11] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[11] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_0[12] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[12] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_0[13] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[13] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_0[14] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \coreInst/busControllerInst/ADDR_BUF_1[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40360 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_m2[5] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40281 \coreInst/busControllerInst/ADDR_BUF_1[5] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_773 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40351 \boardInst/BPIN_ADDR[0] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/busControllerInst/ADDR_BUF_1[0] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40315 \coreInst/busControllerInst/ADDR_BUF_3_mb_sn[9] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40112 \coreInst/busControllerInst/ADDR_BUF_3_s_0[9] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_775 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40072 \coreInst/busControllerInst/ADDR_BUF_3_a0_0[7] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \coreInst/busControllerInst/ADDR_BUF_3_a1_2[7] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40361 \coreInst/busControllerInst/ADDR_BUF_1_0[6] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40362 \coreInst/busControllerInst/ADDR_BUF_2_s[6] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h028A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40363 \coreInst/opxMultiplexerInst/REGA_DINX_f0[0] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40364 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD850) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_778 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[1] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_10 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_779 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1_RNIC4AN 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \coreInst/registerFileInst/ADDRA_0_f0_1[1] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_780 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40306 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1_RNI8IMR 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_a2[8] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_781 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_5_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_m2[7] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_6_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_m2[6] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_783 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40366 \coreInst/fullALUInst/aluInst/RESULT_3_bm_RNO[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_m2[15] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_muxB_SLICE_784 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_a2_a0[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40367 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_a2_a0_RNI5P332[15] ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_785 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un3_tmp_13_0_1_0 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40346 \coreInst/fullALUInst/muxB/ALUB_DATA_6[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_786 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40368 \coreInst/fullALUInst/aluInst/un21_RESULT.N_507_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40369 \coreInst/fullALUInst/muxB/ALUB_m2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F47) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1B1B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40370 \coreInst/fullALUInst/aluInst/RESULT_11_72_e ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40371 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_sn[3] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0415) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1BFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_muxA_SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40372 \coreInst/fullALUInst/muxA/ALUA_DATA_mb_mb[0] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40373 \coreInst/fullALUInst/muxA/ALUA_DATA_rn[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_SLICE_789 ( input B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_1_0_RNO_0 ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \coreInst/fullALUInst/muxA/ALUA_DATA[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_790 ( input B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_1_0_RNO_0 ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \coreInst/fullALUInst/muxA/ALUA_DATA[3] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_791 ( input B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_1_0_RNO ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \coreInst/fullALUInst/muxA/ALUA_DATA[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_792 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40374 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_13_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_15_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h93A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8A8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_793 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40376 \coreInst/fullALUInst/aluInst/RESULT_11_31 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_14_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_794 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40377 \coreInst/fullALUInst/aluInst/sex_2_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_13_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_795 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[12] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_12_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_796 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40378 \coreInst/fullALUInst/aluInst/sex_2_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_11_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_797 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[10] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_10_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_798 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[9] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_9_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_799 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[8] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_8_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_800 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[7] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_7_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_801 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[6] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_6_d ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_802 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40379 \coreInst/fullALUInst/aluInst/RESULT_9[15] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_11_18_d ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_803 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40106 \coreInst/fullALUInst/aluInst/un3_tmp_12_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40381 \coreInst/fullALUInst/aluInst/un3_tmp_12_0_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA280) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_804 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_31 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40382 \coreInst/fullALUInst/aluInst/RESULT_10_17 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_805 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40093 \coreInst/fullALUInst/aluInst/un3_tmp_14_0_1_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40153 \coreInst/fullALUInst/aluInst/un3_tmp_14_0_1_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_806 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_1_0_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40370 \coreInst/fullALUInst/aluInst/un3_tmp_0_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_807 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40129 \coreInst/fullALUInst/aluInst/un3_tmp_4_0_2_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40370 \coreInst/fullALUInst/aluInst/un3_tmp_4_0_2_0_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_SLICE_808 ( input B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40383 \coreInst/fullALUInst/muxA/ALUA_DATA_sn[0] ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \coreInst/fullALUInst/aluInst/un53_RESULT_2 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5410) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_809 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_52 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \coreInst/fullALUInst/aluInst/RESULT_10_29_RNI7Q8V1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_810 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_53 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \coreInst/fullALUInst/aluInst/RESULT_10_30_RNIVQ8V1 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_811 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40385 \coreInst/fullALUInst/aluInst/OVER_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/RESULT_10_30_RNI4BER6 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_812 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_13_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40386 \coreInst/fullALUInst/aluInst/un3_tmp_0_14_4_RNI00O03 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_813 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_83 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 \coreInst/fullALUInst/aluInst/RESULT_7_0_am_RNO[14] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h888B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_814 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_43 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 \coreInst/fullALUInst/aluInst/RESULT_4_bm_RNO[0] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_815 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un3_tmp_12_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \coreInst/fullALUInst/aluInst/RESULT_13_bm_RNO[12] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_816 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/ZERO_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40389 \coreInst/fullALUInst/aluInst/ZERO_5_RNO ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0145) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_817 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40067 \coreInst/fullALUInst/aluInst/RESULT_16[5] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \coreInst/fullALUInst/aluInst/ZERO_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_818 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[7] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[7] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_819 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40069 \coreInst/fullALUInst/aluInst/RESULT_14[12] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[12] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_820 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[4] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[4] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_821 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[6] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[6] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_822 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \boardInst/BPIN_ADDR[8] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_15[8] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_823 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_14_d[7] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \coreInst/fullALUInst/aluInst/RESULT_14[7] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_824 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_0[5] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_14[5] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_825 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40288 \coreInst/fullALUInst/aluInst/RESULT_11_0[6] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_14[6] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_826 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40390 \coreInst/fullALUInst/aluInst/RESULT_11_0[8] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_14[8] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8DD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_827 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40313 \coreInst/fullALUInst/aluInst/OVER_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40391 \coreInst/fullALUInst/aluInst/RESULT_13[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_828 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40392 \coreInst/fullALUInst/aluInst/tmp_3[2] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \coreInst/fullALUInst/aluInst/RESULT_12_0[2] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_829 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40393 \coreInst/fullALUInst/aluInst/tmp_3[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \coreInst/fullALUInst/aluInst/RESULT_12_0[1] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_830 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40394 \coreInst/fullALUInst/aluInst/RESULT_11_0[0] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \coreInst/fullALUInst/aluInst/RESULT_12_0[0] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_831 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \coreInst/fullALUInst/aluInst/tmp_3[13] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \coreInst/fullALUInst/aluInst/RESULT_12_0[13] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_832 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40074 \coreInst/fullALUInst/aluInst/tmp_3_10[13] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40395 \coreInst/fullALUInst/aluInst/RESULT_12_0[11] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_833 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40074 \coreInst/fullALUInst/aluInst/tmp_3[10] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \coreInst/fullALUInst/aluInst/RESULT_12_0[10] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_834 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40074 \coreInst/fullALUInst/aluInst/sex_2_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \coreInst/fullALUInst/aluInst/sex_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_835 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_8_0[1] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_0[1] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_836 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_83 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40397 \coreInst/fullALUInst/aluInst/RESULT_4[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_837 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40398 \coreInst/fullALUInst/aluInst/un7_sex_181_RNILGAS ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \coreInst/fullALUInst/aluInst/sex_2_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_838 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[2] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \coreInst/fullALUInst/aluInst/sex_2_10 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_839 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_10_52 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 \coreInst/fullALUInst/aluInst/RESULT_1[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h22E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_840 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40400 \coreInst/fullALUInst/aluInst/RESULT_2[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_841 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un3_tmp_14_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40401 \coreInst/fullALUInst/aluInst/RESULT_2[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_842 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_9_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40288 \coreInst/fullALUInst/aluInst/RESULT_11_0[9] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_843 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_2_0_2 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40377 \coreInst/fullALUInst/aluInst/tmp_3[3] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_844 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_6_0_2 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \coreInst/fullALUInst/aluInst/tmp_3_0[6] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_845 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_50 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_66 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_846 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40165 
    \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_15_0_RNIMFSF2 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_81 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_847 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40126 \coreInst/fullALUInst/aluInst/OVER_2_5 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \coreInst/fullALUInst/aluInst/tmp_3_5[10] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4440) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_848 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_5_0_1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40402 \coreInst/fullALUInst/aluInst/tmp_3_3[10] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_849 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_44 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_70 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_850 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40403 \coreInst/fullALUInst/aluInst/un53_RESULT_36 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_77 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_851 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40404 \coreInst/fullALUInst/aluInst/RESULT_10_78_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40405 \coreInst/fullALUInst/aluInst/RESULT_12[9] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC840) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_852 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40093 \coreInst/fullALUInst/aluInst/un3_tmp_0_14_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40406 \coreInst/fullALUInst/aluInst/un70_RESULT[5] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_853 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_0_1_0 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_854 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_67 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/RESULT_8_0[2] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_855 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_49 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_82 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_856 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40407 \coreInst/fullALUInst/aluInst/un53_RESULT_39 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_80 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_857 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40407 \coreInst/fullALUInst/aluInst/un53_RESULT_38 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_79 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_858 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_42 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[7] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_859 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_11_42 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[9] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_860 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_11_43 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_8_0_RNO[10] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_861 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40408 \coreInst/fullALUInst/aluInst/un3_tmp_8_0_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_8_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_862 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40112 \coreInst/fullALUInst/aluInst/un3_tmp_11_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_11_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_863 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40129 \coreInst/fullALUInst/aluInst/un3_tmp_3_0_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_3_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_864 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40128 \coreInst/fullALUInst/aluInst/un3_tmp_10_0_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_10_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_865 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40093 \coreInst/fullALUInst/aluInst/un3_tmp_7_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_7_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_866 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40079 \coreInst/fullALUInst/aluInst/un3_tmp_6_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_6_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_867 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_41 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_74 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_868 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_54 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_70 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_869 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_55 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_71 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_870 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_51 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/un38_RESULT_69 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_871 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_20 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40091 \coreInst/fullALUInst/aluInst/un53_RESULT_70 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_872 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/RESULT_10_51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_76 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_873 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40132 \coreInst/fullALUInst/aluInst/RESULT_10_50 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_75 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_874 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40300 \coreInst/fullALUInst/aluInst/RESULT_10_49 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_74 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_875 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut4 \coreInst/fullALUInst/aluInst/RESULT_10_48 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_73 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_876 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_38 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_877 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40293 \coreInst/fullALUInst/aluInst/RESULT_10_45 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/RESULT_10_71 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_878 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_23 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \coreInst/fullALUInst/aluInst/un38_RESULT_94_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_879 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_24 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_46 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_880 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_23 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_36 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_881 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_22 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_35 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_882 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40153 \coreInst/fullALUInst/aluInst/un38_RESULT_21 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \coreInst/fullALUInst/aluInst/un38_RESULT_92_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_883 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40409 \coreInst/fullALUInst/aluInst/OVER_2_9_i ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40306 \coreInst/fullALUInst/aluInst/un38_RESULT_99_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_884 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_3_0_1 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \coreInst/fullALUInst/aluInst/un7_sex_181 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_885 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_3 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \coreInst/fullALUInst/aluInst/un38_RESULT_39 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_886 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_3 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_18 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_887 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_32 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_50 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_888 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_29 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_47 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_889 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40093 \coreInst/fullALUInst/aluInst/un3_tmp_0_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_8_0_1 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_890 ( input D1, C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40304 \coreInst/fullALUInst/aluInst/un3_tmp_9_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_9_0_2 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_891 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_24 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_41 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_892 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_31 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_53 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_893 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_9 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_27 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_894 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un53_RESULT_5 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_24 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_895 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_13 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_33 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_896 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_30 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_897 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_25 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_898 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_13 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_32 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_899 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_11 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40104 \coreInst/fullALUInst/aluInst/un53_RESULT_28 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_900 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40408 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_901 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40297 \coreInst/fullALUInst/aluInst/PARITY_2_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \coreInst/fullALUInst/aluInst/PARITY_2_13 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_902 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40408 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_1_6 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_903 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40114 
    \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_11_0_RNIGEF5 ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 
    \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_13_0_RNIJPDQ ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_904 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \boardInst/BPIN_DBUS_1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \boardInst/BPIN_LED6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_905 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40105 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[0] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[6] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[3] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_906 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40135 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[1] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[5] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[2] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_907 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40306 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[2] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[4] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[1] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_908 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40410 \coreInst/fullALUInst/aluInst/un63_RESULT[5] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[5] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_909 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40410 \coreInst/fullALUInst/aluInst/un63_RESULT[1] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[1] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_910 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40135 \coreInst/fullALUInst/aluInst/un3_tmp_2_0_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un3_tmp_0_0 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_911 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_15 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_15 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_912 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_11 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_913 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_10 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_914 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_14 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_915 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_17 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_916 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_16 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_16 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartTxInst_SLICE_917 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40411 \mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \mcuResourcesInst/UARTInst/uartTxInst/r_SM_Main_RNI3D8M[0] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h300A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_918 ( input C1, B1, A1, D0, 
    C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40146 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_RX_Byte_7 ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[3] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_919 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40412 \coreInst/fullALUInst/muxA/ALUA_DATA_0[5] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40408 \coreInst/aluGroupDecoderInst/un1_INSTRUCTION_5 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_busControllerInst_SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40093 \coreInst/busControllerInst/ADDR_BUF_3_a0_0[6] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40413 \coreInst/busControllerInst/ADDR_BUF_RNO[4] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_921 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[3] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_12 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_922 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[2] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \coreInst/registerFileInst/regs/registers_0_0_1_RNO_11 ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40414 \coreInst/registerFileInst/ADDRB[1] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40415 \coreInst/registerFileInst/ADDRB[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC3C2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40415 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_SLICE_924 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40367 \coreInst/registerFileInst/ADDRA[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \coreInst/registerFileInst/ADDRA_0_f0_1[2] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_muxA_SLICE_925 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40416 \coreInst/fullALUInst/muxA/ALUA_DATA_0[3] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40417 \coreInst/fullALUInst/muxA/ALUA_DATA_0[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF870) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_926 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40375 \coreInst/fullALUInst/aluInst/un78_RESULT_s_15_0_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_RNO ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_927 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_2_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_2_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_928 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_11_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_5_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_929 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_11_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_5_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_930 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_4_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_2_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_931 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_2_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_2_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_932 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_9_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_7_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_933 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_9_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_8_cry_7_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_934 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40381 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_2_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_2_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_935 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40287 \coreInst/fullALUInst/aluInst/RESULT_10_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40419 \coreInst/fullALUInst/aluInst/un53_RESULT_8 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8B88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_936 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_14_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_14_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_937 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_12_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_12_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_938 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_12_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_12_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_939 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_10_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_10_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_940 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_8_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_10_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0700) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_941 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_8_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_8_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_942 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_8_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_8_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_943 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_14_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_14_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_944 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_12_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_12_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_945 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_12_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_12_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_946 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_10_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_10_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_947 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_10_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_10_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_948 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_8_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_8_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_949 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_8_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_8_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_950 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_10_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_14_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_951 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_10_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_12_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_952 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40421 \coreInst/fullALUInst/aluInst/RESULT_5[14] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40082 \coreInst/fullALUInst/aluInst/RESULT_9[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEB41) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_953 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_76 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \coreInst/fullALUInst/aluInst/un53_RESULT_84 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_954 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un3_tmp_4_0 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[4] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_955 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_77 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[8] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_956 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[12] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \coreInst/fullALUInst/aluInst/RESULT_10_0_am_RNO[11] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_957 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40105 \coreInst/fullALUInst/aluInst/un38_RESULT_38 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40422 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_axb_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_958 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un53_RESULT_3 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_1 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_959 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un53_RESULT_6 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_6 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_960 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un53_RESULT_7 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_7 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_961 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_3_cry_4_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_4_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_962 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_6_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_6_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_963 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_6_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_6_cry_6_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_964 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_4_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_4_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_965 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_4_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_6_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_966 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_8_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_6_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_967 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_6_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_6_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_968 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40423 \coreInst/programCounterInst/ARGA_0_iv_a3_1[2] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40146 \mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \mcuResourcesInst/UARTInst/RX_CLK_DIV[1] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0009 \mcuResourcesInst/UARTInst/RX_CLK_DIV[0] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_969 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \mcuResourcesInst/memoryMapperInst/un3_GPIO_MAPlto15_11_i_a2_2_1 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_bm_RNO[5] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_970 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_bm_RNO[7] ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \mcuResourcesInst/memoryMapperInst/CPU_DIN_bm_RNO[6] ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_971 ( input D1, C1, B1, A1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \mcuResourcesInst/memoryMapperInst/GPIO_MAP_11_1_RNI96R81 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \mcuResourcesInst/memoryMapperInst/g0_4_3 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_972 ( input D1, C1, B1, A1, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \mcuResourcesInst/memoryMapperInst/g0_1_5_1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40146 \mcuResourcesInst/memoryMapperInst/g0_1_2 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_973 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40375 \coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \coreInst/opxMultiplexerInst/REGB_WEN_0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_974 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \coreInst/fullALUInst/muxA/ALUA_DATA_sn_m4 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 \coreInst/opxMultiplexerInst/WRX_i ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_975 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40425 \coreInst/aluGroupDecoderInst/REGA_WEN_RNO_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40132 \coreInst/opxMultiplexerInst/ADDR_BUSX_2_sqmuxa ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_976 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40365 \coreInst/registerFileInst/ADDRA_0_f0[0] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40092 \coreInst/generalGroupDecoderInst/ALU_OPX8_i ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_977 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40125 \coreInst/fullALUInst/muxB/ALUB_DATA_6_i_o5[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40426 \coreInst/jumpGroupDecoderInst/PC_OFFSETX[0] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_15_rep1 ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/instructionPhaseDecoderInst/INSTRUCTION_14_rep1 ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE5E5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_978 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40416 \coreInst/fullALUInst/muxA/ALUA_DATA_0[2] ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \coreInst/loadStoreGroupDecoderInst/ALUA_SRCX_2[0] ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[11] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[9] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40325 \coreInst/busControllerInst/DOUT_BUF_RNO[13] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_regs_SLICE_981 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40103 \coreInst/registerFileInst/regs/registers_0_1_0_RNO ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_regs_SLICE_982 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40103 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_registerFileInst_regs_SLICE_983 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40103 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_5 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \coreInst/registerFileInst/regs/registers_0_1_0_RNO_4 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_984 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_5_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_7_cry_2_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_985 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_10 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_4_cry_12_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_986 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un53_RESULT_12 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_5_cry_10_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_987 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40410 \coreInst/fullALUInst/aluInst/un63_RESULT[2] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40129 \coreInst/fullALUInst/aluInst/un3_sex[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_988 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_72 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_73 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_989 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_71 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \coreInst/fullALUInst/aluInst/un53_RESULT_75 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_990 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_69 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \coreInst/fullALUInst/aluInst/RESULT_11_68 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_991 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_84 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_79 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_992 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_82 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \coreInst/fullALUInst/aluInst/RESULT_10_80 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_993 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_5_0_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40106 \coreInst/fullALUInst/aluInst/un38_RESULT_93_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_994 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40427 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_7_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \coreInst/fullALUInst/aluInst/un3_tmp_0_14_1 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2A2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_995 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_7_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \coreInst/fullALUInst/aluInst/OVER_0_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_996 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_5 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un53_RESULT_4 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_997 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_8_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_8_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_998 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40427 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_8_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40427 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_8_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_999 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_9_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_10_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1000 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_9_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_10_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1001 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_11_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_12_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1002 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_11_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_12_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1003 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_12_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_14_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1004 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_14_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_10_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1005 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_12_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_10_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1006 ( input B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_12_cry_1_0_RNO ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_5 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1007 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_3_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_4_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1008 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_6_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_6_0_RNO ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1009 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_6_0_RNO_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_1_cry_6_0_RNO_0 ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1010 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 \boardInst/N_123_i ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \boardInst/DIN_GPIO6_0_a2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_SLICE_1011 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2_i_m2[6] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1_1[5] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_1012 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2_i_m2[3] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1_1[6] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_SLICE_1013 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2_i_m2[4] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \mcuResourcesInst/interruptMaskRegisterInst/DOUT_1_1[7] ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_UARTInst_uartRXInst_SLICE_1014 ( input D1, C1, B1, A1, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40430 \mcuResourcesInst/UARTInst/uartRXInst/r_SM_Main_8_1_0_.m11_1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \mcuResourcesInst/UARTInst/uartRXInst/un1_r_SM_Main_9_0 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_1015 ( input C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[3] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[10] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_1016 ( input C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[4] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[7] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module mcuResourcesInst_memoryMapperInst_SLICE_1017 ( input C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[5] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \mcuResourcesInst/memoryMapperInst/CPU_DIN_2[6] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1018 ( input B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40431 \boardInst/BPIN_WR1N ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \mcuResourcesInst/memoryMapperInst/BE0_f0 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[7] ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \mcuResourcesInst/interruptMaskRegisterInst/MASK_REG[6] ( 
    .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1019 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[11] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \mcuResourcesInst/memoryMapperInst/g0_6_2 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1020 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[10] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \mcuResourcesInst/memoryMapperInst/g0_21 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_SLICE_1021 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/programCounterInst/INTR05 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \coreInst/aluGroupDecoderInst/REGA_EN.fb ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_programCounterInst_SLICE_1022 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40432 \coreInst/programCounterInst/ARGA_0_iv_1[2] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40433 \coreInst/programCounterInst/ARGA_m4_i_m3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h44F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_programCounterInst_SLICE_1023 ( input B1, A1, B0, A0, M1, M0, 
    CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40071 \coreInst/programCounterInst/PC_A5 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \coreInst/programCounterInst/INTR15 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[11] ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0010 \coreInst/programCounterInst/HERE[10] ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module coreInst_SLICE_1024 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_16[1] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \coreInst/busControllerInst/ADDR_BUF_RNO[7] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_busControllerInst_SLICE_1025 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40434 \coreInst/busControllerInst/ADDR_BUF_RNO[5] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40148 \coreInst/busControllerInst/ADDR_BUF_RNO_1[4] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF57) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_1026 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \coreInst/fullALUInst/aluInst/RESULT_6_0_RNI9L5U[11] ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40435 \coreInst/busControllerInst/ADDR_BUF_1_0[7] ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_SLICE_1027 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 \coreInst/fullALUInst/aluInst/OVER_0_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40436 \coreInst/busControllerInst/ADDR_BUF_1[15] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E4E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_SLICE_1028 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40437 \coreInst/registerFileInst/DINA_3[7] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \coreInst/registerFileInst/DINA_3[4] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2E2E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_registerFileInst_SLICE_1029 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40437 \coreInst/registerFileInst/DINA_3[6] ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \coreInst/registerFileInst/DINA_3[5] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40408 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40438 \coreInst/fullALUInst/aluInst/un21_RESULT.N_524_i ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D7D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_1031 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40439 \coreInst/fullALUInst/aluInst/CARRY_m0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/aluInst/RESULT_14_d[12] ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5D08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \coreInst/fullALUInst/aluInst/un38_RESULT_14 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40440 \coreInst/fullALUInst/aluInst/RESULT_9[0] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_1033 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/RESULT_10_39 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \coreInst/fullALUInst/aluInst/un38_RESULT_44 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1034 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40441 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_1_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 \coreInst/fullALUInst/aluInst/RESULT_11_51 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2230) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_1035 ( input B1, A1, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_10_0_3 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \coreInst/fullALUInst/aluInst/un3_tmp_7_0_2 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1036 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40442 \coreInst/fullALUInst/aluInst/RESULT_15[15] ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40081 \coreInst/fullALUInst/aluInst/PARITY_2_1_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4EE4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module coreInst_fullALUInst_aluInst_SLICE_1037 ( input C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_cry_15_s1_0_RNI0P3P 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \coreInst/fullALUInst/aluInst/PARITY_2_3_RNO ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1038 ( input B1, A1, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40431 \boardInst/BPIN_WR0N ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \coreInst/instructionPhaseDecoderInst/COMMIT_0_sqmuxa ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \coreInst/instructionPhaseDecoderInst/COMMIT ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1039 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_TXD ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \boardInst/BPIN_ADDR[14] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1040 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[6] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \boardInst/BPIN_ADDR[3] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1041 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[5] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \boardInst/BPIN_ADDR[2] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1042 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[4] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \boardInst/BPIN_ADDR[15] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module boardInst_SLICE_1043 ( input B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \boardInst/BPIN_ADDR[12] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \boardInst/BPIN_ADDR[7] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1044 ( input D1, C1, B1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40408 
    \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_11_0_RNI8SIN ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 
    \coreInst/fullALUInst/aluInst/un47_RESULT.un47_RESULT_cry_3_0_RNIGS0R ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1045 ( input C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40272 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_0_cry_13_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \coreInst/fullALUInst/aluInst/OVER_0_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1046 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40346 \coreInst/fullALUInst/aluInst/un21_RESULT.N_673_i ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \coreInst/fullALUInst/aluInst/tmp_3_1[14] ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1047 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \mcuResourcesInst/UARTInst/DOUT_8_2_i_m2[5] ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \coreInst/registerFileInst/DINA_0[1] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module coreInst_fullALUInst_aluInst_SLICE_1048 ( input C1, B1, A1, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \coreInst/fullALUInst/aluInst/un21_RESULT.madd_2_cry_4_0_RNO ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \coreInst/fullALUInst/aluInst/OVER_2_9_i_a5_0_0 ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_0_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS0 );

  xo2iobuf \PIN_DATA_BUS_pad[0] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS0), .PADI(PINDATABUS0));

  specify
    (PADDT => PINDATABUS0) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS0) = (0:0:0,0:0:0);
    (PINDATABUS0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS0, 0:0:0);
    $width (negedge PINDATABUS0, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule

module FETCH ( input PADDO, output FETCH );
  wire   GNDI;

  xo2iobuf0443 FETCH_pad( .I(PADDO), .T(GNDI), .PAD(FETCH));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => FETCH) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0443 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN_CLK_X1 ( output PADDI, input PIN_CLK_X1 );

  xo2iobuf0444 PIN_CLK_X1_pad( .Z(PADDI), .PAD(PIN_CLK_X1));

  specify
    (PIN_CLK_X1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_CLK_X1, 0:0:0);
    $width (negedge PIN_CLK_X1, 0:0:0);
  endspecify

endmodule

module xo2iobuf0444 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module PIN_LED_7_ ( input PADDO, output PINLED7 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[7] ( .I(PADDO), .T(GNDI), .PAD(PINLED7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED7) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0445 ( input I, T, output PAD );

  OBZPU INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN_LED_6_ ( input PADDO, output PINLED6 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[6] ( .I(PADDO), .T(GNDI), .PAD(PINLED6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED6) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_5_ ( input PADDO, output PINLED5 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[5] ( .I(PADDO), .T(GNDI), .PAD(PINLED5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED5) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_4_ ( input PADDO, output PINLED4 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[4] ( .I(PADDO), .T(GNDI), .PAD(PINLED4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED4) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_3_ ( input PADDO, output PINLED3 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[3] ( .I(PADDO), .T(GNDI), .PAD(PINLED3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED3) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_2_ ( input PADDO, output PINLED2 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[2] ( .I(PADDO), .T(GNDI), .PAD(PINLED2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED2) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_1_ ( input PADDO, output PINLED1 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[1] ( .I(PADDO), .T(GNDI), .PAD(PINLED1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED1) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_LED_0_ ( input PADDO, output PINLED0 );
  wire   GNDI;

  xo2iobuf0445 \PIN_LED_pad[0] ( .I(PADDO), .T(GNDI), .PAD(PINLED0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINLED0) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_DIPSW_3_ ( output PADDI, input PINDIPSW3 );

  xo2iobuf0446 \PIN_DIPSW_pad[3] ( .Z(PADDI), .PAD(PINDIPSW3));

  specify
    (PINDIPSW3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDIPSW3, 0:0:0);
    $width (negedge PINDIPSW3, 0:0:0);
  endspecify

endmodule

module xo2iobuf0446 ( output Z, input PAD );

  IBPU INST1( .I(PAD), .O(Z));
endmodule

module PIN_DIPSW_3__MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \boardInst_DIPSW_Rio[3] ( .D0(DI_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module smuxlregsre ( input D0, SP, CK, LSR, output Q );

  IFS1P3DX INST01( .D(D0), .SP(SP), .SCLK(CK), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module PIN_DIPSW_2_ ( output PADDI, input PINDIPSW2 );

  xo2iobuf0446 \PIN_DIPSW_pad[2] ( .Z(PADDI), .PAD(PINDIPSW2));

  specify
    (PINDIPSW2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDIPSW2, 0:0:0);
    $width (negedge PINDIPSW2, 0:0:0);
  endspecify

endmodule

module PIN_DIPSW_2__MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \boardInst_DIPSW_Rio[2] ( .D0(DI_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PIN_DIPSW_1_ ( output PADDI, input PINDIPSW1 );

  xo2iobuf0446 \PIN_DIPSW_pad[1] ( .Z(PADDI), .PAD(PINDIPSW1));

  specify
    (PINDIPSW1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDIPSW1, 0:0:0);
    $width (negedge PINDIPSW1, 0:0:0);
  endspecify

endmodule

module PIN_DIPSW_1__MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \boardInst_DIPSW_Rio[1] ( .D0(DI_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PIN_DIPSW_0_ ( output PADDI, input PINDIPSW0 );

  xo2iobuf0446 \PIN_DIPSW_pad[0] ( .Z(PADDI), .PAD(PINDIPSW0));

  specify
    (PINDIPSW0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDIPSW0, 0:0:0);
    $width (negedge PINDIPSW0, 0:0:0);
  endspecify

endmodule

module PIN_DIPSW_0__MGIOL ( input DI, CLK, output IN );
  wire   VCCI, GNDI, DI_dly, CLK_dly;

  smuxlregsre \boardInst_DIPSW_Rio[0] ( .D0(DI_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(IN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module PIN_TXD ( input PADDO, output PIN_TXD );
  wire   GNDI;

  xo2iobuf0443 PIN_TXD_pad( .I(PADDO), .T(GNDI), .PAD(PIN_TXD));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN_TXD) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_RXD ( output PADDI, input PIN_RXD );

  xo2iobuf0447 PIN_RXD_pad( .Z(PADDI), .PAD(PIN_RXD));

  specify
    (PIN_RXD => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_RXD, 0:0:0);
    $width (negedge PIN_RXD, 0:0:0);
  endspecify

endmodule

module xo2iobuf0447 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module PIN_RXD_MGIOL ( input DI, CE, CLK, output IN );
  wire   GNDI, DI_dly, CLK_dly, CE_dly;

  smuxlregsre0448 \mcuResourcesInst_UARTInst_uartRXInst_r_RX_Byteio[7] ( 
    .D0(DI_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IN) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module smuxlregsre0448 ( input D0, SP, CK, LSR, output Q );

  IFS1P3DX INST01( .D(D0), .SP(SP), .SCLK(CK), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module PIN_WR1N ( input PADDO, output PIN_WR1N );
  wire   GNDI;

  xo2iobuf0443 PIN_WR1N_pad( .I(PADDO), .T(GNDI), .PAD(PIN_WR1N));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN_WR1N) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_WR0N ( input PADDO, output PIN_WR0N );
  wire   GNDI;

  xo2iobuf0443 PIN_WR0N_pad( .I(PADDO), .T(GNDI), .PAD(PIN_WR0N));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN_WR0N) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_RDN ( input PADDO, output PIN_RDN );
  wire   GNDI;

  xo2iobuf0443 PIN_RDN_pad( .I(PADDO), .T(GNDI), .PAD(PIN_RDN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN_RDN) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_INT6 ( output PADDI, input PIN_INT6 );

  xo2iobuf0447 PIN_INT6_pad( .Z(PADDI), .PAD(PIN_INT6));

  specify
    (PIN_INT6 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT6, 0:0:0);
    $width (negedge PIN_INT6, 0:0:0);
  endspecify

endmodule

module PIN_INT5 ( output PADDI, input PIN_INT5 );

  xo2iobuf0447 PIN_INT5_pad( .Z(PADDI), .PAD(PIN_INT5));

  specify
    (PIN_INT5 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT5, 0:0:0);
    $width (negedge PIN_INT5, 0:0:0);
  endspecify

endmodule

module PIN_INT4 ( output PADDI, input PIN_INT4 );

  xo2iobuf0447 PIN_INT4_pad( .Z(PADDI), .PAD(PIN_INT4));

  specify
    (PIN_INT4 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT4, 0:0:0);
    $width (negedge PIN_INT4, 0:0:0);
  endspecify

endmodule

module PIN_INT3 ( output PADDI, input PIN_INT3 );

  xo2iobuf0447 PIN_INT3_pad( .Z(PADDI), .PAD(PIN_INT3));

  specify
    (PIN_INT3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT3, 0:0:0);
    $width (negedge PIN_INT3, 0:0:0);
  endspecify

endmodule

module PIN_INT2 ( output PADDI, input PIN_INT2 );

  xo2iobuf0447 PIN_INT2_pad( .Z(PADDI), .PAD(PIN_INT2));

  specify
    (PIN_INT2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT2, 0:0:0);
    $width (negedge PIN_INT2, 0:0:0);
  endspecify

endmodule

module PIN_INT1 ( output PADDI, input PIN_INT1 );

  xo2iobuf0447 PIN_INT1_pad( .Z(PADDI), .PAD(PIN_INT1));

  specify
    (PIN_INT1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT1, 0:0:0);
    $width (negedge PIN_INT1, 0:0:0);
  endspecify

endmodule

module PIN_INT0 ( output PADDI, input PIN_INT0 );

  xo2iobuf0447 PIN_INT0_pad( .Z(PADDI), .PAD(PIN_INT0));

  specify
    (PIN_INT0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_INT0, 0:0:0);
    $width (negedge PIN_INT0, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_15_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS15 );

  xo2iobuf \PIN_DATA_BUS_pad[15] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS15), .PADI(PINDATABUS15));

  specify
    (PADDT => PINDATABUS15) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS15) = (0:0:0,0:0:0);
    (PINDATABUS15 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS15, 0:0:0);
    $width (negedge PINDATABUS15, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_14_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS14 );

  xo2iobuf \PIN_DATA_BUS_pad[14] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS14), .PADI(PINDATABUS14));

  specify
    (PADDT => PINDATABUS14) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS14) = (0:0:0,0:0:0);
    (PINDATABUS14 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS14, 0:0:0);
    $width (negedge PINDATABUS14, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_13_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS13 );

  xo2iobuf \PIN_DATA_BUS_pad[13] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS13), .PADI(PINDATABUS13));

  specify
    (PADDT => PINDATABUS13) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS13) = (0:0:0,0:0:0);
    (PINDATABUS13 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS13, 0:0:0);
    $width (negedge PINDATABUS13, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_12_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS12 );

  xo2iobuf \PIN_DATA_BUS_pad[12] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS12), .PADI(PINDATABUS12));

  specify
    (PADDT => PINDATABUS12) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS12) = (0:0:0,0:0:0);
    (PINDATABUS12 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS12, 0:0:0);
    $width (negedge PINDATABUS12, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_11_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS11 );

  xo2iobuf \PIN_DATA_BUS_pad[11] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS11), .PADI(PINDATABUS11));

  specify
    (PADDT => PINDATABUS11) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS11) = (0:0:0,0:0:0);
    (PINDATABUS11 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS11, 0:0:0);
    $width (negedge PINDATABUS11, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_10_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS10 );

  xo2iobuf \PIN_DATA_BUS_pad[10] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS10), .PADI(PINDATABUS10));

  specify
    (PADDT => PINDATABUS10) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS10) = (0:0:0,0:0:0);
    (PINDATABUS10 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS10, 0:0:0);
    $width (negedge PINDATABUS10, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_9_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS9 );

  xo2iobuf \PIN_DATA_BUS_pad[9] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS9), .PADI(PINDATABUS9));

  specify
    (PADDT => PINDATABUS9) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS9) = (0:0:0,0:0:0);
    (PINDATABUS9 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS9, 0:0:0);
    $width (negedge PINDATABUS9, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_8_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS8 );

  xo2iobuf \PIN_DATA_BUS_pad[8] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS8), .PADI(PINDATABUS8));

  specify
    (PADDT => PINDATABUS8) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS8) = (0:0:0,0:0:0);
    (PINDATABUS8 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS8, 0:0:0);
    $width (negedge PINDATABUS8, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_7_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS7 );

  xo2iobuf \PIN_DATA_BUS_pad[7] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS7), .PADI(PINDATABUS7));

  specify
    (PADDT => PINDATABUS7) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS7) = (0:0:0,0:0:0);
    (PINDATABUS7 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS7, 0:0:0);
    $width (negedge PINDATABUS7, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_6_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS6 );

  xo2iobuf \PIN_DATA_BUS_pad[6] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS6), .PADI(PINDATABUS6));

  specify
    (PADDT => PINDATABUS6) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS6) = (0:0:0,0:0:0);
    (PINDATABUS6 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS6, 0:0:0);
    $width (negedge PINDATABUS6, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_5_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS5 );

  xo2iobuf \PIN_DATA_BUS_pad[5] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS5), .PADI(PINDATABUS5));

  specify
    (PADDT => PINDATABUS5) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS5) = (0:0:0,0:0:0);
    (PINDATABUS5 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS5, 0:0:0);
    $width (negedge PINDATABUS5, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_4_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS4 );

  xo2iobuf \PIN_DATA_BUS_pad[4] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS4), .PADI(PINDATABUS4));

  specify
    (PADDT => PINDATABUS4) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS4) = (0:0:0,0:0:0);
    (PINDATABUS4 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS4, 0:0:0);
    $width (negedge PINDATABUS4, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_3_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS3 );

  xo2iobuf \PIN_DATA_BUS_pad[3] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS3), .PADI(PINDATABUS3));

  specify
    (PADDT => PINDATABUS3) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS3) = (0:0:0,0:0:0);
    (PINDATABUS3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS3, 0:0:0);
    $width (negedge PINDATABUS3, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_2_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS2 );

  xo2iobuf \PIN_DATA_BUS_pad[2] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS2), .PADI(PINDATABUS2));

  specify
    (PADDT => PINDATABUS2) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS2) = (0:0:0,0:0:0);
    (PINDATABUS2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS2, 0:0:0);
    $width (negedge PINDATABUS2, 0:0:0);
  endspecify

endmodule

module PIN_DATA_BUS_1_ ( output PADDI, input PADDT, PADDO, inout PINDATABUS1 );

  xo2iobuf \PIN_DATA_BUS_pad[1] ( .I(PADDO), .T(PADDT), .Z(PADDI), 
    .PAD(PINDATABUS1), .PADI(PINDATABUS1));

  specify
    (PADDT => PINDATABUS1) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => PINDATABUS1) = (0:0:0,0:0:0);
    (PINDATABUS1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PINDATABUS1, 0:0:0);
    $width (negedge PINDATABUS1, 0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_15_ ( input PADDO, output PINADDRBUS15 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[15] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS15) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_14_ ( input PADDO, output PINADDRBUS14 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[14] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS14) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_13_ ( input PADDO, output PINADDRBUS13 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[13] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS13) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_12_ ( input PADDO, output PINADDRBUS12 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[12] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS12) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_11_ ( input PADDO, output PINADDRBUS11 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[11] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS11) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_10_ ( input PADDO, output PINADDRBUS10 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[10] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS10) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_9_ ( input PADDO, output PINADDRBUS9 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[9] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS9));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS9) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_8_ ( input PADDO, output PINADDRBUS8 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[8] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS8));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS8) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_7_ ( input PADDO, output PINADDRBUS7 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[7] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS7) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_6_ ( input PADDO, output PINADDRBUS6 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[6] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS6) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_5_ ( input PADDO, output PINADDRBUS5 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[5] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS5) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_4_ ( input PADDO, output PINADDRBUS4 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[4] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS4) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_3_ ( input PADDO, output PINADDRBUS3 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[3] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS3) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_2_ ( input PADDO, output PINADDRBUS2 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[2] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS2) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_1_ ( input PADDO, output PINADDRBUS1 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[1] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS1) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_ADDR_BUS_0_ ( input PADDO, output PINADDRBUS0 );
  wire   GNDI;

  xo2iobuf0443 \PIN_ADDR_BUS_pad[0] ( .I(PADDO), .T(GNDI), .PAD(PINADDRBUS0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PINADDRBUS0) = (0:0:0,0:0:0);
  endspecify

endmodule

module COMMIT ( input PADDO, output COMMIT );
  wire   GNDI;

  xo2iobuf0443 COMMIT_pad( .I(PADDO), .T(GNDI), .PAD(COMMIT));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => COMMIT) = (0:0:0,0:0:0);
  endspecify

endmodule

module EXECUTE ( input PADDO, output EXECUTE );
  wire   GNDI;

  xo2iobuf0443 EXECUTE_pad( .I(PADDO), .T(GNDI), .PAD(EXECUTE));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => EXECUTE) = (0:0:0,0:0:0);
  endspecify

endmodule

module DECODE ( input PADDO, output DECODE );
  wire   GNDI;

  xo2iobuf0443 DECODE_pad( .I(PADDO), .T(GNDI), .PAD(DECODE));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => DECODE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN_RESETN ( output PADDI, input PIN_RESETN );

  xo2iobuf0446 PIN_RESETN_pad( .Z(PADDI), .PAD(PIN_RESETN));

  specify
    (PIN_RESETN => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN_RESETN, 0:0:0);
    $width (negedge PIN_RESETN, 0:0:0);
  endspecify

endmodule

module mcuResourcesInst_RAMInst_RAM_7_1_0 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC_B \mcuResourcesInst/RAMInst/RAM_7_1_0_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC_B ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, OCEB, 
    CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, DIA5, 
    DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, 
    ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, 
    ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, 
    DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b111";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_0_0_15 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0449 \mcuResourcesInst/RAMInst/RAM_0_0_15_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0449 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_0_1_14 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0450 \mcuResourcesInst/RAMInst/RAM_0_1_14_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0450 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_1_0_13 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0451 \mcuResourcesInst/RAMInst/RAM_1_0_13_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0451 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b001";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_1_1_12 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0452 \mcuResourcesInst/RAMInst/RAM_1_1_12_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0452 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b001";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_2_0_11 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0453 \mcuResourcesInst/RAMInst/RAM_2_0_11_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0453 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b010";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_2_1_10 ( input DIA7, DIA6, DIA5, DIA4, 
    DIA3, DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, 
    ADA4, ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, 
    input WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0454 \mcuResourcesInst/RAMInst/RAM_2_1_10_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0454 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b010";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_3_0_9 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0455 \mcuResourcesInst/RAMInst/RAM_3_0_9_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0455 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b011";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_3_1_8 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0456 \mcuResourcesInst/RAMInst/RAM_3_1_8_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0456 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b011";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_4_0_7 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0457 \mcuResourcesInst/RAMInst/RAM_4_0_7_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0457 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b100";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_4_1_6 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0458 \mcuResourcesInst/RAMInst/RAM_4_1_6_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0458 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b100";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_5_0_5 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0459 \mcuResourcesInst/RAMInst/RAM_5_0_5_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0459 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b101";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_5_1_4 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0460 \mcuResourcesInst/RAMInst/RAM_5_1_4_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0460 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b101";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_6_0_3 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0461 \mcuResourcesInst/RAMInst/RAM_6_0_3_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0461 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b110";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_6_1_2 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0462 \mcuResourcesInst/RAMInst/RAM_6_1_2_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0462 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b110";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module mcuResourcesInst_RAMInst_RAM_7_0_1 ( input DIA7, DIA6, DIA5, DIA4, DIA3, 
    DIA2, DIA1, DIA0, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, 
    ADA3, ADA0, output DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input 
    WEA, CEA, OCEA, RSTA, CLKA, CSA2, CSA1, CSA0 );
  wire   RSTA_NOTIN, VCCI, GNDI, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA12_dly, 
         ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
         ADA5_dly, ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, 
         RSTA_dly, CSA2_dly, CSA1_dly, CSA0_dly;

  DP8KC0463 \mcuResourcesInst/RAMInst/RAM_7_0_1_DP8KC ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), .CSA0(CSA0_dly), 
    .CSA1(CSA1_dly), .CSA2(CSA2_dly), .RSTA(RSTA_NOTIN), .CEB(VCCI), 
    .OCEB(VCCI), .CLKB(GNDI), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(GNDI), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(ADA7_dly), .ADA8(ADA8_dly), 
    .ADA9(ADA9_dly), .ADA10(ADA10_dly), .ADA11(ADA11_dly), .ADA12(ADA12_dly), 
    .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), .DIB3(GNDI), .DIB4(GNDI), 
    .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), .DIB8(GNDI), .ADB0(GNDI), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(GNDI), .ADB5(GNDI), 
    .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), .ADB10(GNDI), 
    .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), 
    .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(), 
    .DOB0(), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), .DOB6(), .DOB7(), 
    .DOB8());
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA12, 0:0:0, 0:0:0,,,, CLKA_dly, ADA12_dly);
    $setuphold (posedge CLKA, ADA11, 0:0:0, 0:0:0,,,, CLKA_dly, ADA11_dly);
    $setuphold (posedge CLKA, ADA10, 0:0:0, 0:0:0,,,, CLKA_dly, ADA10_dly);
    $setuphold (posedge CLKA, ADA9, 0:0:0, 0:0:0,,,, CLKA_dly, ADA9_dly);
    $setuphold (posedge CLKA, ADA8, 0:0:0, 0:0:0,,,, CLKA_dly, ADA8_dly);
    $setuphold (posedge CLKA, ADA7, 0:0:0, 0:0:0,,,, CLKA_dly, ADA7_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKA, CSA2, 0:0:0, 0:0:0,,,, CLKA_dly, CSA2_dly);
    $setuphold (posedge CLKA, CSA1, 0:0:0, 0:0:0,,,, CLKA_dly, CSA1_dly);
    $setuphold (posedge CLKA, CSA0, 0:0:0, 0:0:0,,,, CLKA_dly, CSA0_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
  endspecify

endmodule

module DP8KC0463 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b111";
  defparam INST10.CSDECODE_B = "0b111";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "OUTREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "SYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module coreInst_registerFileInst_regs_registers_0_0_1 ( input DIA7, DIA6, DIA5, 
    DIA4, DIA3, DIA2, DIA1, DIA0, ADA6, ADA5, ADA4, ADA3, ADA0, output DOA7, 
    DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input WEA, CEA, OCEA, RSTA, CLKA, 
    CLKB, RSTB, OCEB, CEB, WEB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, 
    DOB6, DOB7, input ADB0, ADB3, ADB4, ADB5, ADB6, DIB0, DIB1, DIB2, DIB3, 
    DIB4, DIB5, DIB6, DIB7 );
  wire   GNDI, RSTA_NOTIN, RSTB_NOTIN, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA6_dly, ADA5_dly, 
         ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, RSTA_dly, 
         RSTB_dly, CLKB_dly, OCEB_dly, CEB_dly, WEB_dly, ADB0_dly, ADB3_dly, 
         ADB4_dly, ADB5_dly, ADB6_dly, DIB0_dly, DIB1_dly, DIB2_dly, DIB3_dly, 
         DIB4_dly, DIB5_dly, DIB6_dly, DIB7_dly;

  DP8KC0464 \coreInst/registerFileInst/regs/registers_0_0_1_DP8KC ( 
    .CEA(CEA_dly), .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), 
    .CSA0(GNDI), .CSA1(GNDI), .CSA2(GNDI), .RSTA(RSTA_NOTIN), .CEB(CEB_dly), 
    .OCEB(OCEB_dly), .CLKB(CLKB_dly), .WEB(WEB_dly), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(RSTB_NOTIN), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), 
    .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), .DIB0(DIB0_dly), .DIB1(DIB1_dly), 
    .DIB2(DIB2_dly), .DIB3(DIB3_dly), .DIB4(DIB4_dly), .DIB5(DIB5_dly), 
    .DIB6(DIB6_dly), .DIB7(DIB7_dly), .DIB8(GNDI), .ADB0(ADB0_dly), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(ADB3_dly), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(ADB6_dly), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), 
    .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), 
    .DOA7(DOA7), .DOA8(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), 
    .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8());
  gnd DRIVEGND( .PWR0(GNDI));
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  inverter RSTB_INVERTERIN( .I(RSTB_dly), .Z(RSTB_NOTIN));

  specify
    (RSTA => DOA7) = (0:0:0,0:0:0);
    (RSTA => DOA6) = (0:0:0,0:0:0);
    (RSTA => DOA5) = (0:0:0,0:0:0);
    (RSTA => DOA4) = (0:0:0,0:0:0);
    (RSTA => DOA3) = (0:0:0,0:0:0);
    (RSTA => DOA2) = (0:0:0,0:0:0);
    (RSTA => DOA1) = (0:0:0,0:0:0);
    (RSTA => DOA0) = (0:0:0,0:0:0);
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, WEB, 0:0:0, 0:0:0,,,, CLKB_dly, WEB_dly);
    $setuphold (posedge CLKB, ADB0, 0:0:0, 0:0:0,,,, CLKB_dly, ADB0_dly);
    $setuphold (posedge CLKB, ADB3, 0:0:0, 0:0:0,,,, CLKB_dly, ADB3_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, DIB0, 0:0:0, 0:0:0,,,, CLKB_dly, DIB0_dly);
    $setuphold (posedge CLKB, DIB1, 0:0:0, 0:0:0,,,, CLKB_dly, DIB1_dly);
    $setuphold (posedge CLKB, DIB2, 0:0:0, 0:0:0,,,, CLKB_dly, DIB2_dly);
    $setuphold (posedge CLKB, DIB3, 0:0:0, 0:0:0,,,, CLKB_dly, DIB3_dly);
    $setuphold (posedge CLKB, DIB4, 0:0:0, 0:0:0,,,, CLKB_dly, DIB4_dly);
    $setuphold (posedge CLKB, DIB5, 0:0:0, 0:0:0,,,, CLKB_dly, DIB5_dly);
    $setuphold (posedge CLKB, DIB6, 0:0:0, 0:0:0,,,, CLKB_dly, DIB6_dly);
    $setuphold (posedge CLKB, DIB7, 0:0:0, 0:0:0,,,, CLKB_dly, DIB7_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP8KC0464 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "WRITETHROUGH";
  defparam INST10.WRITEMODE_B = "WRITETHROUGH";
endmodule

module coreInst_registerFileInst_regs_registers_0_1_0 ( input DIA7, DIA6, DIA5, 
    DIA4, DIA3, DIA2, DIA1, DIA0, ADA6, ADA5, ADA4, ADA3, ADA0, output DOA7, 
    DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, input WEA, CEA, OCEA, RSTA, CLKA, 
    CLKB, RSTB, OCEB, CEB, WEB, output DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, 
    DOB6, DOB7, input ADB0, ADB3, ADB4, ADB5, ADB6, DIB0, DIB1, DIB2, DIB3, 
    DIB4, DIB5, DIB6, DIB7 );
  wire   GNDI, RSTA_NOTIN, RSTB_NOTIN, DIA7_dly, CLKA_dly, DIA6_dly, DIA5_dly, 
         DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA6_dly, ADA5_dly, 
         ADA4_dly, ADA3_dly, ADA0_dly, WEA_dly, CEA_dly, OCEA_dly, RSTA_dly, 
         RSTB_dly, CLKB_dly, OCEB_dly, CEB_dly, WEB_dly, ADB0_dly, ADB3_dly, 
         ADB4_dly, ADB5_dly, ADB6_dly, DIB0_dly, DIB1_dly, DIB2_dly, DIB3_dly, 
         DIB4_dly, DIB5_dly, DIB6_dly, DIB7_dly;

  DP8KC0465 \coreInst/registerFileInst/regs/registers_0_1_0_DP8KC ( 
    .CEA(CEA_dly), .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(WEA_dly), 
    .CSA0(GNDI), .CSA1(GNDI), .CSA2(GNDI), .RSTA(RSTA_NOTIN), .CEB(CEB_dly), 
    .OCEB(OCEB_dly), .CLKB(CLKB_dly), .WEB(WEB_dly), .CSB0(GNDI), .CSB1(GNDI), 
    .CSB2(GNDI), .RSTB(RSTB_NOTIN), .DIA0(DIA0_dly), .DIA1(DIA1_dly), 
    .DIA2(DIA2_dly), .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), 
    .DIA6(DIA6_dly), .DIA7(DIA7_dly), .DIA8(GNDI), .ADA0(ADA0_dly), 
    .ADA1(GNDI), .ADA2(GNDI), .ADA3(ADA3_dly), .ADA4(ADA4_dly), 
    .ADA5(ADA5_dly), .ADA6(ADA6_dly), .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), 
    .ADA10(GNDI), .ADA11(GNDI), .ADA12(GNDI), .DIB0(DIB0_dly), .DIB1(DIB1_dly), 
    .DIB2(DIB2_dly), .DIB3(DIB3_dly), .DIB4(DIB4_dly), .DIB5(DIB5_dly), 
    .DIB6(DIB6_dly), .DIB7(DIB7_dly), .DIB8(GNDI), .ADB0(ADB0_dly), 
    .ADB1(GNDI), .ADB2(GNDI), .ADB3(ADB3_dly), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(ADB6_dly), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .DOA0(DOA0), .DOA1(DOA1), 
    .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), 
    .DOA7(DOA7), .DOA8(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), 
    .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8());
  gnd DRIVEGND( .PWR0(GNDI));
  inverter RSTA_INVERTERIN( .I(RSTA_dly), .Z(RSTA_NOTIN));
  inverter RSTB_INVERTERIN( .I(RSTB_dly), .Z(RSTB_NOTIN));

  specify
    (RSTA => DOA7) = (0:0:0,0:0:0);
    (RSTA => DOA6) = (0:0:0,0:0:0);
    (RSTA => DOA5) = (0:0:0,0:0:0);
    (RSTA => DOA4) = (0:0:0,0:0:0);
    (RSTA => DOA3) = (0:0:0,0:0:0);
    (RSTA => DOA2) = (0:0:0,0:0:0);
    (RSTA => DOA1) = (0:0:0,0:0:0);
    (RSTA => DOA0) = (0:0:0,0:0:0);
    (CLKA => DOA7) = (0:0:0,0:0:0);
    (CLKA => DOA6) = (0:0:0,0:0:0);
    (CLKA => DOA5) = (0:0:0,0:0:0);
    (CLKA => DOA4) = (0:0:0,0:0:0);
    (CLKA => DOA3) = (0:0:0,0:0:0);
    (CLKA => DOA2) = (0:0:0,0:0:0);
    (CLKA => DOA1) = (0:0:0,0:0:0);
    (CLKA => DOA0) = (0:0:0,0:0:0);
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA6, 0:0:0, 0:0:0,,,, CLKA_dly, ADA6_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, ADA3, 0:0:0, 0:0:0,,,, CLKA_dly, ADA3_dly);
    $setuphold (posedge CLKA, ADA0, 0:0:0, 0:0:0,,,, CLKA_dly, ADA0_dly);
    $setuphold (posedge CLKA, WEA, 0:0:0, 0:0:0,,,, CLKA_dly, WEA_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, WEB, 0:0:0, 0:0:0,,,, CLKB_dly, WEB_dly);
    $setuphold (posedge CLKB, ADB0, 0:0:0, 0:0:0,,,, CLKB_dly, ADB0_dly);
    $setuphold (posedge CLKB, ADB3, 0:0:0, 0:0:0,,,, CLKB_dly, ADB3_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $setuphold (posedge CLKB, ADB6, 0:0:0, 0:0:0,,,, CLKB_dly, ADB6_dly);
    $setuphold (posedge CLKB, DIB0, 0:0:0, 0:0:0,,,, CLKB_dly, DIB0_dly);
    $setuphold (posedge CLKB, DIB1, 0:0:0, 0:0:0,,,, CLKB_dly, DIB1_dly);
    $setuphold (posedge CLKB, DIB2, 0:0:0, 0:0:0,,,, CLKB_dly, DIB2_dly);
    $setuphold (posedge CLKB, DIB3, 0:0:0, 0:0:0,,,, CLKB_dly, DIB3_dly);
    $setuphold (posedge CLKB, DIB4, 0:0:0, 0:0:0,,,, CLKB_dly, DIB4_dly);
    $setuphold (posedge CLKB, DIB5, 0:0:0, 0:0:0,,,, CLKB_dly, DIB5_dly);
    $setuphold (posedge CLKB, DIB6, 0:0:0, 0:0:0,,,, CLKB_dly, DIB6_dly);
    $setuphold (posedge CLKB, DIB7, 0:0:0, 0:0:0,,,, CLKB_dly, DIB7_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP8KC0465 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, 
    ADA8, ADA9, ADA10, ADA11, ADA12, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, 
    DIB7, DIB8, ADB0, ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, 
    ADB10, ADB11, ADB12, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, 
    DOA8, DOB0, DOB1, DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8 );

  DP8KC INST10( .DOA0(DOA0), .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), 
    .DOA4(DOA4), .DOA5(DOA5), .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), 
    .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DIA0(DIA0), 
    .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), .DIA4(DIA4), .DIA5(DIA5), 
    .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), .DIB0(DIB0), .DIB1(DIB1), 
    .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), .DIB5(DIB5), .DIB6(DIB6), 
    .DIB7(DIB7), .DIB8(DIB8), .ADA0(ADA0), .ADA1(ADA1), .ADA2(ADA2), 
    .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), .ADA6(ADA6), .ADA7(ADA7), 
    .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), .ADA11(ADA11), .ADA12(ADA12), 
    .ADB0(ADB0), .ADB1(ADB1), .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), 
    .ADB5(ADB5), .ADB6(ADB6), .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), 
    .ADB10(ADB10), .ADB11(ADB11), .ADB12(ADB12), .WEA(WEA), .WEB(WEB), 
    .RSTA(RSTA), .RSTB(RSTB), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), 
    .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .CLKA(CLKA), .CLKB(CLKB), .CEA(CEA), 
    .CEB(CEB), .OCEA(OCEA), .OCEB(OCEB));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 9;
  defparam INST10.DATA_WIDTH_B = 9;
  defparam INST10.GSR = "DISABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "WRITETHROUGH";
  defparam INST10.WRITEMODE_B = "WRITETHROUGH";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
