Section,Stat,Value
Config.BRU,Width,1
Device,instructionsPerCycle,0
SM 2,LDS Instructions,256
Config.Device,NumSM,14
Config.FrontEnd,FetchLatency,2
Config.SPU,DispatchBufferSize,2
Config.SFU,NumSPULanes,32
Config.IMU,WriteLatency,1
SM 3,SFU Instructions,592
SM 4,InstructionsPerCycle,0
Config.SPU,ReadBufferSize,1
SM 0,Cycles,1222
SM 4,BlockCount,8
SM 1,SFU Instructions,592
SM 5,Cycles,1222
Config.SFU,WriteBufferSize,1
SM 4,Cycles,1222
SM 5,InstructionsPerCycle,0
SM 6,Cycles,1222
SM 7,SPU Instructions,0
SM 8,DPU Instructions,0
SM 2,IMU Instructions,0
SM 10,IMU Instructions,0
SM 10,InstructionsPerCycle,0
SM 11,SPU Instructions,0
SM 3,DPU Instructions,0
SM 7,BlockCount,8
SM 10,RegistersReads,0
SM 11,IMU Instructions,0
SM 6,RegistersReads,0
Config.DPU,WriteLatency,12
SM 12,Cycles,1222
Config.IMU,Width,1
SM 10,Cycles,1222
Config.BRU,ExecutionLatency,5
SM 6,BRU Instructions,0
Device,Instructions,0
SM 0,RegistersWrites,0
SM 4,SPU Instructions,0
Config.FrontEnd,FetchBufferSize,10
Config.DPU,ExecutionBufferSize,15
Config.SPU,ReadLatency,1
SM 2,InstructionsPerCycle,0
SM 9,LDS Instructions,256
SM 11,BRU Instructions,0
SM 11,RegistersReads,0
SM 9,SPU Instructions,0
SM 11,InstructionsPerCycle,0
Config.IMU,ExecutionLatency,1
SM 3,BRU Instructions,0
SM 2,SFU Instructions,592
SM 3,Cycles,1222
SM 8,SFU Instructions,592
SM 8,InstructionsPerCycle,0
Config.SFU,ExecutionBufferSize,1
SM 0,BlockCount,8
SM 8,RegistersReads,0
SM 12,RegistersWrites,0
Config.LSU,ReadBufferSize,1
SM 3,BlockCount,8
SM 13,Cycles,1222
Config.SPU,ExecutionLatency,1
Config.DPU,ReadLatency,15
SM 10,BRU Instructions,0
SM 0,LDS Instructions,256
SM 9,InstructionsPerCycle,0
SM 0,RegistersReads,0
SM 9,BlockCount,8
SM 2,BRU Instructions,0
Config.DPU,WriteBufferSize,12
SM 8,BlockCount,8
SM 10,LDS Instructions,256
SM 2,RegistersWrites,0
SM 6,RegistersWrites,0
SM 1,BRU Instructions,0
SM 4,BRU Instructions,0
Config.IMU,DispatchBufferSize,2
SM 5,RegistersWrites,0
SM 10,RegistersWrites,0
Config.IMU,ReadLatency,1
Config.SPU,Width,1
Config.BRU,WriteLatency,5
SM 3,LDS Instructions,256
SM 1,SPU Instructions,0
SM 4,LDS Instructions,256
SM 4,RegistersWrites,0
SM 5,SPU Instructions,0
SM 5,LDS Instructions,256
SM 8,BRU Instructions,0
Config.Device,Frequency,732
Config.BRU,ExecutionBufferSize,5
SM 1,RegistersWrites,0
SM 3,RegistersReads,0
Config.DPU,ExecutionLatency,15
SM 2,RegistersReads,0
SM 6,BlockCount,8
SM 12,SPU Instructions,0
SM 12,SFU Instructions,592
Config.SFU,DispatchBufferSize,2
Config.LSU,WriteBufferSize,1
SM 9,BRU Instructions,0
SM 1,LDS Instructions,256
Config.SFU,ReadBufferSize,1
SM 0,BRU Instructions,0
Config.BRU,DispatchBufferSize,2
Config.SPU,WriteLatency,1
Config.IMU,WriteBufferSize,1
SM 2,Cycles,1222
Config.SM,NumWarpPools,4
SM 9,RegistersWrites,0
SM 6,DPU Instructions,0
SM 5,SFU Instructions,592
Config.DPU,Width,1
SM 10,BlockCount,8
SM 13,DPU Instructions,0
SM 8,IMU Instructions,0
SM 8,Cycles,1222
SM 11,DPU Instructions,0
SM 13,RegistersReads,0
SM 13,RegistersWrites,0
SM 10,DPU Instructions,0
SM 1,BlockCount,8
Config.SM,NumRegisters,65536
SM 5,IMU Instructions,0
SM 6,SFU Instructions,592
SM 4,SFU Instructions,592
SM 7,DPU Instructions,0
SM 12,RegistersReads,0
Config.FrontEnd,MaxInstDispatchedPerType,2
SM 1,RegistersReads,0
SM 13,IMU Instructions,0
SM 13,BRU Instructions,0
Config.SPU,WriteBufferSize,1
SM 3,RegistersWrites,0
SM 12,IMU Instructions,0
Config.LSU,ReadLatency,1
Config.DPU,ReadBufferSize,15
SM 4,RegistersReads,0
SM 11,BlockCount,8
SM 13,SFU Instructions,592
Config.FrontEnd,DispatchWidth,5
SM 0,InstructionsPerCycle,0
Config.LSU,Width,1
SM 7,IMU Instructions,0
SM 9,SFU Instructions,592
Config.SPU,ExecutionBufferSize,1
SM 9,IMU Instructions,0
SM 11,SFU Instructions,592
SM 10,SFU Instructions,592
Config.IMU,NumSPULanes,32
SM 12,BlockCount,8
SM 12,DPU Instructions,0
SM 12,LDS Instructions,256
Config.IMU,ReadBufferSize,1
SM 3,InstructionsPerCycle,0
SM 9,DPU Instructions,0
SM 10,SPU Instructions,0
SM 9,RegistersReads,0
Config.DPU,DispatchBufferSize,2
SM 7,BRU Instructions,0
SM 8,LDS Instructions,256
SM 13,BlockCount,8
Config.FrontEnd,DispatchLatency,2
SM 13,SPU Instructions,0
Config.BRU,ReadBufferSize,5
Config.SM,MaxWarpsPerWarpPool,16
Device,GridCount,0
SM 0,IMU Instructions,0
SM 3,SPU Instructions,0
SM 5,RegistersReads,0
SM 6,InstructionsPerCycle,0
SM 1,Cycles,1222
SM 8,SPU Instructions,0
Config.SFU,ExecutionLatency,1
Config.SFU,WriteLatency,1
Config.BRU,ReadLatency,5
Device,Cycles,1222
SM 0,SFU Instructions,592
SM 2,BlockCount,8
Config.LSU,WriteLatency,1
SM 7,InstructionsPerCycle,0
SM 0,DPU Instructions,0
Config.SFU,ReadLatency,1
SM 6,SPU Instructions,0
Config.SFU,Width,1
SM 7,RegistersWrites,0
SM 11,Cycles,1222
SM 9,Cycles,1222
Config.BRU,NumSPULanes,32
SM 12,BRU Instructions,0
SM 6,IMU Instructions,0
SM 4,IMU Instructions,0
SM 1,DPU Instructions,0
SM 3,IMU Instructions,0
SM 6,LDS Instructions,256
SM 4,DPU Instructions,0
SM 11,RegistersWrites,0
SM 13,InstructionsPerCycle,0
SM 0,SPU Instructions,0
Config.SM,MaxBlocksPerWarpPool,4
SM 2,DPU Instructions,0
SM 7,LDS Instructions,256
SM 7,SFU Instructions,592
Config.SPU,NumSPULanes,32
Config.LSU,DispatchBufferSize,2
SM 2,SPU Instructions,0
SM 12,InstructionsPerCycle,0
SM 5,DPU Instructions,0
SM 8,RegistersWrites,0
SM 1,InstructionsPerCycle,0
SM 11,LDS Instructions,256
SM 7,Cycles,1222
SM 7,RegistersReads,0
Config.DPU,NumSPULanes,32
SM 1,IMU Instructions,0
Config.IMU,ExecutionBufferSize,1
SM 13,LDS Instructions,256
SM 5,BlockCount,8
SM 5,BRU Instructions,0
Config.BRU,WriteBufferSize,5
