vendor_name = ModelSim
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/TB_EFES_Fpga_Top.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff_rst1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.sdc
source_file = 1, C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/db/EFES_Fpga_Top.cbx.xml
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = EFES_Fpga_Top
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:0:FIRST_FF:FF_0|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[6]\, Stream_REG|data_out[6], EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[0]\, Stream_REG|data_out[0], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:9:FF_i|Q\, UART_Driver|FIFO|\FFcyc:9:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|AND1|Y~0\, UART_Driver|SYNCH|SYNCH_CNT|AND1|Y~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:0:FIRST_FF:FF_0|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[7]\, Buttons_Driver|But_Reg|data_out[7], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:8:FF_i|Q\, UART_Driver|FIFO|\FFcyc:8:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:9:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:9:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|s_control_mux[0]\, UART_Driver|FIFO|s_control_mux[0], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:9:IF_MUXi:MUXi|Mux0~1\, UART_Driver|FIFO|\MUX_cyc:9:IF_MUXi:MUXi|Mux0~1, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|s_clk\, UART_Driver|FIFO|s_clk, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:0:FIRST_FF:FF_0|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:1:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:2:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~0\, UART_Driver|CLK_DIV|CMP|ComparatorBit~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:4:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:5:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:3:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:6:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~1\, UART_Driver|CLK_DIV|CMP|ComparatorBit~1, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:7:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:7:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:8:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:8:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:9:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:9:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:10:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:10:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~2\, UART_Driver|CLK_DIV|CMP|ComparatorBit~2, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:11:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:11:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:12:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:12:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:13:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:13:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:14:SECOND_FF:FF_i|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:14:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~3\, UART_Driver|CLK_DIV|CMP|ComparatorBit~3, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~4\, UART_Driver|CLK_DIV|CMP|ComparatorBit~4, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:15:LAST_FF:FF_N|data\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:15:LAST_FF:FF_N|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit\, UART_Driver|CLK_DIV|CMP|ComparatorBit, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:15:LAST_FF:FF_N|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:15:LAST_FF:FF_N|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:0:FIRST_FF:FF_0|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:1:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:2:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~0\, CLK_div_1ms|CMP|ComparatorBit~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:5:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:3:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:4:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:6:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~1\, CLK_div_1ms|CMP|ComparatorBit~1, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:8:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:8:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:7:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:7:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:9:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:9:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:10:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:10:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~2\, CLK_div_1ms|CMP|ComparatorBit~2, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:13:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:13:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:11:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:11:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:12:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:12:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:14:SECOND_FF:FF_i|data\, CLK_div_1ms|UP_CNT|\MAIN_GEN:14:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~3\, CLK_div_1ms|CMP|ComparatorBit~3, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~4\, CLK_div_1ms|CMP|ComparatorBit~4, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit\, CLK_div_1ms|CMP|ComparatorBit, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[6]\, Buttons_Driver|But_Reg|data_out[6], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:7:FF_i|Q\, UART_Driver|FIFO|\FFcyc:7:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:8:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:8:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|RST_REG|data_out\, UART_Driver|CLK_DIV|RST_REG|data_out, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|s_reset_cnt~0\, UART_Driver|CLK_DIV|s_reset_cnt~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:1:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:2:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|s_en_inc[3]\, UART_Driver|CLK_DIV|UP_CNT|s_en_inc[3], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:4:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:5:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:3:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:6:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|s_en_inc[6]\, UART_Driver|CLK_DIV|UP_CNT|s_en_inc[6], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:7:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:7:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:8:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:8:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:9:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:9:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|s_en_inc[9]\, UART_Driver|CLK_DIV|UP_CNT|s_en_inc[9], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:10:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:10:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:11:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:11:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:12:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:12:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|s_en_inc[12]\, UART_Driver|CLK_DIV|UP_CNT|s_en_inc[12], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:13:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:13:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:14:SECOND_FF:FF_i|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:14:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:15:LAST_FF:FF_N|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:15:LAST_FF:FF_N|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|s_en_inc[3]\, CLK_div_1ms|UP_CNT|s_en_inc[3], EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|s_en_inc[6]\, CLK_div_1ms|UP_CNT|s_en_inc[6], EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|s_en_inc[9]\, CLK_div_1ms|UP_CNT|s_en_inc[9], EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|s_en_inc[12]\, CLK_div_1ms|UP_CNT|s_en_inc[12], EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:15:LAST_FF:FF_N|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:15:LAST_FF:FF_N|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|RST_REG|data_out\, CLK_div_1ms|RST_REG|data_out, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|s_reset_cnt~0\, CLK_div_1ms|s_reset_cnt~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:1:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:2:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:5:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:3:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:4:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:6:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:8:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:8:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:7:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:7:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:9:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:9:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:10:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:10:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:13:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:13:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:11:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:11:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:12:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:12:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:14:SECOND_FF:FF_i|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:14:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[5]\, Buttons_Driver|But_Reg|data_out[5], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:6:FF_i|Q\, UART_Driver|FIFO|\FFcyc:6:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:7:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:7:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[4]\, Buttons_Driver|But_Reg|data_out[4], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:5:FF_i|Q\, UART_Driver|FIFO|\FFcyc:5:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:6:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:6:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[3]\, Buttons_Driver|But_Reg|data_out[3], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:4:FF_i|Q\, UART_Driver|FIFO|\FFcyc:4:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:5:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:5:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[2]\, Buttons_Driver|But_Reg|data_out[2], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:3:FF_i|Q\, UART_Driver|FIFO|\FFcyc:3:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:4:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:4:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[1]\, Buttons_Driver|But_Reg|data_out[1], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:2:FF_i|Q\, UART_Driver|FIFO|\FFcyc:2:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:3:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:3:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[0]\, Buttons_Driver|But_Reg|data_out[0], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:1:FF_i|Q\, UART_Driver|FIFO|\FFcyc:1:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:2:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:2:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:0:FF_i|Q\, UART_Driver|FIFO|\FFcyc:0:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|Parity_XNOR|matrix[0][3]~0\, UART_Driver|Parity_XNOR|matrix[0][3]~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|Parity_XNOR|matrix[0][3]~1\, UART_Driver|Parity_XNOR|matrix[0][3]~1, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:1:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:1:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[6]~1\, Stream_REG|data_out[6]~1, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[0]~7\, Stream_REG|data_out[0]~7, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|UP_CNT|MAIN_GEN:0:FIRST_FF:FF_0|data~0\, UART_Driver|CLK_DIV|UP_CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data~0, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|UP_CNT|MAIN_GEN:0:FIRST_FF:FF_0|data~0\, CLK_div_1ms|UP_CNT|\MAIN_GEN:0:FIRST_FF:FF_0|data~0, EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[6]~input\, TOP_Buttons[6]~input, EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[0]~input\, TOP_Buttons[0]~input, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|CMP|ComparatorBit~clkctrl\, CLK_div_1ms|CMP|ComparatorBit~clkctrl, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|s_clk~clkctrl\, UART_Driver|FIFO|s_clk~clkctrl, EFES_Fpga_Top, 1
instance = comp, \CLK_div_1ms|s_reset_cnt~0clkctrl\, CLK_div_1ms|s_reset_cnt~0clkctrl, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|CMP|ComparatorBit~clkctrl\, UART_Driver|CLK_DIV|CMP|ComparatorBit~clkctrl, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|CLK_DIV|s_reset_cnt~0clkctrl\, UART_Driver|CLK_DIV|s_reset_cnt~0clkctrl, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[5]~feeder\, Buttons_Driver|But_Reg|data_out[5]~feeder, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|But_Reg|data_out[2]~feeder\, Buttons_Driver|But_Reg|data_out[2]~feeder, EFES_Fpga_Top, 1
instance = comp, \TOP_event~output\, TOP_event~output, EFES_Fpga_Top, 1
instance = comp, \TOP_uart_output~output\, TOP_uart_output~output, EFES_Fpga_Top, 1
instance = comp, \TOP_uart_busy~output\, TOP_uart_busy~output, EFES_Fpga_Top, 1
instance = comp, \TOP_clk~input\, TOP_clk~input, EFES_Fpga_Top, 1
instance = comp, \TOP_clk~inputclkctrl\, TOP_clk~inputclkctrl, EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[5]~input\, TOP_Buttons[5]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[5]~2\, Stream_REG|data_out[5]~2, EFES_Fpga_Top, 1
instance = comp, \TOP_reset~input\, TOP_reset~input, EFES_Fpga_Top, 1
instance = comp, \TOP_enable~input\, TOP_enable~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[5]\, Stream_REG|data_out[5], EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[7]~input\, TOP_Buttons[7]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[7]~0\, Stream_REG|data_out[7]~0, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[7]\, Stream_REG|data_out[7], EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[4]~input\, TOP_Buttons[4]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[4]~3\, Stream_REG|data_out[4]~3, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[4]\, Stream_REG|data_out[4], EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|OR8x1|Y~0\, Buttons_Driver|OR8x1|Y~0, EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[1]~input\, TOP_Buttons[1]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[1]~6\, Stream_REG|data_out[1]~6, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[1]\, Stream_REG|data_out[1], EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[3]~input\, TOP_Buttons[3]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[3]~4\, Stream_REG|data_out[3]~4, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[3]\, Stream_REG|data_out[3], EFES_Fpga_Top, 1
instance = comp, \TOP_Buttons[2]~input\, TOP_Buttons[2]~input, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[2]~5\, Stream_REG|data_out[2]~5, EFES_Fpga_Top, 1
instance = comp, \Stream_REG|data_out[2]\, Stream_REG|data_out[2], EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|OR8x1|Y~1\, Buttons_Driver|OR8x1|Y~1, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|OR8x1|Y\, Buttons_Driver|OR8x1|Y, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|Eve_Reg|data_out\, Buttons_Driver|Eve_Reg|data_out, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:2:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \Buttons_Driver|Eve_Reg|data_out~clkctrl\, Buttons_Driver|Eve_Reg|data_out~clkctrl, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:2:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:2:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|AND1|Y\, UART_Driver|SYNCH|SYNCH_CNT|AND1|Y, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:1:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:1:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:1:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[2]~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[2]~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|s_en_inc[2]\, UART_Driver|SYNCH|SYNCH_CNT|CNT|s_en_inc[2], EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:3:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:3:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:3:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:4:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:4:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:4:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[5]~1\, UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[5]~1, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:5:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:5:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:5:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[5]~2\, UART_Driver|SYNCH|SYNCH_CNT|CNT|s_toggle[5]~2, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:6:SECOND_FF:FF_i|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:6:SECOND_FF:FF_i|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:6:SECOND_FF:FF_i|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:7:LAST_FF:FF_N|data~0\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:7:LAST_FF:FF_N|data~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CNT|CNT|MAIN_GEN:7:LAST_FF:FF_N|data\, UART_Driver|SYNCH|SYNCH_CNT|CNT|\MAIN_GEN:7:LAST_FF:FF_N|data, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_CMP|CMP_A_le_B~0\, UART_Driver|SYNCH|SYNCH_CMP|CMP_A_le_B~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_UART_busy~0\, UART_Driver|SYNCH|SYNCH_UART_busy~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|SYNCH|SYNCH_UART_busy~1\, UART_Driver|SYNCH|SYNCH_UART_busy~1, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|LoadReg1|data_out~feeder\, UART_Driver|LoadReg1|data_out~feeder, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|LoadReg1|data_out\, UART_Driver|LoadReg1|data_out, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|LoadReg2|data_out\, UART_Driver|LoadReg2|data_out, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|MUX_cyc:10:IF_MUXi:MUXi|Mux0~0\, UART_Driver|FIFO|\MUX_cyc:10:IF_MUXi:MUXi|Mux0~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|s_control_mux[0]~0\, UART_Driver|FIFO|s_control_mux[0]~0, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|FIFO|FFcyc:10:FF_i|Q\, UART_Driver|FIFO|\FFcyc:10:FF_i|Q, EFES_Fpga_Top, 1
instance = comp, \UART_Driver|MUX_out|portY~0\, UART_Driver|MUX_out|portY~0, EFES_Fpga_Top, 1
