{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725762225518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725762225518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  7 23:23:45 2024 " "Processing started: Sat Sep  7 23:23:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725762225518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762225518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762225519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725762225598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725762225598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32 " "Found entity 1: Alu32" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ProcessUnit.v(58) " "Verilog HDL Module Instantiation warning at ProcessUnit.v(58): ignored dangling comma in List of Port Connections" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ProcessUnit.v(66) " "Verilog HDL Module Instantiation warning at ProcessUnit.v(66): ignored dangling comma in List of Port Connections" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionParser.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionParser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RtAndRdMux.v 1 1 " "Found 1 design units, including 1 entities, in source file RtAndRdMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RtAndRdMux " "Found entity 1: RtAndRdMux" {  } { { "RtAndRdMux.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/RtAndRdMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignalExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Mux " "Found entity 1: Alu32Mux" {  } { { "Alu32Mux.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMux.v 1 1 " "Found 1 design units, including 1 entities, in source file PCMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMux " "Found entity 1: PCMux" {  } { { "PCMux.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/PCMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemMux.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemMux " "Found entity 1: DataMemMux" {  } { { "DataMemMux.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(58) " "Verilog HDL Instantiation warning at ProcessUnit.v(58): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(66) " "Verilog HDL Instantiation warning at ProcessUnit.v(66): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(79) " "Verilog HDL Instantiation warning at ProcessUnit.v(79): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(86) " "Verilog HDL Instantiation warning at ProcessUnit.v(86): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(105) " "Verilog HDL Instantiation warning at ProcessUnit.v(105): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(110) " "Verilog HDL Instantiation warning at ProcessUnit.v(110): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(117) " "Verilog HDL Instantiation warning at ProcessUnit.v(117): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(126) " "Verilog HDL Instantiation warning at ProcessUnit.v(126): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(138) " "Verilog HDL Instantiation warning at ProcessUnit.v(138): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(147) " "Verilog HDL Instantiation warning at ProcessUnit.v(147): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 147 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(154) " "Verilog HDL Instantiation warning at ProcessUnit.v(154): instance has no name" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 154 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(50) " "Verilog HDL Instantiation warning at Mips32.v(50): instance has no name" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(66) " "Verilog HDL Instantiation warning at Mips32.v(66): instance has no name" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1725762229232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips32 " "Elaborating entity \"Mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725762229251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessUnit ProcessUnit:comb_3 " "Elaborating entity \"ProcessUnit\" for hierarchy \"ProcessUnit:comb_3\"" {  } { { "Mips32.v" "comb_3" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProcessUnit:comb_3\|ProgramCounter:comb_3 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProcessUnit:comb_3\|ProgramCounter:comb_3\"" {  } { { "ProcessUnit.v" "comb_3" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory ProcessUnit:comb_3\|InstructionMemory:comb_36 " "Elaborating entity \"InstructionMemory\" for hierarchy \"ProcessUnit:comb_3\|InstructionMemory:comb_36\"" {  } { { "ProcessUnit.v" "comb_36" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229254 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_single_count InstructionMemory.v(12) " "Verilog HDL Always Construct warning at InstructionMemory.v(12): variable \"clk_single_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_single_count InstructionMemory.v(9) " "Verilog HDL Always Construct warning at InstructionMemory.v(9): inferring latch(es) for variable \"clk_single_count\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[10..8\] 0 InstructionMemory.v(7) " "Net \"mem\[10..8\]\" at InstructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[5\] 0 InstructionMemory.v(7) " "Net \"mem\[5\]\" at InstructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[0\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[1\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[2\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[3\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[4\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[5\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[6\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[7\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[8\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[9\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[10\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[11\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[12\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[13\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[14\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[15\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[16\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[17\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[18\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[19\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[20\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[21\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[22\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[23\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[24\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[25\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[26\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[27\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[28\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[29\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[30\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_single_count\[31\] InstructionMemory.v(12) " "Inferred latch for \"clk_single_count\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[0\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229255 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[1\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[2\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[3\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[4\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229256 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[6\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[0\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[1\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[2\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[3\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[4\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[5\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[6\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[7\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[8\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[9\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[10\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[11\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[12\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[13\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[14\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[15\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[16\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[16\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[17\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[17\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[18\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[18\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[19\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[19\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[20\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[20\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[21\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[21\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[22\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[22\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[23\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[23\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[24\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[24\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[25\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[25\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[26\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[26\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[27\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[27\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[28\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[28\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[29\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[29\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[30\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[30\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[31\] InstructionMemory.v(12) " "Inferred latch for \"mem\[7\]\[31\]\" at InstructionMemory.v(12)" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/InstructionMemory.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 "|Mips32|ProcessUnit:comb_3|InstructionMemory:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionParser ProcessUnit:comb_3\|InstructionParser:comb_69 " "Elaborating entity \"InstructionParser\" for hierarchy \"ProcessUnit:comb_3\|InstructionParser:comb_69\"" {  } { { "ProcessUnit.v" "comb_69" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtAndRdMux ProcessUnit:comb_3\|RtAndRdMux:comb_70 " "Elaborating entity \"RtAndRdMux\" for hierarchy \"ProcessUnit:comb_3\|RtAndRdMux:comb_70\"" {  } { { "ProcessUnit.v" "comb_70" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers ProcessUnit:comb_3\|Registers:comb_71 " "Elaborating entity \"Registers\" for hierarchy \"ProcessUnit:comb_3\|Registers:comb_71\"" {  } { { "ProcessUnit.v" "comb_71" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend ProcessUnit:comb_3\|SignalExtend:comb_72 " "Elaborating entity \"SignalExtend\" for hierarchy \"ProcessUnit:comb_3\|SignalExtend:comb_72\"" {  } { { "ProcessUnit.v" "comb_72" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32Mux ProcessUnit:comb_3\|Alu32Mux:comb_73 " "Elaborating entity \"Alu32Mux\" for hierarchy \"ProcessUnit:comb_3\|Alu32Mux:comb_73\"" {  } { { "ProcessUnit.v" "comb_73" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32 ProcessUnit:comb_3\|Alu32:comb_74 " "Elaborating entity \"Alu32\" for hierarchy \"ProcessUnit:comb_3\|Alu32:comb_74\"" {  } { { "ProcessUnit.v" "comb_74" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(68) " "Verilog HDL assignment warning at Alu32.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(74) " "Verilog HDL assignment warning at Alu32.v(74): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(80) " "Verilog HDL assignment warning at Alu32.v(80): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(86) " "Verilog HDL assignment warning at Alu32.v(86): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(92) " "Verilog HDL assignment warning at Alu32.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(98) " "Verilog HDL assignment warning at Alu32.v(98): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(104) " "Verilog HDL assignment warning at Alu32.v(104): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(110) " "Verilog HDL assignment warning at Alu32.v(110): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(116) " "Verilog HDL assignment warning at Alu32.v(116): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(122) " "Verilog HDL assignment warning at Alu32.v(122): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(129) " "Verilog HDL assignment warning at Alu32.v(129): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(135) " "Verilog HDL assignment warning at Alu32.v(135): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Alu32.v(113) " "Verilog HDL Case Statement warning at Alu32.v(113): case item expression covers a value already covered by a previous case item" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 "|Mips32|ProcessUnit:comb_3|Alu32:comb_42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMux ProcessUnit:comb_3\|PCMux:comb_75 " "Elaborating entity \"PCMux\" for hierarchy \"ProcessUnit:comb_3\|PCMux:comb_75\"" {  } { { "ProcessUnit.v" "comb_75" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProcessUnit:comb_3\|DataMemory:comb_76 " "Elaborating entity \"DataMemory\" for hierarchy \"ProcessUnit:comb_3\|DataMemory:comb_76\"" {  } { { "ProcessUnit.v" "comb_76" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229263 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRead DataMemory.v(20) " "Verilog HDL Always Construct warning at DataMemory.v(20): inferring latch(es) for variable \"DataRead\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[0\] DataMemory.v(20) " "Inferred latch for \"DataRead\[0\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[1\] DataMemory.v(20) " "Inferred latch for \"DataRead\[1\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[2\] DataMemory.v(20) " "Inferred latch for \"DataRead\[2\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[3\] DataMemory.v(20) " "Inferred latch for \"DataRead\[3\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[4\] DataMemory.v(20) " "Inferred latch for \"DataRead\[4\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[5\] DataMemory.v(20) " "Inferred latch for \"DataRead\[5\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[6\] DataMemory.v(20) " "Inferred latch for \"DataRead\[6\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[7\] DataMemory.v(20) " "Inferred latch for \"DataRead\[7\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[8\] DataMemory.v(20) " "Inferred latch for \"DataRead\[8\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[9\] DataMemory.v(20) " "Inferred latch for \"DataRead\[9\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[10\] DataMemory.v(20) " "Inferred latch for \"DataRead\[10\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[11\] DataMemory.v(20) " "Inferred latch for \"DataRead\[11\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[12\] DataMemory.v(20) " "Inferred latch for \"DataRead\[12\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[13\] DataMemory.v(20) " "Inferred latch for \"DataRead\[13\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[14\] DataMemory.v(20) " "Inferred latch for \"DataRead\[14\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[15\] DataMemory.v(20) " "Inferred latch for \"DataRead\[15\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[16\] DataMemory.v(20) " "Inferred latch for \"DataRead\[16\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[17\] DataMemory.v(20) " "Inferred latch for \"DataRead\[17\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[18\] DataMemory.v(20) " "Inferred latch for \"DataRead\[18\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[19\] DataMemory.v(20) " "Inferred latch for \"DataRead\[19\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[20\] DataMemory.v(20) " "Inferred latch for \"DataRead\[20\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[21\] DataMemory.v(20) " "Inferred latch for \"DataRead\[21\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[22\] DataMemory.v(20) " "Inferred latch for \"DataRead\[22\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[23\] DataMemory.v(20) " "Inferred latch for \"DataRead\[23\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[24\] DataMemory.v(20) " "Inferred latch for \"DataRead\[24\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[25\] DataMemory.v(20) " "Inferred latch for \"DataRead\[25\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[26\] DataMemory.v(20) " "Inferred latch for \"DataRead\[26\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[27\] DataMemory.v(20) " "Inferred latch for \"DataRead\[27\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[28\] DataMemory.v(20) " "Inferred latch for \"DataRead\[28\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[29\] DataMemory.v(20) " "Inferred latch for \"DataRead\[29\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[30\] DataMemory.v(20) " "Inferred latch for \"DataRead\[30\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[31\] DataMemory.v(20) " "Inferred latch for \"DataRead\[31\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 "|Mips32|ProcessUnit:comb_3|DataMemory:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemMux ProcessUnit:comb_3\|DataMemMux:comb_77 " "Elaborating entity \"DataMemMux\" for hierarchy \"ProcessUnit:comb_3\|DataMemMux:comb_77\"" {  } { { "ProcessUnit.v" "comb_77" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_4 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_4\"" {  } { { "Mips32.v" "comb_4" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229264 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(19) " "Verilog HDL Case Statement warning at ControlUnit.v(19): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JumpReg ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"JumpReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "And ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"And\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Immediate ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(19) " "Verilog HDL Always Construct warning at ControlUnit.v(19): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(19) " "Inferred latch for \"RegWrite\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate ControlUnit.v(19) " "Inferred latch for \"Immediate\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(19) " "Inferred latch for \"MemWrite\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.v(19) " "Inferred latch for \"MemToReg\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(19) " "Inferred latch for \"MemRead\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "And ControlUnit.v(19) " "Inferred latch for \"And\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal ControlUnit.v(19) " "Inferred latch for \"Jal\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.v(19) " "Inferred latch for \"Jump\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg ControlUnit.v(19) " "Inferred latch for \"JumpReg\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(19) " "Inferred latch for \"Branch\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.v(19) " "Inferred latch for \"RegDst\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[0\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[1\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[2\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[3\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[3\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[4\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[4\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[5\] ControlUnit.v(19) " "Inferred latch for \"AluOP\[5\]\" at ControlUnit.v(19)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229265 "|Mips32|ControlUnit:comb_4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|RegWrite " "LATCH primitive \"ControlUnit:comb_4\|RegWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Immediate " "LATCH primitive \"ControlUnit:comb_4\|Immediate\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|MemWrite " "LATCH primitive \"ControlUnit:comb_4\|MemWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|MemToReg " "LATCH primitive \"ControlUnit:comb_4\|MemToReg\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|MemRead " "LATCH primitive \"ControlUnit:comb_4\|MemRead\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|And " "LATCH primitive \"ControlUnit:comb_4\|And\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Jal " "LATCH primitive \"ControlUnit:comb_4\|Jal\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Jump " "LATCH primitive \"ControlUnit:comb_4\|Jump\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|JumpReg " "LATCH primitive \"ControlUnit:comb_4\|JumpReg\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|RegDst " "LATCH primitive \"ControlUnit:comb_4\|RegDst\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[0\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[0\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[1\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[1\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[2\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[2\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[3\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[3\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[4\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[4\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229511 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ProcessUnit:comb_3\|DataMemory:comb_76\|mem " "RAM logic \"ProcessUnit:comb_3\|DataMemory:comb_76\|mem\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.v" "mem" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/DataMemory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1725762229637 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725762229637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[0\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[0\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[1\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[1\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[2\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[2\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[3\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[3\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[4\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[4\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|AluOP\[5\] " "LATCH primitive \"ControlUnit:comb_4\|AluOP\[5\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Immediate " "LATCH primitive \"ControlUnit:comb_4\|Immediate\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|RegDst " "LATCH primitive \"ControlUnit:comb_4\|RegDst\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|RegWrite " "LATCH primitive \"ControlUnit:comb_4\|RegWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|JumpReg " "LATCH primitive \"ControlUnit:comb_4\|JumpReg\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|And " "LATCH primitive \"ControlUnit:comb_4\|And\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Jump " "LATCH primitive \"ControlUnit:comb_4\|Jump\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:comb_4\|Jal " "LATCH primitive \"ControlUnit:comb_4\|Jal\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ControlUnit.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725762229782 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcessUnit:comb_3\|Alu32:comb_74\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcessUnit:comb_3\|Alu32:comb_74\|Mult0\"" {  } { { "Alu32.v" "Mult0" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762229825 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcessUnit:comb_3\|Alu32:comb_74\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcessUnit:comb_3\|Alu32:comb_74\|Div0\"" {  } { { "Alu32.v" "Div0" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762229825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725762229825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\"" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0 " "Instantiated megafunction \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229845 ""}  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725762229845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_divide:Div0\"" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762229869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_divide:Div0 " "Instantiated megafunction \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725762229869 ""}  } { { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725762229869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725762229962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762229962 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 126 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762230045 "|Mips32|ProcessUnit:comb_3|Alu32:comb_74|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ProcessUnit:comb_3\|Alu32:comb_74\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/ProcessUnit.v" 126 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762230045 "|Mips32|ProcessUnit:comb_3|Alu32:comb_74|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1725762230045 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1725762230045 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725762230150 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1725762230163 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1725762230163 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[4\] GND " "Pin \"instr_dbg\[4\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[5\] GND " "Pin \"instr_dbg\[5\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[6\] GND " "Pin \"instr_dbg\[6\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[7\] GND " "Pin \"instr_dbg\[7\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[8\] GND " "Pin \"instr_dbg\[8\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[9\] GND " "Pin \"instr_dbg\[9\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[10\] GND " "Pin \"instr_dbg\[10\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[13\] GND " "Pin \"instr_dbg\[13\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[14\] GND " "Pin \"instr_dbg\[14\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[15\] GND " "Pin \"instr_dbg\[15\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[19\] GND " "Pin \"instr_dbg\[19\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[20\] GND " "Pin \"instr_dbg\[20\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[29\] GND " "Pin \"instr_dbg\[29\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_dbg\[31\] GND " "Pin \"instr_dbg\[31\]\" is stuck at GND" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Mips32.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725762230417 "|Mips32|instr_dbg[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725762230417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725762230482 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ProcessUnit:comb_3\|Registers:comb_71\|regs\[31\]\[12\]~9 " "Logic cell \"ProcessUnit:comb_3\|Registers:comb_71\|regs\[31\]\[12\]~9\"" {  } { { "Registers.v" "regs\[31\]\[12\]~9" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Registers.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762230937 ""} { "Info" "ISCL_SCL_CELL_NAME" "ProcessUnit:comb_3\|Registers:comb_71\|regs\[31\]\[11\]~11 " "Logic cell \"ProcessUnit:comb_3\|Registers:comb_71\|regs\[31\]\[11\]~11\"" {  } { { "Registers.v" "regs\[31\]\[11\]~11" { Text "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Registers.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1725762230937 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1725762230937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725762231035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725762231035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1817 " "Implemented 1817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725762231096 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725762231096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1618 " "Implemented 1618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725762231096 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725762231096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725762231096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725762231105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  7 23:23:51 2024 " "Processing ended: Sat Sep  7 23:23:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725762231105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725762231105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725762231105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725762231105 ""}
