

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Thu Jul 30 13:37:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.745|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9651|  9651|  9651|  9651|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 1.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        |- Loop 2         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 2.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        |- Loop 3         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 3.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 3.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 11 18 
11 --> 12 10 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 
19 --> 20 18 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %E_V), !map !36"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A_V), !map !42"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B_V), !map !46"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %F_V), !map !50"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %C_V), !map !54"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %D_V), !map !58"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %G_V), !map !62"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kernel_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %E_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:5]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %A_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:6]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %B_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:7]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %F_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:8]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %C_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:9]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %D_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:10]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %G_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./linear-algebra-3mm.cpp:11]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./linear-algebra-3mm.cpp:12]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [./linear-algebra-3mm.cpp:13]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 43 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %i_0, -8" [./linear-algebra-3mm.cpp:13]   --->   Operation 44 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./linear-algebra-3mm.cpp:13]   --->   Operation 46 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader155.preheader, label %hls_label_0_begin" [./linear-algebra-3mm.cpp:13]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [./linear-algebra-3mm.cpp:13]   --->   Operation 48 'specregionbegin' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./linear-algebra-3mm.cpp:19]   --->   Operation 49 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %tmp_6 to i8" [./linear-algebra-3mm.cpp:16]   --->   Operation 50 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %2" [./linear-algebra-3mm.cpp:16]   --->   Operation 51 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader155" [./linear-algebra-3mm.cpp:30]   --->   Operation 52 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %hls_label_0_begin ], [ %j, %hls_label_1_end ]"   --->   Operation 53 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %j_0, -8" [./linear-algebra-3mm.cpp:16]   --->   Operation 54 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 55 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [./linear-algebra-3mm.cpp:16]   --->   Operation 56 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %hls_label_0_end, label %hls_label_1_begin" [./linear-algebra-3mm.cpp:16]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [./linear-algebra-3mm.cpp:16]   --->   Operation 58 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %j_0 to i8" [./linear-algebra-3mm.cpp:19]   --->   Operation 59 'zext' 'zext_ln321' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.87ns)   --->   "%add_ln321 = add i8 %zext_ln16, %zext_ln321" [./linear-algebra-3mm.cpp:19]   --->   Operation 60 'add' 'add_ln321' <Predicate = (!icmp_ln16)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i8 %add_ln321 to i64" [./linear-algebra-3mm.cpp:19]   --->   Operation 61 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%E_V_addr = getelementptr [64 x i32]* %E_V, i64 0, i64 %zext_ln321_1" [./linear-algebra-3mm.cpp:19]   --->   Operation 62 'getelementptr' 'E_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.76ns)   --->   "br label %3" [./linear-algebra-3mm.cpp:21]   --->   Operation 63 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [./linear-algebra-3mm.cpp:29]   --->   Operation 64 'specregionend' 'empty_5' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [./linear-algebra-3mm.cpp:13]   --->   Operation 65 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%E_V_load = phi i32 [ 0, %hls_label_1_begin ], [ %add_ln700, %4 ]" [./linear-algebra-3mm.cpp:26]   --->   Operation 66 'phi' 'E_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %hls_label_1_begin ], [ %k, %4 ]"   --->   Operation 67 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.25ns)   --->   "store i32 %E_V_load, i32* %E_V_addr, align 4" [./linear-algebra-3mm.cpp:26]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp eq i4 %k_0, -8" [./linear-algebra-3mm.cpp:21]   --->   Operation 69 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [./linear-algebra-3mm.cpp:21]   --->   Operation 71 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %hls_label_1_end, label %4" [./linear-algebra-3mm.cpp:21]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %k_0 to i8" [./linear-algebra-3mm.cpp:24]   --->   Operation 73 'zext' 'zext_ln215' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln215 = add i8 %zext_ln215, %zext_ln16" [./linear-algebra-3mm.cpp:24]   --->   Operation 74 'add' 'add_ln215' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %add_ln215 to i64" [./linear-algebra-3mm.cpp:24]   --->   Operation 75 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr [64 x i32]* %A_V, i64 0, i64 %zext_ln215_1" [./linear-algebra-3mm.cpp:24]   --->   Operation 76 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_0, i3 0)" [./linear-algebra-3mm.cpp:24]   --->   Operation 77 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i7 %tmp_9 to i8" [./linear-algebra-3mm.cpp:24]   --->   Operation 78 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln215_1 = add i8 %zext_ln321, %zext_ln215_2" [./linear-algebra-3mm.cpp:24]   --->   Operation 79 'add' 'add_ln215_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %add_ln215_1 to i64" [./linear-algebra-3mm.cpp:24]   --->   Operation 80 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr [64 x i32]* %B_V, i64 0, i64 %zext_ln215_3" [./linear-algebra-3mm.cpp:24]   --->   Operation 81 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [./linear-algebra-3mm.cpp:24]   --->   Operation 82 'load' 'A_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%B_V_load = load i32* %B_V_addr, align 4" [./linear-algebra-3mm.cpp:24]   --->   Operation 83 'load' 'B_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)" [./linear-algebra-3mm.cpp:28]   --->   Operation 84 'specregionend' 'empty_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [./linear-algebra-3mm.cpp:16]   --->   Operation 85 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [./linear-algebra-3mm.cpp:24]   --->   Operation 86 'load' 'A_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%B_V_load = load i32* %B_V_addr, align 4" [./linear-algebra-3mm.cpp:24]   --->   Operation 87 'load' 'B_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 88 [3/3] (5.74ns)   --->   "%v_V = mul i32 %A_V_load, %B_V_load" [./linear-algebra-3mm.cpp:24]   --->   Operation 88 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 89 [2/3] (5.74ns)   --->   "%v_V = mul i32 %A_V_load, %B_V_load" [./linear-algebra-3mm.cpp:24]   --->   Operation 89 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 90 [1/3] (5.74ns)   --->   "%v_V = mul i32 %A_V_load, %B_V_load" [./linear-algebra-3mm.cpp:24]   --->   Operation 90 'mul' 'v_V' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %E_V_load, %v_V" [./linear-algebra-3mm.cpp:26]   --->   Operation 91 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %3" [./linear-algebra-3mm.cpp:21]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_1, %hls_label_3_end ], [ 0, %.preheader155.preheader ]"   --->   Operation 93 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.30ns)   --->   "%icmp_ln30 = icmp eq i4 %i1_0, -8" [./linear-algebra-3mm.cpp:30]   --->   Operation 94 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 95 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i1_0, 1" [./linear-algebra-3mm.cpp:30]   --->   Operation 96 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader.preheader, label %hls_label_3_begin" [./linear-algebra-3mm.cpp:30]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [./linear-algebra-3mm.cpp:30]   --->   Operation 98 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i1_0, i3 0)" [./linear-algebra-3mm.cpp:36]   --->   Operation 99 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %tmp_7 to i8" [./linear-algebra-3mm.cpp:33]   --->   Operation 100 'zext' 'zext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.76ns)   --->   "br label %5" [./linear-algebra-3mm.cpp:33]   --->   Operation 101 'br' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_10 : Operation 102 [1/1] (1.76ns)   --->   "br label %.preheader" [./linear-algebra-3mm.cpp:48]   --->   Operation 102 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 11 <SV = 3> <Delay = 1.87>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %hls_label_3_begin ], [ %j_1, %hls_label_4_end ]"   --->   Operation 103 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %j2_0, -8" [./linear-algebra-3mm.cpp:33]   --->   Operation 104 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 105 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j2_0, 1" [./linear-algebra-3mm.cpp:33]   --->   Operation 106 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %hls_label_3_end, label %hls_label_4_begin" [./linear-algebra-3mm.cpp:33]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [./linear-algebra-3mm.cpp:33]   --->   Operation 108 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i4 %j2_0 to i8" [./linear-algebra-3mm.cpp:36]   --->   Operation 109 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (1.87ns)   --->   "%add_ln321_1 = add i8 %zext_ln33, %zext_ln321_2" [./linear-algebra-3mm.cpp:36]   --->   Operation 110 'add' 'add_ln321_1' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i8 %add_ln321_1 to i64" [./linear-algebra-3mm.cpp:36]   --->   Operation 111 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%F_V_addr = getelementptr [64 x i32]* %F_V, i64 0, i64 %zext_ln321_3" [./linear-algebra-3mm.cpp:36]   --->   Operation 112 'getelementptr' 'F_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.76ns)   --->   "br label %6" [./linear-algebra-3mm.cpp:38]   --->   Operation 113 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)" [./linear-algebra-3mm.cpp:46]   --->   Operation 114 'specregionend' 'empty_10' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader155" [./linear-algebra-3mm.cpp:30]   --->   Operation 115 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 5.12>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%F_V_load = phi i32 [ 0, %hls_label_4_begin ], [ %add_ln700_1, %7 ]" [./linear-algebra-3mm.cpp:43]   --->   Operation 116 'phi' 'F_V_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%k3_0 = phi i4 [ 0, %hls_label_4_begin ], [ %k_1, %7 ]"   --->   Operation 117 'phi' 'k3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "store i32 %F_V_load, i32* %F_V_addr, align 4" [./linear-algebra-3mm.cpp:43]   --->   Operation 118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp eq i4 %k3_0, -8" [./linear-algebra-3mm.cpp:38]   --->   Operation 119 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 120 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (1.73ns)   --->   "%k_1 = add i4 %k3_0, 1" [./linear-algebra-3mm.cpp:38]   --->   Operation 121 'add' 'k_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %hls_label_4_end, label %7" [./linear-algebra-3mm.cpp:38]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i4 %k3_0 to i8" [./linear-algebra-3mm.cpp:41]   --->   Operation 123 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (1.87ns)   --->   "%add_ln215_2 = add i8 %zext_ln215_4, %zext_ln33" [./linear-algebra-3mm.cpp:41]   --->   Operation 124 'add' 'add_ln215_2' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %add_ln215_2 to i64" [./linear-algebra-3mm.cpp:41]   --->   Operation 125 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr [64 x i32]* %C_V, i64 0, i64 %zext_ln215_5" [./linear-algebra-3mm.cpp:41]   --->   Operation 126 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k3_0, i3 0)" [./linear-algebra-3mm.cpp:41]   --->   Operation 127 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i7 %tmp_s to i8" [./linear-algebra-3mm.cpp:41]   --->   Operation 128 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (1.87ns)   --->   "%add_ln215_3 = add i8 %zext_ln321_2, %zext_ln215_6" [./linear-algebra-3mm.cpp:41]   --->   Operation 129 'add' 'add_ln215_3' <Predicate = (!icmp_ln38)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %add_ln215_3 to i64" [./linear-algebra-3mm.cpp:41]   --->   Operation 130 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%D_V_addr = getelementptr [64 x i32]* %D_V, i64 0, i64 %zext_ln215_7" [./linear-algebra-3mm.cpp:41]   --->   Operation 131 'getelementptr' 'D_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 132 [2/2] (3.25ns)   --->   "%C_V_load = load i32* %C_V_addr, align 4" [./linear-algebra-3mm.cpp:41]   --->   Operation 132 'load' 'C_V_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 133 [2/2] (3.25ns)   --->   "%D_V_load = load i32* %D_V_addr, align 4" [./linear-algebra-3mm.cpp:41]   --->   Operation 133 'load' 'D_V_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)" [./linear-algebra-3mm.cpp:45]   --->   Operation 134 'specregionend' 'empty_9' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [./linear-algebra-3mm.cpp:33]   --->   Operation 135 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 3.25>
ST_13 : Operation 136 [1/2] (3.25ns)   --->   "%C_V_load = load i32* %C_V_addr, align 4" [./linear-algebra-3mm.cpp:41]   --->   Operation 136 'load' 'C_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 137 [1/2] (3.25ns)   --->   "%D_V_load = load i32* %D_V_addr, align 4" [./linear-algebra-3mm.cpp:41]   --->   Operation 137 'load' 'D_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 6> <Delay = 5.74>
ST_14 : Operation 138 [3/3] (5.74ns)   --->   "%v_V_1 = mul i32 %C_V_load, %D_V_load" [./linear-algebra-3mm.cpp:41]   --->   Operation 138 'mul' 'v_V_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.74>
ST_15 : Operation 139 [2/3] (5.74ns)   --->   "%v_V_1 = mul i32 %C_V_load, %D_V_load" [./linear-algebra-3mm.cpp:41]   --->   Operation 139 'mul' 'v_V_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 5.74>
ST_16 : Operation 140 [1/3] (5.74ns)   --->   "%v_V_1 = mul i32 %C_V_load, %D_V_load" [./linear-algebra-3mm.cpp:41]   --->   Operation 140 'mul' 'v_V_1' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 2.55>
ST_17 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %F_V_load, %v_V_1" [./linear-algebra-3mm.cpp:43]   --->   Operation 141 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "br label %6" [./linear-algebra-3mm.cpp:38]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 3> <Delay = 1.76>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%i5_0 = phi i4 [ %i_2, %hls_label_6_end ], [ 0, %.preheader.preheader ]"   --->   Operation 143 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (1.30ns)   --->   "%icmp_ln48 = icmp eq i4 %i5_0, -8" [./linear-algebra-3mm.cpp:48]   --->   Operation 144 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 145 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i5_0, 1" [./linear-algebra-3mm.cpp:48]   --->   Operation 146 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %11, label %hls_label_6_begin" [./linear-algebra-3mm.cpp:48]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [./linear-algebra-3mm.cpp:48]   --->   Operation 148 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i5_0, i3 0)" [./linear-algebra-3mm.cpp:59]   --->   Operation 149 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %tmp_8 to i8" [./linear-algebra-3mm.cpp:51]   --->   Operation 150 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (1.76ns)   --->   "br label %8" [./linear-algebra-3mm.cpp:51]   --->   Operation 151 'br' <Predicate = (!icmp_ln48)> <Delay = 1.76>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [./linear-algebra-3mm.cpp:65]   --->   Operation 152 'ret' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.87>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%j6_0 = phi i4 [ 0, %hls_label_6_begin ], [ %j_2, %hls_label_7_end ]"   --->   Operation 153 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (1.30ns)   --->   "%icmp_ln51 = icmp eq i4 %j6_0, -8" [./linear-algebra-3mm.cpp:51]   --->   Operation 154 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 155 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (1.73ns)   --->   "%j_2 = add i4 %j6_0, 1" [./linear-algebra-3mm.cpp:51]   --->   Operation 156 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %hls_label_6_end, label %hls_label_7_begin" [./linear-algebra-3mm.cpp:51]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [./linear-algebra-3mm.cpp:51]   --->   Operation 158 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i4 %j6_0 to i8" [./linear-algebra-3mm.cpp:54]   --->   Operation 159 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (1.87ns)   --->   "%add_ln321_2 = add i8 %zext_ln51, %zext_ln321_4" [./linear-algebra-3mm.cpp:54]   --->   Operation 160 'add' 'add_ln321_2' <Predicate = (!icmp_ln51)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i8 %add_ln321_2 to i64" [./linear-algebra-3mm.cpp:54]   --->   Operation 161 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%G_V_addr = getelementptr [64 x i32]* %G_V, i64 0, i64 %zext_ln321_5" [./linear-algebra-3mm.cpp:54]   --->   Operation 162 'getelementptr' 'G_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (1.76ns)   --->   "br label %9" [./linear-algebra-3mm.cpp:56]   --->   Operation 163 'br' <Predicate = (!icmp_ln51)> <Delay = 1.76>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)" [./linear-algebra-3mm.cpp:64]   --->   Operation 164 'specregionend' 'empty_15' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader" [./linear-algebra-3mm.cpp:48]   --->   Operation 165 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 5.12>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%G_V_load = phi i32 [ 0, %hls_label_7_begin ], [ %add_ln700_2, %10 ]" [./linear-algebra-3mm.cpp:61]   --->   Operation 166 'phi' 'G_V_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%k7_0 = phi i4 [ 0, %hls_label_7_begin ], [ %k_2, %10 ]"   --->   Operation 167 'phi' 'k7_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %G_V_load, i32* %G_V_addr, align 4" [./linear-algebra-3mm.cpp:61]   --->   Operation 168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 169 [1/1] (1.30ns)   --->   "%icmp_ln56 = icmp eq i4 %k7_0, -8" [./linear-algebra-3mm.cpp:56]   --->   Operation 169 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 170 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (1.73ns)   --->   "%k_2 = add i4 %k7_0, 1" [./linear-algebra-3mm.cpp:56]   --->   Operation 171 'add' 'k_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %hls_label_7_end, label %10" [./linear-algebra-3mm.cpp:56]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i4 %k7_0 to i8" [./linear-algebra-3mm.cpp:59]   --->   Operation 173 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (1.87ns)   --->   "%add_ln215_4 = add i8 %zext_ln215_8, %zext_ln51" [./linear-algebra-3mm.cpp:59]   --->   Operation 174 'add' 'add_ln215_4' <Predicate = (!icmp_ln56)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i8 %add_ln215_4 to i64" [./linear-algebra-3mm.cpp:59]   --->   Operation 175 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%E_V_addr_1 = getelementptr [64 x i32]* %E_V, i64 0, i64 %zext_ln215_9" [./linear-algebra-3mm.cpp:59]   --->   Operation 176 'getelementptr' 'E_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k7_0, i3 0)" [./linear-algebra-3mm.cpp:59]   --->   Operation 177 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i7 %tmp_10 to i8" [./linear-algebra-3mm.cpp:59]   --->   Operation 178 'zext' 'zext_ln215_10' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (1.87ns)   --->   "%add_ln215_5 = add i8 %zext_ln321_4, %zext_ln215_10" [./linear-algebra-3mm.cpp:59]   --->   Operation 179 'add' 'add_ln215_5' <Predicate = (!icmp_ln56)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i8 %add_ln215_5 to i64" [./linear-algebra-3mm.cpp:59]   --->   Operation 180 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%F_V_addr_1 = getelementptr [64 x i32]* %F_V, i64 0, i64 %zext_ln215_11" [./linear-algebra-3mm.cpp:59]   --->   Operation 181 'getelementptr' 'F_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 182 [2/2] (3.25ns)   --->   "%E_V_load_1 = load i32* %E_V_addr_1, align 4" [./linear-algebra-3mm.cpp:59]   --->   Operation 182 'load' 'E_V_load_1' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 183 [2/2] (3.25ns)   --->   "%F_V_load_1 = load i32* %F_V_addr_1, align 4" [./linear-algebra-3mm.cpp:59]   --->   Operation 183 'load' 'F_V_load_1' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_5)" [./linear-algebra-3mm.cpp:63]   --->   Operation 184 'specregionend' 'empty_14' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "br label %8" [./linear-algebra-3mm.cpp:51]   --->   Operation 185 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 186 [1/2] (3.25ns)   --->   "%E_V_load_1 = load i32* %E_V_addr_1, align 4" [./linear-algebra-3mm.cpp:59]   --->   Operation 186 'load' 'E_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 187 [1/2] (3.25ns)   --->   "%F_V_load_1 = load i32* %F_V_addr_1, align 4" [./linear-algebra-3mm.cpp:59]   --->   Operation 187 'load' 'F_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 7> <Delay = 5.74>
ST_22 : Operation 188 [3/3] (5.74ns)   --->   "%v_V_2 = mul i32 %E_V_load_1, %F_V_load_1" [./linear-algebra-3mm.cpp:59]   --->   Operation 188 'mul' 'v_V_2' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.74>
ST_23 : Operation 189 [2/3] (5.74ns)   --->   "%v_V_2 = mul i32 %E_V_load_1, %F_V_load_1" [./linear-algebra-3mm.cpp:59]   --->   Operation 189 'mul' 'v_V_2' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.74>
ST_24 : Operation 190 [1/3] (5.74ns)   --->   "%v_V_2 = mul i32 %E_V_load_1, %F_V_load_1" [./linear-algebra-3mm.cpp:59]   --->   Operation 190 'mul' 'v_V_2' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 2.55>
ST_25 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln700_2 = add i32 %G_V_load, %v_V_2" [./linear-algebra-3mm.cpp:61]   --->   Operation 191 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %9" [./linear-algebra-3mm.cpp:56]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ E_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ F_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ D_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ G_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln5  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln6  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln8  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000000000000]
br_ln13            (br               ) [ 01111111110000000000000000]
i_0                (phi              ) [ 00100000000000000000000000]
icmp_ln13          (icmp             ) [ 00111111110000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 01111111110000000000000000]
br_ln13            (br               ) [ 00000000000000000000000000]
tmp                (specregionbegin  ) [ 00011111110000000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln16          (zext             ) [ 00011111110000000000000000]
br_ln16            (br               ) [ 00111111110000000000000000]
br_ln30            (br               ) [ 00111111111111111100000000]
j_0                (phi              ) [ 00010000000000000000000000]
icmp_ln16          (icmp             ) [ 00111111110000000000000000]
empty_2            (speclooptripcount) [ 00000000000000000000000000]
j                  (add              ) [ 00111111110000000000000000]
br_ln16            (br               ) [ 00000000000000000000000000]
tmp_3              (specregionbegin  ) [ 00001111110000000000000000]
zext_ln321         (zext             ) [ 00001111110000000000000000]
add_ln321          (add              ) [ 00000000000000000000000000]
zext_ln321_1       (zext             ) [ 00000000000000000000000000]
E_V_addr           (getelementptr    ) [ 00001111110000000000000000]
br_ln21            (br               ) [ 00111111110000000000000000]
empty_5            (specregionend    ) [ 00000000000000000000000000]
br_ln13            (br               ) [ 01111111110000000000000000]
E_V_load           (phi              ) [ 00001111110000000000000000]
k_0                (phi              ) [ 00001000000000000000000000]
store_ln26         (store            ) [ 00000000000000000000000000]
icmp_ln21          (icmp             ) [ 00111111110000000000000000]
empty_3            (speclooptripcount) [ 00000000000000000000000000]
k                  (add              ) [ 00111111110000000000000000]
br_ln21            (br               ) [ 00000000000000000000000000]
zext_ln215         (zext             ) [ 00000000000000000000000000]
add_ln215          (add              ) [ 00000000000000000000000000]
zext_ln215_1       (zext             ) [ 00000000000000000000000000]
A_V_addr           (getelementptr    ) [ 00000100000000000000000000]
tmp_9              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln215_2       (zext             ) [ 00000000000000000000000000]
add_ln215_1        (add              ) [ 00000000000000000000000000]
zext_ln215_3       (zext             ) [ 00000000000000000000000000]
B_V_addr           (getelementptr    ) [ 00000100000000000000000000]
empty_4            (specregionend    ) [ 00000000000000000000000000]
br_ln16            (br               ) [ 00111111110000000000000000]
A_V_load           (load             ) [ 00000011100000000000000000]
B_V_load           (load             ) [ 00000011100000000000000000]
v_V                (mul              ) [ 00000000010000000000000000]
add_ln700          (add              ) [ 00111111110000000000000000]
br_ln21            (br               ) [ 00111111110000000000000000]
i1_0               (phi              ) [ 00000000001000000000000000]
icmp_ln30          (icmp             ) [ 00000000001111111100000000]
empty_6            (speclooptripcount) [ 00000000000000000000000000]
i_1                (add              ) [ 00100000001111111100000000]
br_ln30            (br               ) [ 00000000000000000000000000]
tmp_1              (specregionbegin  ) [ 00000000000111111100000000]
tmp_7              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln33          (zext             ) [ 00000000000111111100000000]
br_ln33            (br               ) [ 00000000001111111100000000]
br_ln48            (br               ) [ 00000000001111111111111111]
j2_0               (phi              ) [ 00000000000100000000000000]
icmp_ln33          (icmp             ) [ 00000000001111111100000000]
empty_7            (speclooptripcount) [ 00000000000000000000000000]
j_1                (add              ) [ 00000000001111111100000000]
br_ln33            (br               ) [ 00000000000000000000000000]
tmp_4              (specregionbegin  ) [ 00000000000011111100000000]
zext_ln321_2       (zext             ) [ 00000000000011111100000000]
add_ln321_1        (add              ) [ 00000000000000000000000000]
zext_ln321_3       (zext             ) [ 00000000000000000000000000]
F_V_addr           (getelementptr    ) [ 00000000000011111100000000]
br_ln38            (br               ) [ 00000000001111111100000000]
empty_10           (specregionend    ) [ 00000000000000000000000000]
br_ln30            (br               ) [ 00100000001111111100000000]
F_V_load           (phi              ) [ 00000000000011111100000000]
k3_0               (phi              ) [ 00000000000010000000000000]
store_ln43         (store            ) [ 00000000000000000000000000]
icmp_ln38          (icmp             ) [ 00000000001111111100000000]
empty_8            (speclooptripcount) [ 00000000000000000000000000]
k_1                (add              ) [ 00000000001111111100000000]
br_ln38            (br               ) [ 00000000000000000000000000]
zext_ln215_4       (zext             ) [ 00000000000000000000000000]
add_ln215_2        (add              ) [ 00000000000000000000000000]
zext_ln215_5       (zext             ) [ 00000000000000000000000000]
C_V_addr           (getelementptr    ) [ 00000000000001000000000000]
tmp_s              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln215_6       (zext             ) [ 00000000000000000000000000]
add_ln215_3        (add              ) [ 00000000000000000000000000]
zext_ln215_7       (zext             ) [ 00000000000000000000000000]
D_V_addr           (getelementptr    ) [ 00000000000001000000000000]
empty_9            (specregionend    ) [ 00000000000000000000000000]
br_ln33            (br               ) [ 00000000001111111100000000]
C_V_load           (load             ) [ 00000000000000111000000000]
D_V_load           (load             ) [ 00000000000000111000000000]
v_V_1              (mul              ) [ 00000000000000000100000000]
add_ln700_1        (add              ) [ 00000000001111111100000000]
br_ln38            (br               ) [ 00000000001111111100000000]
i5_0               (phi              ) [ 00000000000000000010000000]
icmp_ln48          (icmp             ) [ 00000000000000000011111111]
empty_11           (speclooptripcount) [ 00000000000000000000000000]
i_2                (add              ) [ 00000000001000000011111111]
br_ln48            (br               ) [ 00000000000000000000000000]
tmp_2              (specregionbegin  ) [ 00000000000000000001111111]
tmp_8              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln51          (zext             ) [ 00000000000000000001111111]
br_ln51            (br               ) [ 00000000000000000011111111]
ret_ln65           (ret              ) [ 00000000000000000000000000]
j6_0               (phi              ) [ 00000000000000000001000000]
icmp_ln51          (icmp             ) [ 00000000000000000011111111]
empty_12           (speclooptripcount) [ 00000000000000000000000000]
j_2                (add              ) [ 00000000000000000011111111]
br_ln51            (br               ) [ 00000000000000000000000000]
tmp_5              (specregionbegin  ) [ 00000000000000000000111111]
zext_ln321_4       (zext             ) [ 00000000000000000000111111]
add_ln321_2        (add              ) [ 00000000000000000000000000]
zext_ln321_5       (zext             ) [ 00000000000000000000000000]
G_V_addr           (getelementptr    ) [ 00000000000000000000111111]
br_ln56            (br               ) [ 00000000000000000011111111]
empty_15           (specregionend    ) [ 00000000000000000000000000]
br_ln48            (br               ) [ 00000000001000000011111111]
G_V_load           (phi              ) [ 00000000000000000000111111]
k7_0               (phi              ) [ 00000000000000000000100000]
store_ln61         (store            ) [ 00000000000000000000000000]
icmp_ln56          (icmp             ) [ 00000000000000000011111111]
empty_13           (speclooptripcount) [ 00000000000000000000000000]
k_2                (add              ) [ 00000000000000000011111111]
br_ln56            (br               ) [ 00000000000000000000000000]
zext_ln215_8       (zext             ) [ 00000000000000000000000000]
add_ln215_4        (add              ) [ 00000000000000000000000000]
zext_ln215_9       (zext             ) [ 00000000000000000000000000]
E_V_addr_1         (getelementptr    ) [ 00000000000000000000010000]
tmp_10             (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln215_10      (zext             ) [ 00000000000000000000000000]
add_ln215_5        (add              ) [ 00000000000000000000000000]
zext_ln215_11      (zext             ) [ 00000000000000000000000000]
F_V_addr_1         (getelementptr    ) [ 00000000000000000000010000]
empty_14           (specregionend    ) [ 00000000000000000000000000]
br_ln51            (br               ) [ 00000000000000000011111111]
E_V_load_1         (load             ) [ 00000000000000000000001110]
F_V_load_1         (load             ) [ 00000000000000000000001110]
v_V_2              (mul              ) [ 00000000000000000000000001]
add_ln700_2        (add              ) [ 00000000000000000011111111]
br_ln56            (br               ) [ 00000000000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="E_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="F_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="D_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="G_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="E_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_V_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/4 E_V_load_1/20 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="B_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_V_load/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="F_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_V_addr/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/12 F_V_load_1/20 "/>
</bind>
</comp>

<comp id="114" class="1004" name="C_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="D_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_V_addr/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="D_V_load/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="G_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="G_V_addr/19 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln61_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="E_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_V_addr_1/20 "/>
</bind>
</comp>

<comp id="159" class="1004" name="F_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_V_addr_1/20 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="j_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="E_V_load_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_V_load (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="E_V_load_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="E_V_load/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="k_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i1_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i1_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/10 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j2_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j2_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="F_V_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_V_load (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="F_V_load_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F_V_load/12 "/>
</bind>
</comp>

<comp id="249" class="1005" name="k3_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k3_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="k3_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k3_0/12 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i5_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i5_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/18 "/>
</bind>
</comp>

<comp id="271" class="1005" name="j6_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="j6_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/19 "/>
</bind>
</comp>

<comp id="282" class="1005" name="G_V_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_V_load (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="G_V_load_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="G_V_load/20 "/>
</bind>
</comp>

<comp id="295" class="1005" name="k7_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k7_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="k7_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k7_0/20 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln16_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln321_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln321_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="1"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln321_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln21_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="k_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln215_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln215_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="2"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln215_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_9_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln215_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln215_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln215_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln700_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="5"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln30_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/10 "/>
</bind>
</comp>

<comp id="419" class="1004" name="i_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln33_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln33_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="j_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln321_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln321_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_1/11 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln321_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_3/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln38_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="k_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln215_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln215_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="7" slack="2"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln215_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_s_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln215_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln215_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="1"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln215_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v_V_1/14 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln700_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="5"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/17 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln48_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/18 "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/18 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/18 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln51_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/18 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln51_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/19 "/>
</bind>
</comp>

<comp id="550" class="1004" name="j_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/19 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln321_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_4/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln321_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="1"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_2/19 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln321_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_5/19 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln56_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/20 "/>
</bind>
</comp>

<comp id="576" class="1004" name="k_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/20 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln215_8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/20 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln215_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="2"/>
<pin id="589" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/20 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln215_9_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_9/20 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_10_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln215_10_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_10/20 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln215_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="1"/>
<pin id="610" dir="0" index="1" bw="7" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_5/20 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln215_11_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_11/20 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v_V_2/22 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln700_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="5"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/25 "/>
</bind>
</comp>

<comp id="630" class="1005" name="i_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln16_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="644" class="1005" name="j_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="649" class="1005" name="zext_ln321_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321 "/>
</bind>
</comp>

<comp id="654" class="1005" name="E_V_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="E_V_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="k_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="667" class="1005" name="A_V_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="1"/>
<pin id="669" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="B_V_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="6" slack="1"/>
<pin id="674" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="A_V_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_V_load "/>
</bind>
</comp>

<comp id="682" class="1005" name="B_V_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_V_load "/>
</bind>
</comp>

<comp id="687" class="1005" name="v_V_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln700_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="700" class="1005" name="i_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="zext_ln33_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="714" class="1005" name="j_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="zext_ln321_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321_2 "/>
</bind>
</comp>

<comp id="724" class="1005" name="F_V_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="F_V_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="k_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="C_V_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="1"/>
<pin id="739" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="D_V_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="D_V_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="C_V_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="D_V_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_V_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="v_V_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_V_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln700_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="i_2_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="zext_ln51_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="1"/>
<pin id="777" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="784" class="1005" name="j_2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="0"/>
<pin id="786" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="zext_ln321_4_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln321_4 "/>
</bind>
</comp>

<comp id="794" class="1005" name="G_V_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="1"/>
<pin id="796" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="G_V_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="k_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="0"/>
<pin id="804" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="E_V_addr_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="E_V_addr_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="F_V_addr_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="1"/>
<pin id="814" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="F_V_addr_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="E_V_load_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_V_load_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="F_V_load_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_V_load_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="v_V_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_V_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln700_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="121" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="152" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="202"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="248"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="147" pin=1"/></net>

<net id="294"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="172" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="172" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="172" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="183" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="183" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="183" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="360"><net_src comp="207" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="207" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="207" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="207" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="412"><net_src comp="190" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="218" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="218" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="40" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="218" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="229" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="229" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="229" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="467"><net_src comp="253" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="253" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="253" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="253" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="519"><net_src comp="236" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="264" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="34" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="264" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="40" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="46" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="264" pin="4"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="275" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="275" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="275" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="574"><net_src comp="299" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="34" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="299" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="40" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="299" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="601"><net_src comp="46" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="299" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="626"><net_src comp="282" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="312" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="638"><net_src comp="326" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="647"><net_src comp="336" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="652"><net_src comp="342" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="657"><net_src comp="64" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="665"><net_src comp="362" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="670"><net_src comp="76" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="675"><net_src comp="83" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="680"><net_src comp="90" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="685"><net_src comp="96" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="690"><net_src comp="404" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="695"><net_src comp="408" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="703"><net_src comp="419" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="708"><net_src comp="433" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="717"><net_src comp="443" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="722"><net_src comp="449" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="727"><net_src comp="102" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="735"><net_src comp="469" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="740"><net_src comp="114" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="745"><net_src comp="121" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="750"><net_src comp="128" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="755"><net_src comp="134" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="760"><net_src comp="511" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="765"><net_src comp="515" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="773"><net_src comp="526" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="778"><net_src comp="540" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="787"><net_src comp="550" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="792"><net_src comp="556" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="797"><net_src comp="140" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="805"><net_src comp="576" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="810"><net_src comp="152" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="815"><net_src comp="159" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="820"><net_src comp="71" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="825"><net_src comp="109" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="830"><net_src comp="618" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="835"><net_src comp="622" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="286" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E_V | {4 }
	Port: F_V | {12 }
	Port: G_V | {20 }
 - Input state : 
	Port: kernel : E_V | {20 21 }
	Port: kernel : A_V | {4 5 }
	Port: kernel : B_V | {4 5 }
	Port: kernel : F_V | {20 21 }
	Port: kernel : C_V | {12 13 }
	Port: kernel : D_V | {12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
		tmp_6 : 1
		zext_ln16 : 2
	State 3
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln321 : 1
		add_ln321 : 2
		zext_ln321_1 : 3
		E_V_addr : 4
	State 4
		store_ln26 : 1
		icmp_ln21 : 1
		k : 1
		br_ln21 : 2
		zext_ln215 : 1
		add_ln215 : 2
		zext_ln215_1 : 3
		A_V_addr : 4
		tmp_9 : 1
		zext_ln215_2 : 2
		add_ln215_1 : 3
		zext_ln215_3 : 4
		B_V_addr : 5
		A_V_load : 5
		B_V_load : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln30 : 1
		i_1 : 1
		br_ln30 : 2
		tmp_7 : 1
		zext_ln33 : 2
	State 11
		icmp_ln33 : 1
		j_1 : 1
		br_ln33 : 2
		zext_ln321_2 : 1
		add_ln321_1 : 2
		zext_ln321_3 : 3
		F_V_addr : 4
	State 12
		store_ln43 : 1
		icmp_ln38 : 1
		k_1 : 1
		br_ln38 : 2
		zext_ln215_4 : 1
		add_ln215_2 : 2
		zext_ln215_5 : 3
		C_V_addr : 4
		tmp_s : 1
		zext_ln215_6 : 2
		add_ln215_3 : 3
		zext_ln215_7 : 4
		D_V_addr : 5
		C_V_load : 5
		D_V_load : 6
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln48 : 1
		i_2 : 1
		br_ln48 : 2
		tmp_8 : 1
		zext_ln51 : 2
	State 19
		icmp_ln51 : 1
		j_2 : 1
		br_ln51 : 2
		zext_ln321_4 : 1
		add_ln321_2 : 2
		zext_ln321_5 : 3
		G_V_addr : 4
	State 20
		store_ln61 : 1
		icmp_ln56 : 1
		k_2 : 1
		br_ln56 : 2
		zext_ln215_8 : 1
		add_ln215_4 : 2
		zext_ln215_9 : 3
		E_V_addr_1 : 4
		tmp_10 : 1
		zext_ln215_10 : 2
		add_ln215_5 : 3
		zext_ln215_11 : 4
		F_V_addr_1 : 5
		E_V_load_1 : 5
		F_V_load_1 : 6
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_404      |    3    |   166   |    49   |
|    mul   |      grp_fu_511      |    3    |   166   |    49   |
|          |      grp_fu_618      |    3    |   166   |    49   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_312       |    0    |    0    |    13   |
|          |       j_fu_336       |    0    |    0    |    13   |
|          |   add_ln321_fu_346   |    0    |    0    |    15   |
|          |       k_fu_362       |    0    |    0    |    13   |
|          |   add_ln215_fu_372   |    0    |    0    |    15   |
|          |  add_ln215_1_fu_394  |    0    |    0    |    15   |
|          |   add_ln700_fu_408   |    0    |    0    |    39   |
|          |      i_1_fu_419      |    0    |    0    |    13   |
|          |      j_1_fu_443      |    0    |    0    |    13   |
|          |  add_ln321_1_fu_453  |    0    |    0    |    15   |
|    add   |      k_1_fu_469      |    0    |    0    |    13   |
|          |  add_ln215_2_fu_479  |    0    |    0    |    15   |
|          |  add_ln215_3_fu_501  |    0    |    0    |    15   |
|          |  add_ln700_1_fu_515  |    0    |    0    |    39   |
|          |      i_2_fu_526      |    0    |    0    |    13   |
|          |      j_2_fu_550      |    0    |    0    |    13   |
|          |  add_ln321_2_fu_560  |    0    |    0    |    15   |
|          |      k_2_fu_576      |    0    |    0    |    13   |
|          |  add_ln215_4_fu_586  |    0    |    0    |    15   |
|          |  add_ln215_5_fu_608  |    0    |    0    |    15   |
|          |  add_ln700_2_fu_622  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln13_fu_306   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_330   |    0    |    0    |    9    |
|          |   icmp_ln21_fu_356   |    0    |    0    |    9    |
|          |   icmp_ln30_fu_413   |    0    |    0    |    9    |
|   icmp   |   icmp_ln33_fu_437   |    0    |    0    |    9    |
|          |   icmp_ln38_fu_463   |    0    |    0    |    9    |
|          |   icmp_ln48_fu_520   |    0    |    0    |    9    |
|          |   icmp_ln51_fu_544   |    0    |    0    |    9    |
|          |   icmp_ln56_fu_570   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_6_fu_318     |    0    |    0    |    0    |
|          |     tmp_9_fu_382     |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_425     |    0    |    0    |    0    |
|          |     tmp_s_fu_489     |    0    |    0    |    0    |
|          |     tmp_8_fu_532     |    0    |    0    |    0    |
|          |     tmp_10_fu_596    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln16_fu_326   |    0    |    0    |    0    |
|          |   zext_ln321_fu_342  |    0    |    0    |    0    |
|          |  zext_ln321_1_fu_351 |    0    |    0    |    0    |
|          |   zext_ln215_fu_368  |    0    |    0    |    0    |
|          |  zext_ln215_1_fu_377 |    0    |    0    |    0    |
|          |  zext_ln215_2_fu_390 |    0    |    0    |    0    |
|          |  zext_ln215_3_fu_399 |    0    |    0    |    0    |
|          |   zext_ln33_fu_433   |    0    |    0    |    0    |
|          |  zext_ln321_2_fu_449 |    0    |    0    |    0    |
|          |  zext_ln321_3_fu_458 |    0    |    0    |    0    |
|   zext   |  zext_ln215_4_fu_475 |    0    |    0    |    0    |
|          |  zext_ln215_5_fu_484 |    0    |    0    |    0    |
|          |  zext_ln215_6_fu_497 |    0    |    0    |    0    |
|          |  zext_ln215_7_fu_506 |    0    |    0    |    0    |
|          |   zext_ln51_fu_540   |    0    |    0    |    0    |
|          |  zext_ln321_4_fu_556 |    0    |    0    |    0    |
|          |  zext_ln321_5_fu_565 |    0    |    0    |    0    |
|          |  zext_ln215_8_fu_582 |    0    |    0    |    0    |
|          |  zext_ln215_9_fu_591 |    0    |    0    |    0    |
|          | zext_ln215_10_fu_604 |    0    |    0    |    0    |
|          | zext_ln215_11_fu_613 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    9    |   498   |   597   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_V_addr_reg_667  |    6   |
|  A_V_load_reg_677  |   32   |
|  B_V_addr_reg_672  |    6   |
|  B_V_load_reg_682  |   32   |
|  C_V_addr_reg_737  |    6   |
|  C_V_load_reg_747  |   32   |
|  D_V_addr_reg_742  |    6   |
|  D_V_load_reg_752  |   32   |
| E_V_addr_1_reg_807 |    6   |
|  E_V_addr_reg_654  |    6   |
| E_V_load_1_reg_817 |   32   |
|  E_V_load_reg_190  |   32   |
| F_V_addr_1_reg_812 |    6   |
|  F_V_addr_reg_724  |    6   |
| F_V_load_1_reg_822 |   32   |
|  F_V_load_reg_236  |   32   |
|  G_V_addr_reg_794  |    6   |
|  G_V_load_reg_282  |   32   |
| add_ln700_1_reg_762|   32   |
| add_ln700_2_reg_832|   32   |
|  add_ln700_reg_692 |   32   |
|    i1_0_reg_214    |    4   |
|    i5_0_reg_260    |    4   |
|     i_0_reg_168    |    4   |
|     i_1_reg_700    |    4   |
|     i_2_reg_770    |    4   |
|      i_reg_630     |    4   |
|    j2_0_reg_225    |    4   |
|    j6_0_reg_271    |    4   |
|     j_0_reg_179    |    4   |
|     j_1_reg_714    |    4   |
|     j_2_reg_784    |    4   |
|      j_reg_644     |    4   |
|    k3_0_reg_249    |    4   |
|    k7_0_reg_295    |    4   |
|     k_0_reg_203    |    4   |
|     k_1_reg_732    |    4   |
|     k_2_reg_802    |    4   |
|      k_reg_662     |    4   |
|    v_V_1_reg_757   |   32   |
|    v_V_2_reg_827   |   32   |
|     v_V_reg_687    |   32   |
|  zext_ln16_reg_635 |    8   |
|zext_ln321_2_reg_719|    8   |
|zext_ln321_4_reg_789|    8   |
| zext_ln321_reg_649 |    8   |
|  zext_ln33_reg_705 |    8   |
|  zext_ln51_reg_775 |    8   |
+--------------------+--------+
|        Total       |   654  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   3  |   6  |   18   ||    15   |
|  grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_109 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_128 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   6  |   12   ||    9    |
|  E_V_load_reg_190 |  p0  |   2  |  32  |   64   ||    9    |
|  F_V_load_reg_236 |  p0  |   2  |  32  |   64   ||    9    |
|  G_V_load_reg_282 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  || 16.0125 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   498  |   597  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   93   |
|  Register |    -   |    -   |   654  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   16   |  1152  |   690  |
+-----------+--------+--------+--------+--------+
