ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_pmu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.pmu_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	pmu_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	pmu_deinit:
  27              	.LFB116:
  28              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \file    gd32f30x_pmu.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief   PMU driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 2


  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** #include "gd32f30x_pmu.h"
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      reset PMU register
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_deinit(void)
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
  29              		.loc 1 48 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* reset PMU */
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  38              		.loc 1 50 5 view .LVU1
  39 0002 40F21C40 		movw	r0, #1052
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  42              		.loc 1 51 5 view .LVU2
  43 000a 40F21C40 		movw	r0, #1052
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
  46              		.loc 1 52 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.pmu_lvd_select,"ax",%progbits
  52              		.align	1
  53              		.global	pmu_lvd_select
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  57              		.fpu fpv4-sp-d16
  59              	pmu_lvd_select:
  60              	.LVL2:
  61              	.LFB117:
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      select low voltage detector threshold
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  lvdt_n:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 3


  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.1V
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.6V
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.7V
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.9V
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 3.0V
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 3.1V
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
  62              		.loc 1 69 1 is_stmt 1 view -0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* disable LVD */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  67              		.loc 1 71 5 view .LVU5
  68              		.loc 1 71 13 is_stmt 0 view .LVU6
  69 0000 084B     		ldr	r3, .L4
  70 0002 1968     		ldr	r1, [r3]
  71 0004 21F01001 		bic	r1, r1, #16
  72 0008 1960     		str	r1, [r3]
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* clear LVDT bits */
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  73              		.loc 1 73 5 is_stmt 1 view .LVU7
  74              		.loc 1 73 13 is_stmt 0 view .LVU8
  75 000a 1968     		ldr	r1, [r3]
  76 000c 21F0E001 		bic	r1, r1, #224
  77 0010 1960     		str	r1, [r3]
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* set LVDT bits according to lvdt_n */
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= lvdt_n;
  78              		.loc 1 75 5 is_stmt 1 view .LVU9
  79              		.loc 1 75 13 is_stmt 0 view .LVU10
  80 0012 1A68     		ldr	r2, [r3]
  81 0014 0243     		orrs	r2, r2, r0
  82 0016 1A60     		str	r2, [r3]
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* enable LVD */
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  83              		.loc 1 77 5 is_stmt 1 view .LVU11
  84              		.loc 1 77 13 is_stmt 0 view .LVU12
  85 0018 1A68     		ldr	r2, [r3]
  86 001a 42F01002 		orr	r2, r2, #16
  87 001e 1A60     		str	r2, [r3]
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
  88              		.loc 1 78 1 view .LVU13
  89 0020 7047     		bx	lr
  90              	.L5:
  91 0022 00BF     		.align	2
  92              	.L4:
  93 0024 00700040 		.word	1073770496
  94              		.cfi_endproc
  95              	.LFE117:
  97              		.section	.text.pmu_ldo_output_select,"ax",%progbits
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 4


  98              		.align	1
  99              		.global	pmu_ldo_output_select
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 103              		.fpu fpv4-sp-d16
 105              	pmu_ldo_output_select:
 106              	.LVL3:
 107              	.LFB118:
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      select LDO output voltage
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 this bit set by software when the main PLL closed, before closing PLL, change the s
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  ldo_output:
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LDOVS_LOW: LDO output voltage low mode
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LDOVS_MID: LDO output voltage mid mode
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LDOVS_HIGH: LDO output voltage high mode
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_ldo_output_select(uint32_t ldo_output)
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 108              		.loc 1 91 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112              		@ link register save eliminated.
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDOVS;
 113              		.loc 1 92 5 view .LVU15
 114              		.loc 1 92 13 is_stmt 0 view .LVU16
 115 0000 044B     		ldr	r3, .L7
 116 0002 1968     		ldr	r1, [r3]
 117 0004 21F44041 		bic	r1, r1, #49152
 118 0008 1960     		str	r1, [r3]
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= ldo_output;
 119              		.loc 1 93 5 is_stmt 1 view .LVU17
 120              		.loc 1 93 13 is_stmt 0 view .LVU18
 121 000a 1A68     		ldr	r2, [r3]
 122 000c 0243     		orrs	r2, r2, r0
 123 000e 1A60     		str	r2, [r3]
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 124              		.loc 1 94 1 view .LVU19
 125 0010 7047     		bx	lr
 126              	.L8:
 127 0012 00BF     		.align	2
 128              	.L7:
 129 0014 00700040 		.word	1073770496
 130              		.cfi_endproc
 131              	.LFE118:
 133              		.section	.text.pmu_lvd_disable,"ax",%progbits
 134              		.align	1
 135              		.global	pmu_lvd_disable
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 139              		.fpu fpv4-sp-d16
 141              	pmu_lvd_disable:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 5


 142              	.LFB119:
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      disable PMU lvd
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_lvd_disable(void)
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 143              		.loc 1 103 1 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* disable LVD */
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 148              		.loc 1 105 5 view .LVU21
 149              		.loc 1 105 13 is_stmt 0 view .LVU22
 150 0000 024A     		ldr	r2, .L10
 151 0002 1368     		ldr	r3, [r2]
 152 0004 23F01003 		bic	r3, r3, #16
 153 0008 1360     		str	r3, [r2]
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 154              		.loc 1 106 1 view .LVU23
 155 000a 7047     		bx	lr
 156              	.L11:
 157              		.align	2
 158              	.L10:
 159 000c 00700040 		.word	1073770496
 160              		.cfi_endproc
 161              	.LFE119:
 163              		.section	.text.pmu_highdriver_mode_enable,"ax",%progbits
 164              		.align	1
 165              		.global	pmu_highdriver_mode_enable
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	pmu_highdriver_mode_enable:
 172              	.LFB121:
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      switch high-driver mode
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  highdr_switch:
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_NONE: disable high-driver mode switch
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_HIGHDR_SWITCH_EN: enable high-driver mode switch
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_highdriver_switch_select(uint32_t highdr_switch)
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* wait for HDRF flag set */
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     while(SET != pmu_flag_get(PMU_FLAG_HDRF)){
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 6


 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= highdr_switch;
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      enable high-driver mode
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 this bit set by software only when IRC16M or HXTAL used as system clock
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_highdriver_mode_enable(void)
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 173              		.loc 1 134 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_HDEN;
 178              		.loc 1 135 5 view .LVU25
 179              		.loc 1 135 13 is_stmt 0 view .LVU26
 180 0000 024A     		ldr	r2, .L13
 181 0002 1368     		ldr	r3, [r2]
 182 0004 43F48033 		orr	r3, r3, #65536
 183 0008 1360     		str	r3, [r2]
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 184              		.loc 1 136 1 view .LVU27
 185 000a 7047     		bx	lr
 186              	.L14:
 187              		.align	2
 188              	.L13:
 189 000c 00700040 		.word	1073770496
 190              		.cfi_endproc
 191              	.LFE121:
 193              		.section	.text.pmu_highdriver_mode_disable,"ax",%progbits
 194              		.align	1
 195              		.global	pmu_highdriver_mode_disable
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
 201              	pmu_highdriver_mode_disable:
 202              	.LFB122:
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      disable high-driver mode
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_highdriver_mode_disable(void)
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 203              		.loc 1 145 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDEN;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 7


 208              		.loc 1 146 5 view .LVU29
 209              		.loc 1 146 13 is_stmt 0 view .LVU30
 210 0000 024A     		ldr	r2, .L16
 211 0002 1368     		ldr	r3, [r2]
 212 0004 23F48033 		bic	r3, r3, #65536
 213 0008 1360     		str	r3, [r2]
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 214              		.loc 1 147 1 view .LVU31
 215 000a 7047     		bx	lr
 216              	.L17:
 217              		.align	2
 218              	.L16:
 219 000c 00700040 		.word	1073770496
 220              		.cfi_endproc
 221              	.LFE122:
 223              		.section	.text.pmu_lowdriver_mode_enable,"ax",%progbits
 224              		.align	1
 225              		.global	pmu_lowdriver_mode_enable
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv4-sp-d16
 231              	pmu_lowdriver_mode_enable:
 232              	.LFB123:
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      enable low-driver mode in deep-sleep mode
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_lowdriver_mode_enable(void)
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 233              		.loc 1 156 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_LDEN;
 238              		.loc 1 157 5 view .LVU33
 239              		.loc 1 157 13 is_stmt 0 view .LVU34
 240 0000 024A     		ldr	r2, .L19
 241 0002 1368     		ldr	r3, [r2]
 242 0004 43F44023 		orr	r3, r3, #786432
 243 0008 1360     		str	r3, [r2]
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 244              		.loc 1 158 1 view .LVU35
 245 000a 7047     		bx	lr
 246              	.L20:
 247              		.align	2
 248              	.L19:
 249 000c 00700040 		.word	1073770496
 250              		.cfi_endproc
 251              	.LFE123:
 253              		.section	.text.pmu_lowdriver_mode_disable,"ax",%progbits
 254              		.align	1
 255              		.global	pmu_lowdriver_mode_disable
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 8


 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	pmu_lowdriver_mode_disable:
 262              	.LFB124:
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      disable low-driver mode in deep-sleep mode
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_lowdriver_mode_disable(void)
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 263              		.loc 1 167 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDEN;
 268              		.loc 1 168 5 view .LVU37
 269              		.loc 1 168 13 is_stmt 0 view .LVU38
 270 0000 024A     		ldr	r2, .L22
 271 0002 1368     		ldr	r3, [r2]
 272 0004 23F44023 		bic	r3, r3, #786432
 273 0008 1360     		str	r3, [r2]
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 274              		.loc 1 169 1 view .LVU39
 275 000a 7047     		bx	lr
 276              	.L23:
 277              		.align	2
 278              	.L22:
 279 000c 00700040 		.word	1073770496
 280              		.cfi_endproc
 281              	.LFE124:
 283              		.section	.text.pmu_lowpower_driver_config,"ax",%progbits
 284              		.align	1
 285              		.global	pmu_lowpower_driver_config
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	pmu_lowpower_driver_config:
 292              	.LVL4:
 293              	.LFB125:
 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      driver mode when use low power LDO
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  mode:
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_NORMALDR_LOWPWR:  normal driver when use low power LDO
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LOWDR_LOWPWR:  low-driver mode enabled when LDEN is 11 and use low power LDO
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_lowpower_driver_config(uint32_t mode)
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 9


 294              		.loc 1 180 1 is_stmt 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDLP;
 299              		.loc 1 181 5 view .LVU41
 300              		.loc 1 181 13 is_stmt 0 view .LVU42
 301 0000 044B     		ldr	r3, .L25
 302 0002 1968     		ldr	r1, [r3]
 303 0004 21F48061 		bic	r1, r1, #1024
 304 0008 1960     		str	r1, [r3]
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= mode;
 305              		.loc 1 182 5 is_stmt 1 view .LVU43
 306              		.loc 1 182 13 is_stmt 0 view .LVU44
 307 000a 1A68     		ldr	r2, [r3]
 308 000c 0243     		orrs	r2, r2, r0
 309 000e 1A60     		str	r2, [r3]
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 310              		.loc 1 183 1 view .LVU45
 311 0010 7047     		bx	lr
 312              	.L26:
 313 0012 00BF     		.align	2
 314              	.L25:
 315 0014 00700040 		.word	1073770496
 316              		.cfi_endproc
 317              	.LFE125:
 319              		.section	.text.pmu_normalpower_driver_config,"ax",%progbits
 320              		.align	1
 321              		.global	pmu_normalpower_driver_config
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv4-sp-d16
 327              	pmu_normalpower_driver_config:
 328              	.LVL5:
 329              	.LFB126:
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      driver mode when use normal power LDO
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  mode:
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_NORMALDR_NORMALPWR:  normal driver when use normal power LDO
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LOWDR_NORMALPWR:  low-driver mode enabled when LDEN is 11 and use normal powe
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_normalpower_driver_config(uint32_t mode)
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 330              		.loc 1 194 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LDNP;
 335              		.loc 1 195 5 view .LVU47
 336              		.loc 1 195 13 is_stmt 0 view .LVU48
 337 0000 044B     		ldr	r3, .L28
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 10


 338 0002 1968     		ldr	r1, [r3]
 339 0004 21F40061 		bic	r1, r1, #2048
 340 0008 1960     		str	r1, [r3]
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= mode;
 341              		.loc 1 196 5 is_stmt 1 view .LVU49
 342              		.loc 1 196 13 is_stmt 0 view .LVU50
 343 000a 1A68     		ldr	r2, [r3]
 344 000c 0243     		orrs	r2, r2, r0
 345 000e 1A60     		str	r2, [r3]
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 346              		.loc 1 197 1 view .LVU51
 347 0010 7047     		bx	lr
 348              	.L29:
 349 0012 00BF     		.align	2
 350              	.L28:
 351 0014 00700040 		.word	1073770496
 352              		.cfi_endproc
 353              	.LFE126:
 355              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 356              		.align	1
 357              		.global	pmu_to_sleepmode
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu fpv4-sp-d16
 363              	pmu_to_sleepmode:
 364              	.LVL6:
 365              	.LFB127:
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      PMU work in sleep mode
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  sleepmodecmd:
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFI_CMD: use WFI command
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFE_CMD: use WFE command
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 366              		.loc 1 208 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* clear sleepdeep bit of Cortex-M4 system control register */
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 371              		.loc 1 210 5 view .LVU53
 372              		.loc 1 210 14 is_stmt 0 view .LVU54
 373 0000 044A     		ldr	r2, .L33
 374 0002 1369     		ldr	r3, [r2, #16]
 375 0004 23F00403 		bic	r3, r3, #4
 376 0008 1361     		str	r3, [r2, #16]
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     if(WFI_CMD == sleepmodecmd){
 377              		.loc 1 213 5 is_stmt 1 view .LVU55
 378              		.loc 1 213 7 is_stmt 0 view .LVU56
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 11


 379 000a 08B9     		cbnz	r0, .L31
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFI();
 380              		.loc 1 214 9 is_stmt 1 view .LVU57
 381              	.LBB18:
 382              	.LBI18:
 383              		.file 2 "Drivers/CMSIS/core_cmInstr.h"
   1:Drivers/CMSIS/core_cmInstr.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:Drivers/CMSIS/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:Drivers/CMSIS/core_cmInstr.h ****  * @version  V3.01
   5:Drivers/CMSIS/core_cmInstr.h ****  * @date     06. March 2012
   6:Drivers/CMSIS/core_cmInstr.h ****  *
   7:Drivers/CMSIS/core_cmInstr.h ****  * @note
   8:Drivers/CMSIS/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:Drivers/CMSIS/core_cmInstr.h ****  *
  10:Drivers/CMSIS/core_cmInstr.h ****  * @par
  11:Drivers/CMSIS/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:Drivers/CMSIS/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:Drivers/CMSIS/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:Drivers/CMSIS/core_cmInstr.h ****  *
  15:Drivers/CMSIS/core_cmInstr.h ****  * @par
  16:Drivers/CMSIS/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:Drivers/CMSIS/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:Drivers/CMSIS/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:Drivers/CMSIS/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:Drivers/CMSIS/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:Drivers/CMSIS/core_cmInstr.h ****  *
  22:Drivers/CMSIS/core_cmInstr.h ****  ******************************************************************************/
  23:Drivers/CMSIS/core_cmInstr.h **** 
  24:Drivers/CMSIS/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:Drivers/CMSIS/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:Drivers/CMSIS/core_cmInstr.h **** 
  27:Drivers/CMSIS/core_cmInstr.h **** 
  28:Drivers/CMSIS/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:Drivers/CMSIS/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:Drivers/CMSIS/core_cmInstr.h ****   Access to dedicated instructions
  31:Drivers/CMSIS/core_cmInstr.h ****   @{
  32:Drivers/CMSIS/core_cmInstr.h **** */
  33:Drivers/CMSIS/core_cmInstr.h **** 
  34:Drivers/CMSIS/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:Drivers/CMSIS/core_cmInstr.h **** /* ARM armcc specific functions */
  36:Drivers/CMSIS/core_cmInstr.h **** 
  37:Drivers/CMSIS/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:Drivers/CMSIS/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:Drivers/CMSIS/core_cmInstr.h **** #endif
  40:Drivers/CMSIS/core_cmInstr.h **** 
  41:Drivers/CMSIS/core_cmInstr.h **** 
  42:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
  43:Drivers/CMSIS/core_cmInstr.h **** 
  44:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:Drivers/CMSIS/core_cmInstr.h ****  */
  46:Drivers/CMSIS/core_cmInstr.h **** #define __NOP                             __nop
  47:Drivers/CMSIS/core_cmInstr.h **** 
  48:Drivers/CMSIS/core_cmInstr.h **** 
  49:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:Drivers/CMSIS/core_cmInstr.h **** 
  51:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 12


  52:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
  53:Drivers/CMSIS/core_cmInstr.h ****  */
  54:Drivers/CMSIS/core_cmInstr.h **** #define __WFI                             __wfi
  55:Drivers/CMSIS/core_cmInstr.h **** 
  56:Drivers/CMSIS/core_cmInstr.h **** 
  57:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
  58:Drivers/CMSIS/core_cmInstr.h **** 
  59:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:Drivers/CMSIS/core_cmInstr.h ****  */
  62:Drivers/CMSIS/core_cmInstr.h **** #define __WFE                             __wfe
  63:Drivers/CMSIS/core_cmInstr.h **** 
  64:Drivers/CMSIS/core_cmInstr.h **** 
  65:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
  66:Drivers/CMSIS/core_cmInstr.h **** 
  67:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:Drivers/CMSIS/core_cmInstr.h ****  */
  69:Drivers/CMSIS/core_cmInstr.h **** #define __SEV                             __sev
  70:Drivers/CMSIS/core_cmInstr.h **** 
  71:Drivers/CMSIS/core_cmInstr.h **** 
  72:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:Drivers/CMSIS/core_cmInstr.h **** 
  74:Drivers/CMSIS/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:Drivers/CMSIS/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:Drivers/CMSIS/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:Drivers/CMSIS/core_cmInstr.h ****  */
  78:Drivers/CMSIS/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:Drivers/CMSIS/core_cmInstr.h **** 
  80:Drivers/CMSIS/core_cmInstr.h **** 
  81:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:Drivers/CMSIS/core_cmInstr.h **** 
  83:Drivers/CMSIS/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:Drivers/CMSIS/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:Drivers/CMSIS/core_cmInstr.h ****  */
  86:Drivers/CMSIS/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:Drivers/CMSIS/core_cmInstr.h **** 
  88:Drivers/CMSIS/core_cmInstr.h **** 
  89:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:Drivers/CMSIS/core_cmInstr.h **** 
  91:Drivers/CMSIS/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:Drivers/CMSIS/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:Drivers/CMSIS/core_cmInstr.h ****  */
  94:Drivers/CMSIS/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:Drivers/CMSIS/core_cmInstr.h **** 
  96:Drivers/CMSIS/core_cmInstr.h **** 
  97:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:Drivers/CMSIS/core_cmInstr.h **** 
  99:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:Drivers/CMSIS/core_cmInstr.h **** 
 101:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 103:Drivers/CMSIS/core_cmInstr.h ****  */
 104:Drivers/CMSIS/core_cmInstr.h **** #define __REV                             __rev
 105:Drivers/CMSIS/core_cmInstr.h **** 
 106:Drivers/CMSIS/core_cmInstr.h **** 
 107:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 13


 109:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:Drivers/CMSIS/core_cmInstr.h **** 
 111:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 113:Drivers/CMSIS/core_cmInstr.h ****  */
 114:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:Drivers/CMSIS/core_cmInstr.h **** {
 116:Drivers/CMSIS/core_cmInstr.h ****   rev16 r0, r0
 117:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 118:Drivers/CMSIS/core_cmInstr.h **** }
 119:Drivers/CMSIS/core_cmInstr.h **** 
 120:Drivers/CMSIS/core_cmInstr.h **** 
 121:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:Drivers/CMSIS/core_cmInstr.h **** 
 123:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:Drivers/CMSIS/core_cmInstr.h **** 
 125:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 127:Drivers/CMSIS/core_cmInstr.h ****  */
 128:Drivers/CMSIS/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:Drivers/CMSIS/core_cmInstr.h **** {
 130:Drivers/CMSIS/core_cmInstr.h ****   revsh r0, r0
 131:Drivers/CMSIS/core_cmInstr.h ****   bx lr
 132:Drivers/CMSIS/core_cmInstr.h **** }
 133:Drivers/CMSIS/core_cmInstr.h **** 
 134:Drivers/CMSIS/core_cmInstr.h **** 
 135:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:Drivers/CMSIS/core_cmInstr.h **** 
 137:Drivers/CMSIS/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:Drivers/CMSIS/core_cmInstr.h **** 
 139:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:Drivers/CMSIS/core_cmInstr.h ****     \return               Rotated value
 142:Drivers/CMSIS/core_cmInstr.h ****  */
 143:Drivers/CMSIS/core_cmInstr.h **** #define __ROR                             __ror
 144:Drivers/CMSIS/core_cmInstr.h **** 
 145:Drivers/CMSIS/core_cmInstr.h **** 
 146:Drivers/CMSIS/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:Drivers/CMSIS/core_cmInstr.h **** 
 148:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:Drivers/CMSIS/core_cmInstr.h **** 
 150:Drivers/CMSIS/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:Drivers/CMSIS/core_cmInstr.h **** 
 152:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:Drivers/CMSIS/core_cmInstr.h ****     \return               Reversed value
 154:Drivers/CMSIS/core_cmInstr.h ****  */
 155:Drivers/CMSIS/core_cmInstr.h **** #define __RBIT                            __rbit
 156:Drivers/CMSIS/core_cmInstr.h **** 
 157:Drivers/CMSIS/core_cmInstr.h **** 
 158:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:Drivers/CMSIS/core_cmInstr.h **** 
 160:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:Drivers/CMSIS/core_cmInstr.h **** 
 162:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:Drivers/CMSIS/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:Drivers/CMSIS/core_cmInstr.h ****  */
 165:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 14


 166:Drivers/CMSIS/core_cmInstr.h **** 
 167:Drivers/CMSIS/core_cmInstr.h **** 
 168:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:Drivers/CMSIS/core_cmInstr.h **** 
 170:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:Drivers/CMSIS/core_cmInstr.h **** 
 172:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:Drivers/CMSIS/core_cmInstr.h ****  */
 175:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:Drivers/CMSIS/core_cmInstr.h **** 
 177:Drivers/CMSIS/core_cmInstr.h **** 
 178:Drivers/CMSIS/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:Drivers/CMSIS/core_cmInstr.h **** 
 180:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:Drivers/CMSIS/core_cmInstr.h **** 
 182:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:Drivers/CMSIS/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:Drivers/CMSIS/core_cmInstr.h ****  */
 185:Drivers/CMSIS/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:Drivers/CMSIS/core_cmInstr.h **** 
 187:Drivers/CMSIS/core_cmInstr.h **** 
 188:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:Drivers/CMSIS/core_cmInstr.h **** 
 190:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:Drivers/CMSIS/core_cmInstr.h **** 
 192:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 193:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 195:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 196:Drivers/CMSIS/core_cmInstr.h ****  */
 197:Drivers/CMSIS/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:Drivers/CMSIS/core_cmInstr.h **** 
 199:Drivers/CMSIS/core_cmInstr.h **** 
 200:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:Drivers/CMSIS/core_cmInstr.h **** 
 202:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:Drivers/CMSIS/core_cmInstr.h **** 
 204:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 205:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 207:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 208:Drivers/CMSIS/core_cmInstr.h ****  */
 209:Drivers/CMSIS/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:Drivers/CMSIS/core_cmInstr.h **** 
 211:Drivers/CMSIS/core_cmInstr.h **** 
 212:Drivers/CMSIS/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:Drivers/CMSIS/core_cmInstr.h **** 
 214:Drivers/CMSIS/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:Drivers/CMSIS/core_cmInstr.h **** 
 216:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to store
 217:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:Drivers/CMSIS/core_cmInstr.h ****     \return          0  Function succeeded
 219:Drivers/CMSIS/core_cmInstr.h ****     \return          1  Function failed
 220:Drivers/CMSIS/core_cmInstr.h ****  */
 221:Drivers/CMSIS/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:Drivers/CMSIS/core_cmInstr.h **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 15


 223:Drivers/CMSIS/core_cmInstr.h **** 
 224:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:Drivers/CMSIS/core_cmInstr.h **** 
 226:Drivers/CMSIS/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:Drivers/CMSIS/core_cmInstr.h **** 
 228:Drivers/CMSIS/core_cmInstr.h ****  */
 229:Drivers/CMSIS/core_cmInstr.h **** #define __CLREX                           __clrex
 230:Drivers/CMSIS/core_cmInstr.h **** 
 231:Drivers/CMSIS/core_cmInstr.h **** 
 232:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Signed Saturate
 233:Drivers/CMSIS/core_cmInstr.h **** 
 234:Drivers/CMSIS/core_cmInstr.h ****     This function saturates a signed value.
 235:Drivers/CMSIS/core_cmInstr.h **** 
 236:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 239:Drivers/CMSIS/core_cmInstr.h ****  */
 240:Drivers/CMSIS/core_cmInstr.h **** #define __SSAT                            __ssat
 241:Drivers/CMSIS/core_cmInstr.h **** 
 242:Drivers/CMSIS/core_cmInstr.h **** 
 243:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:Drivers/CMSIS/core_cmInstr.h **** 
 245:Drivers/CMSIS/core_cmInstr.h ****     This function saturates an unsigned value.
 246:Drivers/CMSIS/core_cmInstr.h **** 
 247:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:Drivers/CMSIS/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:Drivers/CMSIS/core_cmInstr.h ****     \return             Saturated value
 250:Drivers/CMSIS/core_cmInstr.h ****  */
 251:Drivers/CMSIS/core_cmInstr.h **** #define __USAT                            __usat
 252:Drivers/CMSIS/core_cmInstr.h **** 
 253:Drivers/CMSIS/core_cmInstr.h **** 
 254:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Count leading zeros
 255:Drivers/CMSIS/core_cmInstr.h **** 
 256:Drivers/CMSIS/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:Drivers/CMSIS/core_cmInstr.h **** 
 258:Drivers/CMSIS/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:Drivers/CMSIS/core_cmInstr.h ****     \return             number of leading zeros in value
 260:Drivers/CMSIS/core_cmInstr.h ****  */
 261:Drivers/CMSIS/core_cmInstr.h **** #define __CLZ                             __clz
 262:Drivers/CMSIS/core_cmInstr.h **** 
 263:Drivers/CMSIS/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:Drivers/CMSIS/core_cmInstr.h **** 
 265:Drivers/CMSIS/core_cmInstr.h **** 
 266:Drivers/CMSIS/core_cmInstr.h **** 
 267:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:Drivers/CMSIS/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:Drivers/CMSIS/core_cmInstr.h **** 
 270:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_iar.h>
 271:Drivers/CMSIS/core_cmInstr.h **** 
 272:Drivers/CMSIS/core_cmInstr.h **** 
 273:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:Drivers/CMSIS/core_cmInstr.h **** /* TI CCS specific functions */
 275:Drivers/CMSIS/core_cmInstr.h **** 
 276:Drivers/CMSIS/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:Drivers/CMSIS/core_cmInstr.h **** 
 278:Drivers/CMSIS/core_cmInstr.h **** 
 279:Drivers/CMSIS/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 16


 280:Drivers/CMSIS/core_cmInstr.h **** /* GNU gcc specific functions */
 281:Drivers/CMSIS/core_cmInstr.h **** 
 282:Drivers/CMSIS/core_cmInstr.h **** /** \brief  No Operation
 283:Drivers/CMSIS/core_cmInstr.h **** 
 284:Drivers/CMSIS/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:Drivers/CMSIS/core_cmInstr.h ****  */
 286:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:Drivers/CMSIS/core_cmInstr.h **** {
 288:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("nop");
 289:Drivers/CMSIS/core_cmInstr.h **** }
 290:Drivers/CMSIS/core_cmInstr.h **** 
 291:Drivers/CMSIS/core_cmInstr.h **** 
 292:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:Drivers/CMSIS/core_cmInstr.h **** 
 294:Drivers/CMSIS/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:Drivers/CMSIS/core_cmInstr.h ****     until one of a number of events occurs.
 296:Drivers/CMSIS/core_cmInstr.h ****  */
 297:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 384              		.loc 2 297 57 view .LVU58
 385              	.LBB19:
 298:Drivers/CMSIS/core_cmInstr.h **** {
 299:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfi");
 386              		.loc 2 299 3 view .LVU59
 387              		.syntax unified
 388              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 389 000c 30BF     		wfi
 390              	@ 0 "" 2
 300:Drivers/CMSIS/core_cmInstr.h **** }
 391              		.loc 2 300 1 is_stmt 0 view .LVU60
 392              		.thumb
 393              		.syntax unified
 394 000e 7047     		bx	lr
 395              	.L31:
 396              	.LBE19:
 397              	.LBE18:
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }else{
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 398              		.loc 1 216 9 is_stmt 1 view .LVU61
 399              	.LBB20:
 400              	.LBI20:
 301:Drivers/CMSIS/core_cmInstr.h **** 
 302:Drivers/CMSIS/core_cmInstr.h **** 
 303:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Wait For Event
 304:Drivers/CMSIS/core_cmInstr.h **** 
 305:Drivers/CMSIS/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:Drivers/CMSIS/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:Drivers/CMSIS/core_cmInstr.h ****  */
 308:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 401              		.loc 2 308 57 view .LVU62
 402              	.LBB21:
 309:Drivers/CMSIS/core_cmInstr.h **** {
 310:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("wfe");
 403              		.loc 2 310 3 view .LVU63
 404              		.syntax unified
 405              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 406 0010 20BF     		wfe
 407              	@ 0 "" 2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 17


 408              		.thumb
 409              		.syntax unified
 410              	.LBE21:
 411              	.LBE20:
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 412              		.loc 1 218 1 is_stmt 0 view .LVU64
 413 0012 7047     		bx	lr
 414              	.L34:
 415              		.align	2
 416              	.L33:
 417 0014 00ED00E0 		.word	-536810240
 418              		.cfi_endproc
 419              	.LFE127:
 421              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
 422              		.align	1
 423              		.global	pmu_to_deepsleepmode
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 427              		.fpu fpv4-sp-d16
 429              	pmu_to_deepsleepmode:
 430              	.LVL7:
 431              	.LFB128:
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      PMU work in deepsleep mode
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  ldo:
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 only one parameter can be selected which is shown as below:
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO normal work when pmu enter deepsleep mode
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work in low power mode when pmu enter deepsleep mode
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  lowdrive:
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 only one parameter can be selected which is shown as below:
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LOWDRIVER_ENABLE: low-driver mode enable in deep-sleep mode
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_LOWDRIVER_DISABLE: low-driver mode disable in deep-sleep mode
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  deepsleepmodecmd:
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****                 only one parameter can be selected which is shown as below:
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFI_CMD: use WFI command
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFE_CMD: use WFE command
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo, uint32_t lowdrive, uint8_t deepsleepmodecmd)
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 432              		.loc 1 238 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 0
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436              		@ link register save eliminated.
 437              		.loc 1 238 1 is_stmt 0 view .LVU66
 438 0000 30B4     		push	{r4, r5}
 439              	.LCFI1:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 4, -8
 442              		.cfi_offset 5, -4
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     static uint32_t reg_snap[ 4 ];     
 443              		.loc 1 239 5 is_stmt 1 view .LVU67
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 18


 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* clear stbmod and ldolp bits */
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP | PMU_CTL_LDEN | PMU_CTL_LDNP | PMU_CTL_
 444              		.loc 1 241 5 view .LVU68
 445              		.loc 1 241 13 is_stmt 0 view .LVU69
 446 0002 2C4B     		ldr	r3, .L42
 447 0004 1D68     		ldr	r5, [r3]
 448 0006 2C4C     		ldr	r4, .L42+4
 449 0008 2C40     		ands	r4, r4, r5
 450 000a 1C60     		str	r4, [r3]
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= ldo;
 451              		.loc 1 244 5 is_stmt 1 view .LVU70
 452              		.loc 1 244 13 is_stmt 0 view .LVU71
 453 000c 1C68     		ldr	r4, [r3]
 454 000e 0443     		orrs	r4, r4, r0
 455 0010 1C60     		str	r4, [r3]
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* low drive mode config in deep-sleep mode */
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     if(PMU_LOWDRIVER_ENABLE == lowdrive){
 456              		.loc 1 247 5 is_stmt 1 view .LVU72
 457              		.loc 1 247 7 is_stmt 0 view .LVU73
 458 0012 B1F5402F 		cmp	r1, #786432
 459 0016 38D0     		beq	.L41
 460              	.LVL8:
 461              	.L36:
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         if(PMU_LDO_NORMAL == ldo){
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }else{
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDLP);
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 462              		.loc 1 256 5 is_stmt 1 view .LVU74
 463              		.loc 1 256 14 is_stmt 0 view .LVU75
 464 0018 2849     		ldr	r1, .L42+8
 465 001a 0B69     		ldr	r3, [r1, #16]
 466 001c 43F00403 		orr	r3, r3, #4
 467 0020 0B61     		str	r3, [r1, #16]
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     reg_snap[ 0 ] = REG32( 0xE000E010U );
 468              		.loc 1 258 5 is_stmt 1 view .LVU76
 469              		.loc 1 258 21 is_stmt 0 view .LVU77
 470 0022 4FF0E023 		mov	r3, #-536813568
 471 0026 1869     		ldr	r0, [r3, #16]
 472              	.LVL9:
 473              		.loc 1 258 19 view .LVU78
 474 0028 2549     		ldr	r1, .L42+12
 475 002a 0860     		str	r0, [r1]
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     reg_snap[ 1 ] = REG32( 0xE000E100U );
 476              		.loc 1 259 5 is_stmt 1 view .LVU79
 477              		.loc 1 259 21 is_stmt 0 view .LVU80
 478 002c D3F80001 		ldr	r0, [r3, #256]
 479              		.loc 1 259 19 view .LVU81
 480 0030 4860     		str	r0, [r1, #4]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 19


 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     reg_snap[ 2 ] = REG32( 0xE000E104U );
 481              		.loc 1 260 5 is_stmt 1 view .LVU82
 482              		.loc 1 260 21 is_stmt 0 view .LVU83
 483 0032 D3F80401 		ldr	r0, [r3, #260]
 484              		.loc 1 260 19 view .LVU84
 485 0036 8860     		str	r0, [r1, #8]
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     reg_snap[ 3 ] = REG32( 0xE000E108U );
 486              		.loc 1 261 5 is_stmt 1 view .LVU85
 487              		.loc 1 261 21 is_stmt 0 view .LVU86
 488 0038 D3F80801 		ldr	r0, [r3, #264]
 489              		.loc 1 261 19 view .LVU87
 490 003c C860     		str	r0, [r1, #12]
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E010U ) &= 0x00010004U;
 491              		.loc 1 263 5 is_stmt 1 view .LVU88
 492              		.loc 1 263 26 is_stmt 0 view .LVU89
 493 003e 1869     		ldr	r0, [r3, #16]
 494 0040 2049     		ldr	r1, .L42+16
 495 0042 0140     		ands	r1, r1, r0
 496 0044 1961     		str	r1, [r3, #16]
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E180U )  = 0XFF7FF83DU;
 497              		.loc 1 264 5 is_stmt 1 view .LVU90
 498              		.loc 1 264 27 is_stmt 0 view .LVU91
 499 0046 2049     		ldr	r1, .L42+20
 500 0048 C3F88011 		str	r1, [r3, #384]
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E184U )  = 0XFFFFF8FFU;
 501              		.loc 1 265 5 is_stmt 1 view .LVU92
 502              		.loc 1 265 27 is_stmt 0 view .LVU93
 503 004c 6FF4E061 		mvn	r1, #1792
 504 0050 C3F88411 		str	r1, [r3, #388]
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E188U )  = 0xFFFFFFFFU;     
 505              		.loc 1 266 5 is_stmt 1 view .LVU94
 506              		.loc 1 266 27 is_stmt 0 view .LVU95
 507 0054 4FF0FF31 		mov	r1, #-1
 508 0058 C3F88811 		str	r1, [r3, #392]
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* select WFI or WFE command to enter deepsleep mode */
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     if(WFI_CMD == deepsleepmodecmd){
 509              		.loc 1 269 5 is_stmt 1 view .LVU96
 510              		.loc 1 269 7 is_stmt 0 view .LVU97
 511 005c 32BB     		cbnz	r2, .L38
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFI();
 512              		.loc 1 270 9 is_stmt 1 view .LVU98
 513              	.LBB22:
 514              	.LBI22:
 297:Drivers/CMSIS/core_cmInstr.h **** {
 515              		.loc 2 297 57 view .LVU99
 516              	.LBB23:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 517              		.loc 2 299 3 view .LVU100
 518              		.syntax unified
 519              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 520 005e 30BF     		wfi
 521              	@ 0 "" 2
 522              		.thumb
 523              		.syntax unified
 524              	.L39:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 20


 525              	.LBE23:
 526              	.LBE22:
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }else{
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __SEV();
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E010U ) = reg_snap[ 0 ] ; 
 527              		.loc 1 277 5 view .LVU101
 528              		.loc 1 277 36 is_stmt 0 view .LVU102
 529 0060 174A     		ldr	r2, .L42+12
 530              	.LVL10:
 531              		.loc 1 277 36 view .LVU103
 532 0062 1168     		ldr	r1, [r2]
 533              		.loc 1 277 26 view .LVU104
 534 0064 4FF0E023 		mov	r3, #-536813568
 535 0068 1961     		str	r1, [r3, #16]
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E100U ) = reg_snap[ 1 ] ;
 536              		.loc 1 278 5 is_stmt 1 view .LVU105
 537              		.loc 1 278 36 is_stmt 0 view .LVU106
 538 006a 5168     		ldr	r1, [r2, #4]
 539              		.loc 1 278 26 view .LVU107
 540 006c C3F80011 		str	r1, [r3, #256]
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E104U ) = reg_snap[ 2 ] ;
 541              		.loc 1 279 5 is_stmt 1 view .LVU108
 542              		.loc 1 279 36 is_stmt 0 view .LVU109
 543 0070 9168     		ldr	r1, [r2, #8]
 544              		.loc 1 279 26 view .LVU110
 545 0072 C3F80411 		str	r1, [r3, #260]
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     REG32( 0xE000E108U ) = reg_snap[ 3 ] ;  
 546              		.loc 1 280 5 is_stmt 1 view .LVU111
 547              		.loc 1 280 36 is_stmt 0 view .LVU112
 548 0076 D268     		ldr	r2, [r2, #12]
 549              		.loc 1 280 26 view .LVU113
 550 0078 C3F80821 		str	r2, [r3, #264]
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* reset sleepdeep bit of Cortex-M4 system control register */
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 551              		.loc 1 283 5 is_stmt 1 view .LVU114
 552              		.loc 1 283 14 is_stmt 0 view .LVU115
 553 007c 0F4A     		ldr	r2, .L42+8
 554 007e 1369     		ldr	r3, [r2, #16]
 555 0080 23F00403 		bic	r3, r3, #4
 556 0084 1361     		str	r3, [r2, #16]
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 557              		.loc 1 284 1 view .LVU116
 558 0086 30BC     		pop	{r4, r5}
 559              	.LCFI2:
 560              		.cfi_remember_state
 561              		.cfi_restore 5
 562              		.cfi_restore 4
 563              		.cfi_def_cfa_offset 0
 564 0088 7047     		bx	lr
 565              	.LVL11:
 566              	.L41:
 567              	.LCFI3:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 21


 568              		.cfi_restore_state
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 569              		.loc 1 248 9 is_stmt 1 view .LVU117
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****             PMU_CTL |= (uint32_t)(PMU_CTL_LDEN | PMU_CTL_LDNP);
 570              		.loc 1 248 11 is_stmt 0 view .LVU118
 571 008a 38B9     		cbnz	r0, .L37
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }else{
 572              		.loc 1 249 13 is_stmt 1 view .LVU119
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }else{
 573              		.loc 1 249 21 is_stmt 0 view .LVU120
 574 008c 1946     		mov	r1, r3
 575              	.LVL12:
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }else{
 576              		.loc 1 249 21 view .LVU121
 577 008e 1B68     		ldr	r3, [r3]
 578 0090 43F44023 		orr	r3, r3, #786432
 579 0094 43F40063 		orr	r3, r3, #2048
 580 0098 0B60     		str	r3, [r1]
 581 009a BDE7     		b	.L36
 582              	.LVL13:
 583              	.L37:
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }
 584              		.loc 1 251 13 is_stmt 1 view .LVU122
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }
 585              		.loc 1 251 21 is_stmt 0 view .LVU123
 586 009c 0549     		ldr	r1, .L42
 587              	.LVL14:
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         }
 588              		.loc 1 251 21 view .LVU124
 589 009e 0B68     		ldr	r3, [r1]
 590 00a0 43F44023 		orr	r3, r3, #786432
 591 00a4 43F48063 		orr	r3, r3, #1024
 592 00a8 0B60     		str	r3, [r1]
 593 00aa B5E7     		b	.L36
 594              	.LVL15:
 595              	.L38:
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 596              		.loc 1 272 9 is_stmt 1 view .LVU125
 597              	.LBB24:
 598              	.LBI24:
 311:Drivers/CMSIS/core_cmInstr.h **** }
 312:Drivers/CMSIS/core_cmInstr.h **** 
 313:Drivers/CMSIS/core_cmInstr.h **** 
 314:Drivers/CMSIS/core_cmInstr.h **** /** \brief  Send Event
 315:Drivers/CMSIS/core_cmInstr.h **** 
 316:Drivers/CMSIS/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:Drivers/CMSIS/core_cmInstr.h ****  */
 318:Drivers/CMSIS/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 599              		.loc 2 318 57 view .LVU126
 600              	.LBB25:
 319:Drivers/CMSIS/core_cmInstr.h **** {
 320:Drivers/CMSIS/core_cmInstr.h ****   __ASM volatile ("sev");
 601              		.loc 2 320 3 view .LVU127
 602              		.syntax unified
 603              	@ 320 "Drivers/CMSIS/core_cmInstr.h" 1
 604 00ac 40BF     		sev
 605              	@ 0 "" 2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 22


 606              		.thumb
 607              		.syntax unified
 608              	.LBE25:
 609              	.LBE24:
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 610              		.loc 1 273 9 view .LVU128
 611              	.LBB26:
 612              	.LBI26:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 613              		.loc 2 308 57 view .LVU129
 614              	.LBB27:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 615              		.loc 2 310 3 view .LVU130
 616              		.syntax unified
 617              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 618 00ae 20BF     		wfe
 619              	@ 0 "" 2
 620              		.thumb
 621              		.syntax unified
 622              	.LBE27:
 623              	.LBE26:
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 624              		.loc 1 274 9 view .LVU131
 625              	.LBB28:
 626              	.LBI28:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 627              		.loc 2 308 57 view .LVU132
 628              	.LBB29:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 629              		.loc 2 310 3 view .LVU133
 630              		.syntax unified
 631              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 632 00b0 20BF     		wfe
 633              	@ 0 "" 2
 311:Drivers/CMSIS/core_cmInstr.h **** 
 634              		.loc 2 311 1 is_stmt 0 view .LVU134
 635              		.thumb
 636              		.syntax unified
 637 00b2 D5E7     		b	.L39
 638              	.L43:
 639              		.align	2
 640              	.L42:
 641 00b4 00700040 		.word	1073770496
 642 00b8 FCF3F3FF 		.word	-789508
 643 00bc 00ED00E0 		.word	-536810240
 644 00c0 00000000 		.word	.LANCHOR0
 645 00c4 04000100 		.word	65540
 646 00c8 3DF87FFF 		.word	-8390595
 647              	.LBE29:
 648              	.LBE28:
 649              		.cfi_endproc
 650              	.LFE128:
 652              		.section	.text.pmu_to_standbymode,"ax",%progbits
 653              		.align	1
 654              		.global	pmu_to_standbymode
 655              		.syntax unified
 656              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 23


 657              		.thumb_func
 658              		.fpu fpv4-sp-d16
 660              	pmu_to_standbymode:
 661              	.LVL16:
 662              	.LFB129:
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      pmu work in standby mode
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  standbymodecmd:
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFI_CMD: use WFI command
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        WFE_CMD: use WFE command
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_to_standbymode(uint8_t standbymodecmd)
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 663              		.loc 1 295 1 is_stmt 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 0
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* set sleepdeep bit of Cortex-M4 system control register */
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 668              		.loc 1 297 5 view .LVU136
 669              		.loc 1 297 14 is_stmt 0 view .LVU137
 670 0000 094A     		ldr	r2, .L47
 671 0002 1369     		ldr	r3, [r2, #16]
 672 0004 43F00403 		orr	r3, r3, #4
 673 0008 1361     		str	r3, [r2, #16]
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* set stbmod bit */
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 674              		.loc 1 300 5 is_stmt 1 view .LVU138
 675              		.loc 1 300 13 is_stmt 0 view .LVU139
 676 000a 084B     		ldr	r3, .L47+4
 677 000c 1A68     		ldr	r2, [r3]
 678 000e 42F00202 		orr	r2, r2, #2
 679 0012 1A60     		str	r2, [r3]
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* reset wakeup flag */
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 680              		.loc 1 303 5 is_stmt 1 view .LVU140
 681              		.loc 1 303 13 is_stmt 0 view .LVU141
 682 0014 1A68     		ldr	r2, [r3]
 683 0016 42F00402 		orr	r2, r2, #4
 684 001a 1A60     		str	r2, [r3]
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* select WFI or WFE command to enter standby mode */
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     if(WFI_CMD == standbymodecmd){
 685              		.loc 1 306 5 is_stmt 1 view .LVU142
 686              		.loc 1 306 7 is_stmt 0 view .LVU143
 687 001c 08B9     		cbnz	r0, .L45
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFI();
 688              		.loc 1 307 9 is_stmt 1 view .LVU144
 689              	.LBB30:
 690              	.LBI30:
 297:Drivers/CMSIS/core_cmInstr.h **** {
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 24


 691              		.loc 2 297 57 view .LVU145
 692              	.LBB31:
 299:Drivers/CMSIS/core_cmInstr.h **** }
 693              		.loc 2 299 3 view .LVU146
 694              		.syntax unified
 695              	@ 299 "Drivers/CMSIS/core_cmInstr.h" 1
 696 001e 30BF     		wfi
 697              	@ 0 "" 2
 300:Drivers/CMSIS/core_cmInstr.h **** 
 698              		.loc 2 300 1 is_stmt 0 view .LVU147
 699              		.thumb
 700              		.syntax unified
 701 0020 7047     		bx	lr
 702              	.L45:
 703              	.LBE31:
 704              	.LBE30:
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }else{
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         __WFE();
 705              		.loc 1 309 9 is_stmt 1 view .LVU148
 706              	.LBB32:
 707              	.LBI32:
 308:Drivers/CMSIS/core_cmInstr.h **** {
 708              		.loc 2 308 57 view .LVU149
 709              	.LBB33:
 310:Drivers/CMSIS/core_cmInstr.h **** }
 710              		.loc 2 310 3 view .LVU150
 711              		.syntax unified
 712              	@ 310 "Drivers/CMSIS/core_cmInstr.h" 1
 713 0022 20BF     		wfe
 714              	@ 0 "" 2
 715              		.thumb
 716              		.syntax unified
 717              	.LBE33:
 718              	.LBE32:
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 719              		.loc 1 311 1 is_stmt 0 view .LVU151
 720 0024 7047     		bx	lr
 721              	.L48:
 722 0026 00BF     		.align	2
 723              	.L47:
 724 0028 00ED00E0 		.word	-536810240
 725 002c 00700040 		.word	1073770496
 726              		.cfi_endproc
 727              	.LFE129:
 729              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 730              		.align	1
 731              		.global	pmu_backup_write_enable
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 735              		.fpu fpv4-sp-d16
 737              	pmu_backup_write_enable:
 738              	.LFB130:
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      enable backup domain write
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 25


 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_backup_write_enable(void)
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 739              		.loc 1 320 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 744              		.loc 1 321 5 view .LVU153
 745              		.loc 1 321 13 is_stmt 0 view .LVU154
 746 0000 024A     		ldr	r2, .L50
 747 0002 1368     		ldr	r3, [r2]
 748 0004 43F48073 		orr	r3, r3, #256
 749 0008 1360     		str	r3, [r2]
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 750              		.loc 1 322 1 view .LVU155
 751 000a 7047     		bx	lr
 752              	.L51:
 753              		.align	2
 754              	.L50:
 755 000c 00700040 		.word	1073770496
 756              		.cfi_endproc
 757              	.LFE130:
 759              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 760              		.align	1
 761              		.global	pmu_backup_write_disable
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 765              		.fpu fpv4-sp-d16
 767              	pmu_backup_write_disable:
 768              	.LFB131:
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      disable backup domain write
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_backup_write_disable(void)
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 769              		.loc 1 331 1 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 0
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 774              		.loc 1 332 5 view .LVU157
 775              		.loc 1 332 13 is_stmt 0 view .LVU158
 776 0000 024A     		ldr	r2, .L53
 777 0002 1368     		ldr	r3, [r2]
 778 0004 23F48073 		bic	r3, r3, #256
 779 0008 1360     		str	r3, [r2]
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 26


 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 780              		.loc 1 333 1 view .LVU159
 781 000a 7047     		bx	lr
 782              	.L54:
 783              		.align	2
 784              	.L53:
 785 000c 00700040 		.word	1073770496
 786              		.cfi_endproc
 787              	.LFE131:
 789              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 790              		.align	1
 791              		.global	pmu_wakeup_pin_enable
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 795              		.fpu fpv4-sp-d16
 797              	pmu_wakeup_pin_enable:
 798              	.LFB132:
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      enable wakeup pin
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_wakeup_pin_enable(void)
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 799              		.loc 1 342 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 804              		.loc 1 343 5 view .LVU161
 805              		.loc 1 343 12 is_stmt 0 view .LVU162
 806 0000 024A     		ldr	r2, .L56
 807 0002 5368     		ldr	r3, [r2, #4]
 808 0004 43F48073 		orr	r3, r3, #256
 809 0008 5360     		str	r3, [r2, #4]
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 810              		.loc 1 344 1 view .LVU163
 811 000a 7047     		bx	lr
 812              	.L57:
 813              		.align	2
 814              	.L56:
 815 000c 00700040 		.word	1073770496
 816              		.cfi_endproc
 817              	.LFE132:
 819              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 820              		.align	1
 821              		.global	pmu_wakeup_pin_disable
 822              		.syntax unified
 823              		.thumb
 824              		.thumb_func
 825              		.fpu fpv4-sp-d16
 827              	pmu_wakeup_pin_disable:
 828              	.LFB133:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 27


 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      disable wakeup pin
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  none
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_wakeup_pin_disable(void)
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 829              		.loc 1 353 1 is_stmt 1 view -0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 834              		.loc 1 354 5 view .LVU165
 835              		.loc 1 354 12 is_stmt 0 view .LVU166
 836 0000 024A     		ldr	r2, .L59
 837 0002 5368     		ldr	r3, [r2, #4]
 838 0004 23F48073 		bic	r3, r3, #256
 839 0008 5360     		str	r3, [r2, #4]
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 840              		.loc 1 355 1 view .LVU167
 841 000a 7047     		bx	lr
 842              	.L60:
 843              		.align	2
 844              	.L59:
 845 000c 00700040 		.word	1073770496
 846              		.cfi_endproc
 847              	.LFE133:
 849              		.section	.text.pmu_flag_get,"ax",%progbits
 850              		.align	1
 851              		.global	pmu_flag_get
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 855              		.fpu fpv4-sp-d16
 857              	pmu_flag_get:
 858              	.LVL17:
 859              	.LFB134:
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      get flag state
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  flag:
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_LDOVSRF: LDO voltage select ready flag
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_HDRF: high-driver ready flag
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_HDSRF: high-driver switch ready flag
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_LDRF: low-driver mode ready flag 
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     FlagStatus SET or RESET
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 860              		.loc 1 371 1 is_stmt 1 view -0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 28


 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     if(PMU_CS & flag){
 865              		.loc 1 372 5 view .LVU169
 866              		.loc 1 372 8 is_stmt 0 view .LVU170
 867 0000 034B     		ldr	r3, .L64
 868 0002 5B68     		ldr	r3, [r3, #4]
 869              		.loc 1 372 7 view .LVU171
 870 0004 0342     		tst	r3, r0
 871 0006 01D0     		beq	.L63
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         return  SET;
 872              		.loc 1 373 17 view .LVU172
 873 0008 0120     		movs	r0, #1
 874              	.LVL18:
 875              		.loc 1 373 17 view .LVU173
 876 000a 7047     		bx	lr
 877              	.LVL19:
 878              	.L63:
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }else{
 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         return  RESET;
 879              		.loc 1 375 17 view .LVU174
 880 000c 0020     		movs	r0, #0
 881              	.LVL20:
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 882              		.loc 1 377 1 view .LVU175
 883 000e 7047     		bx	lr
 884              	.L65:
 885              		.align	2
 886              	.L64:
 887 0010 00700040 		.word	1073770496
 888              		.cfi_endproc
 889              	.LFE134:
 891              		.section	.text.pmu_highdriver_switch_select,"ax",%progbits
 892              		.align	1
 893              		.global	pmu_highdriver_switch_select
 894              		.syntax unified
 895              		.thumb
 896              		.thumb_func
 897              		.fpu fpv4-sp-d16
 899              	pmu_highdriver_switch_select:
 900              	.LVL21:
 901              	.LFB120:
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* wait for HDRF flag set */
 902              		.loc 1 118 1 is_stmt 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     /* wait for HDRF flag set */
 906              		.loc 1 118 1 is_stmt 0 view .LVU177
 907 0000 10B5     		push	{r4, lr}
 908              	.LCFI4:
 909              		.cfi_def_cfa_offset 8
 910              		.cfi_offset 4, -8
 911              		.cfi_offset 14, -4
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 29


 912 0002 0446     		mov	r4, r0
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 913              		.loc 1 120 5 is_stmt 1 view .LVU178
 914              	.LVL22:
 915              	.L67:
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL &= ~PMU_CTL_HDS;
 916              		.loc 1 121 5 discriminator 1 view .LVU179
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 917              		.loc 1 120 10 discriminator 1 view .LVU180
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 918              		.loc 1 120 18 is_stmt 0 discriminator 1 view .LVU181
 919 0004 4FF48030 		mov	r0, #65536
 920 0008 FFF7FEFF 		bl	pmu_flag_get
 921              	.LVL23:
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 922              		.loc 1 120 10 discriminator 1 view .LVU182
 923 000c 0128     		cmp	r0, #1
 924 000e F9D1     		bne	.L67
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= highdr_switch;
 925              		.loc 1 122 5 is_stmt 1 view .LVU183
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     PMU_CTL |= highdr_switch;
 926              		.loc 1 122 13 is_stmt 0 view .LVU184
 927 0010 044B     		ldr	r3, .L69
 928 0012 1A68     		ldr	r2, [r3]
 929 0014 22F40032 		bic	r2, r2, #131072
 930 0018 1A60     		str	r2, [r3]
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 931              		.loc 1 123 5 is_stmt 1 view .LVU185
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 932              		.loc 1 123 13 is_stmt 0 view .LVU186
 933 001a 1A68     		ldr	r2, [r3]
 934 001c 2243     		orrs	r2, r2, r4
 935 001e 1A60     		str	r2, [r3]
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 936              		.loc 1 124 1 view .LVU187
 937 0020 10BD     		pop	{r4, pc}
 938              	.LVL24:
 939              	.L70:
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 940              		.loc 1 124 1 view .LVU188
 941 0022 00BF     		.align	2
 942              	.L69:
 943 0024 00700040 		.word	1073770496
 944              		.cfi_endproc
 945              	.LFE120:
 947              		.section	.text.pmu_flag_clear,"ax",%progbits
 948              		.align	1
 949              		.global	pmu_flag_clear
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 953              		.fpu fpv4-sp-d16
 955              	pmu_flag_clear:
 956              	.LVL25:
 957              	.LFB135:
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** 
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** /*!
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 30


 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \brief      clear flag bit
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[in]  flag:
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \param[out] none
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     \retval     none
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** */
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** void pmu_flag_clear(uint32_t flag)
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** {
 958              		.loc 1 388 1 is_stmt 1 view -0
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 0
 961              		@ frame_needed = 0, uses_anonymous_args = 0
 962              		@ link register save eliminated.
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     switch(flag){
 963              		.loc 1 389 5 view .LVU190
 964 0000 10B1     		cbz	r0, .L72
 965 0002 0128     		cmp	r0, #1
 966 0004 06D0     		beq	.L73
 967 0006 7047     		bx	lr
 968              	.L72:
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         /* reset wakeup flag */
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 969              		.loc 1 392 9 view .LVU191
 970              		.loc 1 392 17 is_stmt 0 view .LVU192
 971 0008 054A     		ldr	r2, .L75
 972 000a 1368     		ldr	r3, [r2]
 973 000c 43F00403 		orr	r3, r3, #4
 974 0010 1360     		str	r3, [r2]
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         break;
 975              		.loc 1 393 9 is_stmt 1 view .LVU193
 976 0012 7047     		bx	lr
 977              	.L73:
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         /* reset standby flag */
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 978              		.loc 1 396 9 view .LVU194
 979              		.loc 1 396 17 is_stmt 0 view .LVU195
 980 0014 024A     		ldr	r2, .L75
 981 0016 1368     		ldr	r3, [r2]
 982 0018 43F00803 		orr	r3, r3, #8
 983 001c 1360     		str	r3, [r2]
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         break;
 984              		.loc 1 397 9 is_stmt 1 view .LVU196
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     default :
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****         break;
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c ****     }
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_pmu.c **** }
 985              		.loc 1 401 1 is_stmt 0 view .LVU197
 986 001e 7047     		bx	lr
 987              	.L76:
 988              		.align	2
 989              	.L75:
 990 0020 00700040 		.word	1073770496
 991              		.cfi_endproc
 992              	.LFE135:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 31


 994              		.section	.bss.reg_snap.0,"aw",%nobits
 995              		.align	2
 996              		.set	.LANCHOR0,. + 0
 999              	reg_snap.0:
 1000 0000 00000000 		.space	16
 1000      00000000 
 1000      00000000 
 1000      00000000 
 1001              		.text
 1002              	.Letext0:
 1003              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1004              		.file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 1005              		.file 5 "Drivers/CMSIS/core_cm4.h"
 1006              		.file 6 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1007              		.file 7 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_pmu.c
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:18     .text.pmu_deinit:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:26     .text.pmu_deinit:00000000 pmu_deinit
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:52     .text.pmu_lvd_select:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:59     .text.pmu_lvd_select:00000000 pmu_lvd_select
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:93     .text.pmu_lvd_select:00000024 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:98     .text.pmu_ldo_output_select:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:105    .text.pmu_ldo_output_select:00000000 pmu_ldo_output_select
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:129    .text.pmu_ldo_output_select:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:134    .text.pmu_lvd_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:141    .text.pmu_lvd_disable:00000000 pmu_lvd_disable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:159    .text.pmu_lvd_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:164    .text.pmu_highdriver_mode_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:171    .text.pmu_highdriver_mode_enable:00000000 pmu_highdriver_mode_enable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:189    .text.pmu_highdriver_mode_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:194    .text.pmu_highdriver_mode_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:201    .text.pmu_highdriver_mode_disable:00000000 pmu_highdriver_mode_disable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:219    .text.pmu_highdriver_mode_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:224    .text.pmu_lowdriver_mode_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:231    .text.pmu_lowdriver_mode_enable:00000000 pmu_lowdriver_mode_enable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:249    .text.pmu_lowdriver_mode_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:254    .text.pmu_lowdriver_mode_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:261    .text.pmu_lowdriver_mode_disable:00000000 pmu_lowdriver_mode_disable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:279    .text.pmu_lowdriver_mode_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:284    .text.pmu_lowpower_driver_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:291    .text.pmu_lowpower_driver_config:00000000 pmu_lowpower_driver_config
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:315    .text.pmu_lowpower_driver_config:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:320    .text.pmu_normalpower_driver_config:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:327    .text.pmu_normalpower_driver_config:00000000 pmu_normalpower_driver_config
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:351    .text.pmu_normalpower_driver_config:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:356    .text.pmu_to_sleepmode:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:363    .text.pmu_to_sleepmode:00000000 pmu_to_sleepmode
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:417    .text.pmu_to_sleepmode:00000014 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:422    .text.pmu_to_deepsleepmode:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:429    .text.pmu_to_deepsleepmode:00000000 pmu_to_deepsleepmode
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:641    .text.pmu_to_deepsleepmode:000000b4 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:653    .text.pmu_to_standbymode:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:660    .text.pmu_to_standbymode:00000000 pmu_to_standbymode
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:724    .text.pmu_to_standbymode:00000028 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:730    .text.pmu_backup_write_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:737    .text.pmu_backup_write_enable:00000000 pmu_backup_write_enable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:755    .text.pmu_backup_write_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:760    .text.pmu_backup_write_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:767    .text.pmu_backup_write_disable:00000000 pmu_backup_write_disable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:785    .text.pmu_backup_write_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:790    .text.pmu_wakeup_pin_enable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:797    .text.pmu_wakeup_pin_enable:00000000 pmu_wakeup_pin_enable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:815    .text.pmu_wakeup_pin_enable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:820    .text.pmu_wakeup_pin_disable:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:827    .text.pmu_wakeup_pin_disable:00000000 pmu_wakeup_pin_disable
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:845    .text.pmu_wakeup_pin_disable:0000000c $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:850    .text.pmu_flag_get:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:857    .text.pmu_flag_get:00000000 pmu_flag_get
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:887    .text.pmu_flag_get:00000010 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:892    .text.pmu_highdriver_switch_select:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:899    .text.pmu_highdriver_switch_select:00000000 pmu_highdriver_switch_select
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s 			page 33


C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:943    .text.pmu_highdriver_switch_select:00000024 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:948    .text.pmu_flag_clear:00000000 $t
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:955    .text.pmu_flag_clear:00000000 pmu_flag_clear
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:990    .text.pmu_flag_clear:00000020 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:995    .bss.reg_snap.0:00000000 $d
C:\Users\Prog\AppData\Local\Temp\ccQdm9S3.s:999    .bss.reg_snap.0:00000000 reg_snap.0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
