Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 11:09:10 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file DDR_CT_TEST_OV_wrapper_timing_summary_routed.rpt -pb DDR_CT_TEST_OV_wrapper_timing_summary_routed.pb -rpx DDR_CT_TEST_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DDR_CT_TEST_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.050     -529.084                    209                 2548        0.053        0.000                      0                 2548        0.019        0.000                       0                  1390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clkfbout_DDR_CT_TEST_OV_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0         -1.518      -80.207                    121                  223        0.161        0.000                      0                  223        0.019        0.000                       0                   117  
  clkfbout_DDR_CT_TEST_OV_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                     3.525        0.000                      0                 2243        0.053        0.000                      0                 2243        4.020        0.000                       0                  1269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                           clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0       -4.050     -433.197                    126                  126        0.101        0.000                      0                  126  
clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  clk_fpga_0                                -2.373      -75.435                     35                   35        0.107        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
  To Clock:  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  To Clock:  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0

Setup :          121  Failing Endpoints,  Worst Slack       -1.518ns,  Total Violation      -80.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.840ns (25.037%)  route 2.515ns (74.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.699     5.219    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.105     3.870    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     3.701    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.840ns (25.037%)  route 2.515ns (74.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.699     5.219    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.105     3.870    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     3.701    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.840ns (25.037%)  route 2.515ns (74.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.699     5.219    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[27]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.105     3.870    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     3.701    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[27]
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.840ns (25.037%)  route 2.515ns (74.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.699     5.219    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.684     3.861    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[28]/C
                         clock pessimism              0.114     3.975    
                         clock uncertainty           -0.105     3.870    
    SLICE_X112Y86        FDRE (Setup_fdre_C_CE)      -0.169     3.701    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[28]
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.840ns (25.108%)  route 2.506ns (74.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.689     5.210    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679     3.856    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/C
                         clock pessimism              0.114     3.970    
                         clock uncertainty           -0.105     3.865    
    SLICE_X112Y81        FDRE (Setup_fdre_C_CE)      -0.169     3.696    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.840ns (25.108%)  route 2.506ns (74.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.689     5.210    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679     3.856    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/C
                         clock pessimism              0.114     3.970    
                         clock uncertainty           -0.105     3.865    
    SLICE_X112Y81        FDRE (Setup_fdre_C_CE)      -0.169     3.696    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.840ns (25.108%)  route 2.506ns (74.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.689     5.210    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679     3.856    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/C
                         clock pessimism              0.114     3.970    
                         clock uncertainty           -0.105     3.865    
    SLICE_X112Y81        FDRE (Setup_fdre_C_CE)      -0.169     3.696    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.840ns (25.108%)  route 2.506ns (74.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.689     5.210    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679     3.856    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/C
                         clock pessimism              0.114     3.970    
                         clock uncertainty           -0.105     3.865    
    SLICE_X112Y81        FDRE (Setup_fdre_C_CE)      -0.169     3.696    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]
  -------------------------------------------------------------------
                         required time                          3.696    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.840ns (25.174%)  route 2.497ns (74.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.680     5.201    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678     3.855    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.105     3.864    
    SLICE_X112Y80        FDRE (Setup_fdre_C_CE)      -0.169     3.695    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@2.174ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.840ns (25.174%)  route 2.497ns (74.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 3.855 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806     1.806    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861     1.864    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.419     2.283 f  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[1]/Q
                         net (fo=2, routed)           0.985     3.268    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0[1]
    SLICE_X110Y84        LUT3 (Prop_lut3_I1_O)        0.297     3.565 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4/O
                         net (fo=4, routed)           0.831     4.396    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_4_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.124     4.520 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.680     5.201    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612     3.786    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678     3.855    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/C
                         clock pessimism              0.114     3.969    
                         clock uncertainty           -0.105     3.864    
    SLICE_X112Y80        FDRE (Setup_fdre_C_CE)      -0.169     3.695    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 -1.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.310%)  route 0.129ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=2, routed)           0.129     0.905    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[13]
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.901     0.903    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[13]/C
                         clock pessimism             -0.234     0.669    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.076     0.745    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=2, routed)           0.119     0.896    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[16]
    SLICE_X110Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[16]/C
                         clock pessimism             -0.256     0.651    
    SLICE_X110Y85        FDRE (Hold_fdre_C_D)         0.075     0.726    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/Q
                         net (fo=2, routed)           0.111     0.888    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[17]
    SLICE_X110Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.904     0.906    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[17]/C
                         clock pessimism             -0.256     0.650    
    SLICE_X110Y84        FDRE (Hold_fdre_C_D)         0.066     0.716    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.130     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[14]
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.901     0.903    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[14]/C
                         clock pessimism             -0.234     0.669    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.064     0.733    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.312%)  route 0.128ns (40.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.141     0.776 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[1]/Q
                         net (fo=5, routed)           0.128     0.903    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg_n_0_[1]
    SLICE_X110Y86        LUT3 (Prop_lut3_I2_O)        0.045     0.948 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0[1]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/C
                         clock pessimism             -0.234     0.673    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     0.764    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.917%)  route 0.116ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=2, routed)           0.116     0.892    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[18]
    SLICE_X110Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[18]/C
                         clock pessimism             -0.256     0.651    
    SLICE_X110Y85        FDRE (Hold_fdre_C_D)         0.047     0.698    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=2, routed)           0.170     0.946    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[12]
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.901     0.903    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[12]/C
                         clock pessimism             -0.234     0.669    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.076     0.745    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.141     0.776 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg[0]/Q
                         net (fo=5, routed)           0.140     0.915    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pDDR_ip0_reg_n_0_[0]
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[0]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X109Y86        FDSE (Hold_fdse_C_D)         0.075     0.710    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.232%)  route 0.157ns (45.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y86        FDSE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDSE (Prop_fdse_C_Q)         0.141     0.776 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP1_reg[0]/Q
                         net (fo=1, routed)           0.157     0.933    DDR_CT_TEST_OV_i/DDR_CT_0/U0/lDDR_IP1[0]
    SLICE_X110Y86        LUT3 (Prop_lut3_I0_O)        0.045     0.978 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.978    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/C
                         clock pessimism             -0.234     0.673    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.092     0.765    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.983%)  route 0.172ns (55.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=2, routed)           0.172     0.949    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_val[15]
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.901     0.903    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X108Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[15]/C
                         clock pessimism             -0.234     0.669    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.064     0.733    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y84     DDR_CT_TEST_OV_i/DDR_WRAPPER_0/U0/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y83     DDR_CT_TEST_OV_i/DDR_WRAPPER_1/U0/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y86    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y86    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y83    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y86    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y86    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y85    DDR_CT_TEST_OV_i/DDR_CT_0/U0/pipelined_ctr_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DDR_CT_TEST_OV_clk_wiz_0_0
  To Clock:  clkfbout_DDR_CT_TEST_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DDR_CT_TEST_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.476ns (38.362%)  route 3.978ns (61.638%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.193 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.872     9.065    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.336     9.401 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.401    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.654    12.833    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.118    12.926    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 2.484ns (38.812%)  route 3.916ns (61.188%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.995    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.214 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.810     9.024    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.323     9.347 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.347    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.655    12.834    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.075    12.884    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.480ns (39.218%)  route 3.844ns (60.782%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.201 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.737     8.939    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.332     9.271 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.271    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.654    12.833    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.118    12.926    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.564ns (41.169%)  route 3.664ns (58.831%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.995    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.310 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.558     8.868    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.307     9.175 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.175    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.655    12.834    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.031    12.840    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 2.339ns (37.992%)  route 3.818ns (62.008%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.097 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.711     8.809    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.295     9.104 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.104    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.654    12.833    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.081    12.889    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.564ns (42.187%)  route 3.514ns (57.813%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.995    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.318 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.407     8.726    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.299     9.025 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.025    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.655    12.834    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.075    12.884    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 2.482ns (41.359%)  route 3.519ns (58.641%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.995    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.234 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.413     8.647    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.301     8.948 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.948    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.655    12.834    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.031    12.840    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.365ns (39.148%)  route 3.676ns (60.852%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.878 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.878    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.117 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.570     8.687    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X34Y105        LUT3 (Prop_lut3_I0_O)        0.301     8.988 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.988    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.654    12.833    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y105        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.079    12.887    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 2.271ns (37.718%)  route 3.750ns (62.282%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653     2.947    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.271     4.674    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.826 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.011     5.837    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y103        LUT5 (Prop_lut5_I1_O)        0.358     6.195 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.824     7.019    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.345 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.345    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.988 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.644     8.632    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.336     8.968 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.968    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.655    12.834    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y101        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDRE (Setup_fdre_C_D)        0.075    12.884    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 1.188ns (20.041%)  route 4.740ns (79.959%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.699     2.993    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y93         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.746     5.195    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X35Y105        LUT3 (Prop_lut3_I1_O)        0.152     5.347 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.131     6.478    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.332     6.810 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=7, routed)           1.111     7.921    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]_1
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.124     8.045 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           0.752     8.797    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r_reg[1]
    SLICE_X32Y106        LUT3 (Prop_lut3_I1_O)        0.124     8.921 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.921    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X32Y106        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.653    12.832    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y106        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X32Y106        FDRE (Setup_fdre_C_D)        0.081    12.888    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  3.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.964%)  route 0.145ns (41.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.639     0.975    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y100        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/Q
                         net (fo=12, routed)          0.145     1.284    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_any
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.329 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[3]_i_1/O
                         net (fo=1, routed)           0.000     1.329    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[3]
    SLICE_X36Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.825     1.191    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y99         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.557     0.893    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y91         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.116     1.172    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y90         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.824     1.190    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.100%)  route 0.145ns (40.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.656     0.992    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.145     1.301    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.346 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.346    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X27Y98         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.844     1.210    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.656%)  route 0.181ns (49.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.659     0.995    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.181     1.317    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X28Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.362 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.362    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X28Y98         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.845     1.211    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y98         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.508%)  route 0.176ns (55.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.558     0.894    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.176     1.210    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y94         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.825     1.191    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.557     0.893    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.120     1.141    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X32Y93         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.825     1.191    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.558     0.894    DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.141    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y94         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.825     1.191    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.036    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.556     0.892    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/Q
                         net (fo=1, routed)           0.054     1.087    DDR_CT_TEST_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.132 r  DDR_CT_TEST_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.132    DDR_CT_TEST_OV_i/axi_gpio_0/U0/ip2bus_data[4]
    SLICE_X38Y93         FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.824     1.190    DDR_CT_TEST_OV_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.121     1.026    DDR_CT_TEST_OV_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.656     0.992    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    DDR_CT_TEST_OV_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.885     1.251    DDR_CT_TEST_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.656     0.992    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    DDR_CT_TEST_OV_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.885     1.251    DDR_CT_TEST_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y92    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y93    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y91    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y92    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y91    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y90    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y90    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y90    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y91    DDR_CT_TEST_OV_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y106   DDR_CT_TEST_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    DDR_CT_TEST_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0

Setup :          126  Failing Endpoints,  Worst Slack       -4.050ns,  Total Violation     -433.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.859%)  route 1.430ns (71.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 32.115 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.748    35.164    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678    32.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/C
                         clock pessimism              0.000    32.115    
                         clock uncertainty           -0.477    31.638    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524    31.114    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         31.114    
                         arrival time                         -35.164    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.859%)  route 1.430ns (71.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 32.115 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.748    35.164    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678    32.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/C
                         clock pessimism              0.000    32.115    
                         clock uncertainty           -0.477    31.638    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524    31.114    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         31.114    
                         arrival time                         -35.164    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.859%)  route 1.430ns (71.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 32.115 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.748    35.164    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678    32.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/C
                         clock pessimism              0.000    32.115    
                         clock uncertainty           -0.477    31.638    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524    31.114    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         31.114    
                         arrival time                         -35.164    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.050ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.859%)  route 1.430ns (71.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 32.115 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.748    35.164    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.678    32.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/C
                         clock pessimism              0.000    32.115    
                         clock uncertainty           -0.477    31.638    
    SLICE_X112Y80        FDRE (Setup_fdre_C_R)       -0.524    31.114    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         31.114    
                         arrival time                         -35.164    
  -------------------------------------------------------------------
                         slack                                 -4.050    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.975ns  (logic 0.580ns (29.370%)  route 1.395ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 32.116 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.713    35.129    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679    32.116    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]/C
                         clock pessimism              0.000    32.116    
                         clock uncertainty           -0.477    31.639    
    SLICE_X112Y81        FDRE (Setup_fdre_C_R)       -0.524    31.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         31.115    
                         arrival time                         -35.129    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.975ns  (logic 0.580ns (29.370%)  route 1.395ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 32.116 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.713    35.129    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679    32.116    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]/C
                         clock pessimism              0.000    32.116    
                         clock uncertainty           -0.477    31.639    
    SLICE_X112Y81        FDRE (Setup_fdre_C_R)       -0.524    31.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         31.115    
                         arrival time                         -35.129    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.975ns  (logic 0.580ns (29.370%)  route 1.395ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 32.116 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.713    35.129    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679    32.116    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/C
                         clock pessimism              0.000    32.116    
                         clock uncertainty           -0.477    31.639    
    SLICE_X112Y81        FDRE (Setup_fdre_C_R)       -0.524    31.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         31.115    
                         arrival time                         -35.129    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.975ns  (logic 0.580ns (29.370%)  route 1.395ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 32.116 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.713    35.129    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.679    32.116    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/C
                         clock pessimism              0.000    32.116    
                         clock uncertainty           -0.477    31.639    
    SLICE_X112Y81        FDRE (Setup_fdre_C_R)       -0.524    31.115    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         31.115    
                         arrival time                         -35.129    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.972ns  (logic 0.580ns (29.418%)  route 1.392ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 32.118 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.709    35.126    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681    32.118    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[10]/C
                         clock pessimism              0.000    32.118    
                         clock uncertainty           -0.477    31.641    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    31.117    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         31.117    
                         arrival time                         -35.126    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.972ns  (logic 0.580ns (29.418%)  route 1.392ns (70.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 32.118 - 30.435 ) 
    Source Clock Delay      (SCD):    3.154ns = ( 33.154 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.860    33.154    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.456    33.610 f  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.682    34.292    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.124    34.416 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_1/O
                         net (fo=47, routed)          0.709    35.126    DDR_CT_TEST_OV_i/DDR_CT_0/U0/p_0_in
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.612    32.047    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.681    32.118    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/C
                         clock pessimism              0.000    32.118    
                         clock uncertainty           -0.477    31.641    
    SLICE_X112Y82        FDRE (Setup_fdre_C_R)       -0.524    31.117    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         31.117    
                         arrival time                         -35.126    
  -------------------------------------------------------------------
                         slack                                 -4.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.126%)  route 0.289ns (60.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.165     1.443    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X109Y85        FDRE (Hold_fdre_C_CE)       -0.039     1.342    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.126%)  route 0.289ns (60.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.165     1.443    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X109Y85        FDRE (Hold_fdre_C_CE)       -0.039     1.342    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.126%)  route 0.289ns (60.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.165     1.443    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X109Y85        FDRE (Hold_fdre_C_CE)       -0.039     1.342    DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.126%)  route 0.289ns (60.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.165     1.443    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X109Y85        FDRE (Hold_fdre_C_CE)       -0.039     1.342    DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.126%)  route 0.289ns (60.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.165     1.443    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X109Y85        FDRE (Hold_fdre_C_CE)       -0.039     1.342    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.198%)  route 0.430ns (69.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.430     1.539    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X110Y86        LUT3 (Prop_lut3_I1_O)        0.045     1.584 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.584    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1[0]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X110Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.477     1.384    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.092     1.476    DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.118%)  route 0.432ns (69.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.432     1.540    DDR_CT_TEST_OV_i/DDR_CT_0/U0/RESETN
    SLICE_X107Y85        LUT6 (Prop_lut6_I5_O)        0.045     1.585 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_i_1/O
                         net (fo=1, routed)           0.000     1.585    DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_i_1_n_0
    SLICE_X107Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.902     0.904    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X107Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_reg/C
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.477     1.381    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.092     1.473    DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.185%)  route 0.328ns (63.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.204     1.482    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.477     1.384    
    SLICE_X112Y85        FDRE (Hold_fdre_C_CE)       -0.016     1.368    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.185%)  route 0.328ns (63.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.204     1.482    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.477     1.384    
    SLICE_X112Y85        FDRE (Hold_fdre_C_CE)       -0.016     1.368    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.185%)  route 0.328ns (63.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.632     0.968    DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y85        FDRE                                         r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  DDR_CT_TEST_OV_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=12, routed)          0.124     1.233    DDR_CT_TEST_OV_i/DDR_CT_0/U0/FSEL
    SLICE_X111Y85        LUT6 (Prop_lut6_I3_O)        0.045     1.278 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2/O
                         net (fo=38, routed)          0.204     1.482    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf[31]_i_2_n_0
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.864     0.864    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.905     0.907    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            0.477     1.384    
    SLICE_X112Y85        FDRE (Hold_fdre_C_CE)       -0.016     1.368    DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           35  Failing Endpoints,  Worst Slack       -2.373ns,  Total Violation      -75.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.373ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.282ns  (logic 0.518ns (15.783%)  route 2.764ns (84.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 22.855 - 20.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 21.425 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.857    21.425    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518    21.943 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[7]/Q
                         net (fo=1, routed)           2.764    24.707    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[7]
    SLICE_X110Y81        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.676    22.855    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X110Y81        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[7]/C
                         clock pessimism              0.000    22.855    
                         clock uncertainty           -0.477    22.377    
    SLICE_X110Y81        FDRE (Setup_fdre_C_D)       -0.043    22.334    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[7]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -24.707    
  -------------------------------------------------------------------
                         slack                                 -2.373    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.237ns  (logic 0.518ns (16.000%)  route 2.719ns (84.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 21.432 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.864    21.432    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y87        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518    21.950 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[31]/Q
                         net (fo=1, routed)           2.719    24.670    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[31]
    SLICE_X110Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.682    22.861    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X110Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[31]/C
                         clock pessimism              0.000    22.861    
                         clock uncertainty           -0.477    22.383    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.040    22.343    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[31]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                         -24.670    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.309ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.222ns  (logic 0.518ns (16.079%)  route 2.704ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 22.855 - 20.000 ) 
    Source Clock Delay      (SCD):    1.860ns = ( 21.425 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.857    21.425    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y81        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518    21.943 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[8]/Q
                         net (fo=1, routed)           2.704    24.647    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[8]
    SLICE_X111Y81        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.676    22.855    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y81        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[8]/C
                         clock pessimism              0.000    22.855    
                         clock uncertainty           -0.477    22.377    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)       -0.040    22.337    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[8]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                         -24.647    
  -------------------------------------------------------------------
                         slack                                 -2.309    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.217ns  (logic 0.518ns (16.100%)  route 2.699ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 21.427 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.859    21.427    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.518    21.945 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[11]/Q
                         net (fo=1, routed)           2.699    24.645    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[11]
    SLICE_X110Y82        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.678    22.857    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X110Y82        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[11]/C
                         clock pessimism              0.000    22.857    
                         clock uncertainty           -0.477    22.379    
    SLICE_X110Y82        FDRE (Setup_fdre_C_D)       -0.043    22.336    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[11]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -24.645    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.216ns  (logic 0.518ns (16.105%)  route 2.698ns (83.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 21.424 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.856    21.424    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    21.942 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[4]/Q
                         net (fo=1, routed)           2.698    24.641    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[4]
    SLICE_X111Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.675    22.854    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[4]/C
                         clock pessimism              0.000    22.854    
                         clock uncertainty           -0.477    22.376    
    SLICE_X111Y80        FDRE (Setup_fdre_C_D)       -0.040    22.336    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[4]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -24.641    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.202ns  (logic 0.518ns (16.178%)  route 2.684ns (83.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 21.429 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861    21.429    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518    21.947 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/Q
                         net (fo=1, routed)           2.684    24.631    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[18]
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.680    22.859    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/C
                         clock pessimism              0.000    22.859    
                         clock uncertainty           -0.477    22.381    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.043    22.338    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]
  -------------------------------------------------------------------
                         required time                         22.338    
                         arrival time                         -24.631    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.288ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.195ns  (logic 0.456ns (14.273%)  route 2.739ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 22.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 21.429 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.861    21.429    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X109Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.456    21.885 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[0]/Q
                         net (fo=1, routed)           2.739    24.624    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[0]
    SLICE_X106Y85        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.678    22.857    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X106Y85        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[0]/C
                         clock pessimism              0.000    22.857    
                         clock uncertainty           -0.477    22.379    
    SLICE_X106Y85        FDRE (Setup_fdre_C_D)       -0.043    22.336    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[0]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -24.624    
  -------------------------------------------------------------------
                         slack                                 -2.288    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.144ns  (logic 0.518ns (16.474%)  route 2.626ns (83.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 21.431 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.863    21.431    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    21.949 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/Q
                         net (fo=1, routed)           2.626    24.576    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[26]
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.682    22.861    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/C
                         clock pessimism              0.000    22.861    
                         clock uncertainty           -0.477    22.383    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.093    22.290    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]
  -------------------------------------------------------------------
                         required time                         22.290    
                         arrival time                         -24.576    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.149ns  (logic 0.518ns (16.452%)  route 2.631ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 21.424 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.856    21.424    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    21.942 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[2]/Q
                         net (fo=1, routed)           2.631    24.573    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[2]
    SLICE_X113Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.675    22.854    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X113Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[2]/C
                         clock pessimism              0.000    22.854    
                         clock uncertainty           -0.477    22.376    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)       -0.061    22.315    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[2]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                         -24.573    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@19.565ns)
  Data Path Delay:        3.153ns  (logic 0.518ns (16.429%)  route 2.635ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 22.854 - 20.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 21.424 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                     19.565    19.565 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    19.565 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.806    21.371    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    17.578 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    19.467    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    19.568 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         1.856    21.424    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    21.942 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[3]/Q
                         net (fo=1, routed)           2.635    24.577    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[3]
    SLICE_X110Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        1.675    22.854    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X110Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[3]/C
                         clock pessimism              0.000    22.854    
                         clock uncertainty           -0.477    22.376    
    SLICE_X110Y80        FDRE (Setup_fdre_C_D)       -0.043    22.333    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[3]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -24.577    
  -------------------------------------------------------------------
                         slack                                 -2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.164ns (12.671%)  route 1.130ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     0.799 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[13]/Q
                         net (fo=1, routed)           1.130     1.929    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[13]
    SLICE_X111Y83        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.901     1.267    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y83        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[13]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.477     1.744    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.078     1.822    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.164ns (12.326%)  route 1.167ns (87.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[25]/Q
                         net (fo=1, routed)           1.167     1.966    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[25]
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.904     1.270    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[25]/C
                         clock pessimism              0.000     1.270    
                         clock uncertainty            0.477     1.747    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.078     1.825    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.164ns (12.382%)  route 1.160ns (87.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[20]/Q
                         net (fo=1, routed)           1.160     1.960    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[20]
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.902     1.268    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[20]/C
                         clock pessimism              0.000     1.268    
                         clock uncertainty            0.477     1.745    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.057     1.802    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.164ns (12.145%)  route 1.186ns (87.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.632     0.634    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y82        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[12]/Q
                         net (fo=1, routed)           1.186     1.984    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[12]
    SLICE_X111Y82        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.900     1.266    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y82        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[12]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.477     1.743    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.078     1.821    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.164ns (12.081%)  route 1.193ns (87.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.630     0.632    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y80        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[1]/Q
                         net (fo=1, routed)           1.193     1.989    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[1]
    SLICE_X110Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.898     1.264    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X110Y80        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[1]/C
                         clock pessimism              0.000     1.264    
                         clock uncertainty            0.477     1.741    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.075     1.816    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.164ns (12.290%)  route 1.170ns (87.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.633     0.635    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y83        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     0.799 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[16]/Q
                         net (fo=1, routed)           1.170     1.969    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[16]
    SLICE_X111Y83        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.901     1.267    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y83        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[16]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.477     1.744    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.047     1.791    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.255%)  route 1.174ns (87.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y85        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/Q
                         net (fo=1, routed)           1.174     1.974    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[21]
    SLICE_X108Y85        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.900     1.266    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X108Y85        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[21]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.477     1.743    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.052     1.795    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.164ns (11.999%)  route 1.203ns (88.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y84        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[18]/Q
                         net (fo=1, routed)           1.203     2.003    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[18]
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.902     1.268    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y84        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/C
                         clock pessimism              0.000     1.268    
                         clock uncertainty            0.477     1.745    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.076     1.821    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.164ns (12.226%)  route 1.177ns (87.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.634     0.636    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y86        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[26]/Q
                         net (fo=1, routed)           1.177     1.977    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[26]
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.904     1.270    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/C
                         clock pessimism              0.000     1.270    
                         clock uncertainty            0.477     1.747    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.047     1.794    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.164ns (12.168%)  route 1.184ns (87.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.597     0.597    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_CT_TEST_OV_i/clk_wiz_0/inst/clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_CT_TEST_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=115, routed)         0.635     0.637    DDR_CT_TEST_OV_i/DDR_CT_0/U0/MCLK
    SLICE_X112Y87        FDRE                                         r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164     0.801 r  DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[29]/Q
                         net (fo=1, routed)           1.184     1.985    DDR_CT_TEST_OV_i/META32_0/U0/DATAIN[29]
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_CT_TEST_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_CT_TEST_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1270, routed)        0.904     1.270    DDR_CT_TEST_OV_i/META32_0/U0/MCLK
    SLICE_X111Y87        FDRE                                         r  DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[29]/C
                         clock pessimism              0.000     1.270    
                         clock uncertainty            0.477     1.747    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.047     1.794    DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.190    





