{"Moon-Jung Chung": [0.9994046837091446, ["Predicting the Performance of Synchronous Discrete Event Simulation Systems", ["Jinsheng Xu", "Moon-Jung Chung"], "https://doi.org/10.1109/ICCAD.2001.968592", "iccad", 2001]], "Yu-Min Lee": [0.5, ["Power Grid Transient Simulation in Linear Time Based on Transmission-Line-Modeling Alternating-Direction-Implicit Method", ["Yu-Min Lee", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2001.968601", "iccad", 2001]], "Nak-Woong Eum": [0.9030971527099609, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001]], "Taewhan Kim": [1, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001], ["An Integrated Data Path Optimization for Low Power Based on Network Flow Method", ["Chun-Gi Lyuh", "Taewhan Kim", "Chien-Liang Liu"], "https://doi.org/10.1109/ICCAD.2001.968704", "iccad", 2001]], "Chong-Min Kyung": [0.5, ["A Router for Symmetrical FPGAs Based on Exact Routing Density Evaluation", ["Nak-Woong Eum", "Taewhan Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2001.968610", "iccad", 2001]], "Daehong Kim": [0.8585702478885651, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Jinyong Jung": [0.5, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Sunghyun Lee": [0.9931042641401291, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Jinhwan Jeon": [0.9726525992155075, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Kiyoung Choi": [1, ["Behavior-to-Placed RTL Synthesis with Performance-Driven Placement", ["Daehong Kim", "Jinyong Jung", "Sunghyun Lee", "Jinhwan Jeon", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2001.968640", "iccad", 2001]], "Yonghee Im": [0.6628455221652985, ["CASh: A Novel \"Clock as Shield\" Design Methodology for Noise Immune Precharge-Evaluate Logic", ["Yonghee Im", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2001.968644", "iccad", 2001]], "Seonki Kim": [0.9999279379844666, ["Crosstalk Fault Detection by Dynamic Idd", ["Xiaoyun Sun", "Seonki Kim", "Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.2001.968650", "iccad", 2001]], "Chanhee Oh": [0.7742483913898468, ["False-Noise Analysis using Logic Implications", ["Alexey Glebov", "Sergey Gavrilov", "David T. Blaauw", "Supamas Sirichotiyakul", "Chanhee Oh", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2001.968695", "iccad", 2001]]}