#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 20 15:09:51 2022
# Process ID: 8520
# Current directory: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1
# Command line: vivado.exe -log design_mb_tg_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_mb_tg_wrapper.tcl -notrace
# Log file: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper.vdi
# Journal file: D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_mb_tg_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_FndController'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_BCDtoFND'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_tickgenerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020/Vivado/2020.1/data/ip'.
Command: link_design -top design_mb_tg_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_TickGenerator_0_0/design_mb_tg_AXI4_TickGenerator_0_0.dcp' for cell 'design_mb_tg_i/AXI4_TickGenerator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_AXI4_fndController_0_0/design_mb_tg_AXI4_fndController_0_0.dcp' for cell 'design_mb_tg_i/AXI4_fndController_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0.dcp' for cell 'design_mb_tg_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0.dcp' for cell 'design_mb_tg_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0.dcp' for cell 'design_mb_tg_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0.dcp' for cell 'design_mb_tg_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0.dcp' for cell 'design_mb_tg_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0.dcp' for cell 'design_mb_tg_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0.dcp' for cell 'design_mb_tg_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0.dcp' for cell 'design_mb_tg_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_xbar_0/design_mb_tg_xbar_0.dcp' for cell 'design_mb_tg_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_bram_if_cntlr_0/design_mb_tg_dlmb_bram_if_cntlr_0.dcp' for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_dlmb_v10_0/design_mb_tg_dlmb_v10_0.dcp' for cell 'design_mb_tg_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_bram_if_cntlr_0/design_mb_tg_ilmb_bram_if_cntlr_0.dcp' for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_ilmb_v10_0/design_mb_tg_ilmb_v10_0.dcp' for cell 'design_mb_tg_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_lmb_bram_0/design_mb_tg_lmb_bram_0.dcp' for cell 'design_mb_tg_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 1074.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0.xdc] for cell 'design_mb_tg_i/microblaze_0/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/design_mb_tg_microblaze_0_0.xdc] for cell 'design_mb_tg_i/microblaze_0/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0.xdc] for cell 'design_mb_tg_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1575.836 ; gain = 501.578
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_mdm_1_0/design_mb_tg_mdm_1_0.xdc] for cell 'design_mb_tg_i/mdm_1/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_board.xdc] for cell 'design_mb_tg_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0_board.xdc] for cell 'design_mb_tg_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0.xdc] for cell 'design_mb_tg_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_clk_wiz_1_0/design_mb_tg_clk_wiz_1_0.xdc] for cell 'design_mb_tg_i/clk_wiz_1/inst'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_rst_clk_wiz_1_100M_0/design_mb_tg_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_tg_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0.xdc] for cell 'design_mb_tg_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_0_0/design_mb_tg_axi_gpio_0_0.xdc] for cell 'design_mb_tg_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0.xdc] for cell 'design_mb_tg_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_1_0/design_mb_tg_axi_gpio_1_0.xdc] for cell 'design_mb_tg_i/axi_gpio_1/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0_board.xdc] for cell 'design_mb_tg_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0_board.xdc] for cell 'design_mb_tg_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0.xdc] for cell 'design_mb_tg_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_uartlite_0_0/design_mb_tg_axi_uartlite_0_0.xdc] for cell 'design_mb_tg_i/axi_uartlite_0/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0_board.xdc] for cell 'design_mb_tg_i/axi_gpio_2/U0'
Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0.xdc] for cell 'design_mb_tg_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_axi_gpio_2_0/design_mb_tg_axi_gpio_2_0.xdc] for cell 'design_mb_tg_i/axi_gpio_2/U0'
Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_mb_tg_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.srcs/sources_1/bd/design_mb_tg/ip/design_mb_tg_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1575.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1575.836 ; gain = 501.578
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.836 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14a3e763f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1596.723 ; gain = 20.887

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1abdda56c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 105 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Retarget, 17 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1804b28da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1708cb2af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 619 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_mb_tg_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 39 load(s) on clock net design_mb_tg_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-194] Inserted BUFG design_mb_tg_i/AXI4_TickGenerator_0/inst/tick/U0/clk_BUFG_inst to drive 33 load(s) on clock net design_mb_tg_i/AXI4_TickGenerator_0/inst/tick/U0/clk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 23e10838a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23e10838a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23e10838a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             105  |             173  |                                             17  |
|  Constant propagation         |              13  |              64  |                                              1  |
|  Sweep                        |               0  |             619  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1785.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f012afe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 173099d72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1897.246 ; gain = 0.000
Ending Power Optimization Task | Checksum: 173099d72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.246 ; gain = 112.148

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 199a39f64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1897.246 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 199a39f64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1897.246 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1897.246 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 199a39f64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1897.246 ; gain = 321.410
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_mb_tg_wrapper_drc_opted.rpt -pb design_mb_tg_wrapper_drc_opted.pb -rpx design_mb_tg_wrapper_drc_opted.rpx
Command: report_drc -file design_mb_tg_wrapper_drc_opted.rpt -pb design_mb_tg_wrapper_drc_opted.pb -rpx design_mb_tg_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 132c14fcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1897.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143d2cc22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 273591046

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 273591046

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 273591046

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 257c452bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 206 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 97 nets or cells. Created 0 new cell, deleted 97 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1897.246 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             97  |                    97  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             97  |                    97  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 231e6bdc3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 18067f9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18067f9e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21e1d8c28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ed63706

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d3fca93

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1795294d4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19d19652a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c08da1e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ba530ee7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ba530ee7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11d86e435

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.314 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13eb4f62a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12cf7a938

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11d86e435

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.314. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19948020e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19948020e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19948020e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19948020e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b7256633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7256633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000
Ending Placer Task | Checksum: e3f2bdc4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_mb_tg_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_mb_tg_wrapper_utilization_placed.rpt -pb design_mb_tg_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_mb_tg_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1897.246 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1897.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 45b43da4 ConstDB: 0 ShapeSum: 9e3e8020 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 100fc7030

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1930.297 ; gain = 33.051
Post Restoration Checksum: NetGraph: 8aa42aeb NumContArr: 76584545 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 100fc7030

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1930.297 ; gain = 33.051

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 100fc7030

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1936.281 ; gain = 39.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 100fc7030

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1936.281 ; gain = 39.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 112193c9b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1944.336 ; gain = 47.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.444  | TNS=0.000  | WHS=-0.219 | THS=-119.451|

Phase 2 Router Initialization | Checksum: 1ba729d90

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1952.418 ; gain = 55.172

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00406601 %
  Global Horizontal Routing Utilization  = 0.00221239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3724
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3723
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14bfe18c0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e5f23075

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1976.602 ; gain = 79.355
Phase 4 Rip-up And Reroute | Checksum: e5f23075

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16949acb0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1976.602 ; gain = 79.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16949acb0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16949acb0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1976.602 ; gain = 79.355
Phase 5 Delay and Skew Optimization | Checksum: 16949acb0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14a1ac8fe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1976.602 ; gain = 79.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1112b6441

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1976.602 ; gain = 79.355
Phase 6 Post Hold Fix | Checksum: 1112b6441

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66316 %
  Global Horizontal Routing Utilization  = 1.86843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17d188d1f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17d188d1f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e4ac641

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1976.602 ; gain = 79.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19e4ac641

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1976.602 ; gain = 79.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1976.602 ; gain = 79.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1976.602 ; gain = 79.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1976.602 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_mb_tg_wrapper_drc_routed.rpt -pb design_mb_tg_wrapper_drc_routed.pb -rpx design_mb_tg_wrapper_drc_routed.rpx
Command: report_drc -file design_mb_tg_wrapper_drc_routed.rpt -pb design_mb_tg_wrapper_drc_routed.pb -rpx design_mb_tg_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_mb_tg_wrapper_methodology_drc_routed.rpt -pb design_mb_tg_wrapper_methodology_drc_routed.pb -rpx design_mb_tg_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_mb_tg_wrapper_methodology_drc_routed.rpt -pb design_mb_tg_wrapper_methodology_drc_routed.pb -rpx design_mb_tg_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/design_mb_tg_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.164 ; gain = 75.984
INFO: [runtcl-4] Executing : report_power -file design_mb_tg_wrapper_power_routed.rpt -pb design_mb_tg_wrapper_power_summary_routed.pb -rpx design_mb_tg_wrapper_power_routed.rpx
Command: report_power -file design_mb_tg_wrapper_power_routed.rpt -pb design_mb_tg_wrapper_power_summary_routed.pb -rpx design_mb_tg_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_mb_tg_wrapper_route_status.rpt -pb design_mb_tg_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_mb_tg_wrapper_timing_summary_routed.rpt -pb design_mb_tg_wrapper_timing_summary_routed.pb -rpx design_mb_tg_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_mb_tg_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_mb_tg_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_mb_tg_wrapper_bus_skew_routed.rpt -pb design_mb_tg_wrapper_bus_skew_routed.pb -rpx design_mb_tg_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_mb_tg_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_mb_tg_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/FPGA/FPGA_project/Microblaze_FndController/Microblaze_FndController.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 20 15:13:18 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx_2020/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2415.641 ; gain = 360.312
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 15:13:18 2022...
