/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_4.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_4_H_
#define __p10_scom_proc_4_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


static const uint64_t INT_CQ_END_BAR = 0x0201080bull;

static const uint32_t INT_CQ_END_BAR_VALID = 0;
static const uint32_t INT_CQ_END_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_END_BAR_ADDR_8_39 = 8;
static const uint32_t INT_CQ_END_BAR_ADDR_8_39_LEN = 32;
static const uint32_t INT_CQ_END_BAR_SET_DIV_SEL_0_2 = 56;
static const uint32_t INT_CQ_END_BAR_SET_DIV_SEL_0_2_LEN = 3;
static const uint32_t INT_CQ_END_BAR_RANGE_0_4 = 59;
static const uint32_t INT_CQ_END_BAR_RANGE_0_4_LEN = 5;
// proc/reg00021.H

static const uint64_t INT_CQ_PMC_1 = 0x02010829ull;

static const uint32_t INT_CQ_PMC_1_INT_CQ_PMC_1_COUNT_0_47 = 16;
static const uint32_t INT_CQ_PMC_1_INT_CQ_PMC_1_COUNT_0_47_LEN = 48;
// proc/reg00021.H

static const uint64_t INT_CQ_TTT_1 = 0x02010805ull;

static const uint32_t INT_CQ_TTT_1_VALID_0_7 = 0;
static const uint32_t INT_CQ_TTT_1_VALID_0_7_LEN = 8;
static const uint32_t INT_CQ_TTT_1_ENTRY_0_3 = 8;
static const uint32_t INT_CQ_TTT_1_ENTRY_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_1_0_3 = 12;
static const uint32_t INT_CQ_TTT_1_ENTRY_1_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_2_0_3 = 16;
static const uint32_t INT_CQ_TTT_1_ENTRY_2_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_3_0 = 20;
static const uint32_t INT_CQ_TTT_1_ENTRY_3_0_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_4_0_3 = 24;
static const uint32_t INT_CQ_TTT_1_ENTRY_4_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_5_0_3 = 28;
static const uint32_t INT_CQ_TTT_1_ENTRY_5_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_6_0_3 = 32;
static const uint32_t INT_CQ_TTT_1_ENTRY_6_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_1_ENTRY_7_0_3 = 36;
static const uint32_t INT_CQ_TTT_1_ENTRY_7_0_3_LEN = 4;
// proc/reg00021.H

static const uint64_t INT_PC_NXC_REGS_SYNC_DONE = 0x02010a84ull;
// proc/reg00021.H

static const uint64_t INT_PC_NXC_REGS_WATCH0_DATA1 = 0x02010aa5ull;
// proc/reg00021.H

static const uint64_t INT_PC_NXC_REGS_WOF_ERR_DETAIL = 0x02010ad3ull;

static const uint32_t INT_PC_NXC_REGS_WOF_ERR_DETAIL_INT_PC_NXC_WOF_ERR_DETAIL_ERROR = 0;
static const uint32_t INT_PC_NXC_REGS_WOF_ERR_DETAIL_INT_PC_NXC_WOF_ERR_DETAIL_ERROR_LEN = 64;
// proc/reg00021.H

static const uint64_t INT_PC_REGS_TCTXT_CFG = 0x02010b28ull;

static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_FUSE_CORE_EN = 0;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PHYP_CORE_MODE = 1;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_2_3 = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_2_3_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_GEN1_HYP_TARGET_DIS = 4;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_GEN1_OS_ST_ACK = 5;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_TCTXT_OGEN_FINE = 6;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_7_11 = 7;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_7_11_LEN = 5;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_EARLY_CRESP_EBB_DIS = 12;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_EARLY_CRESP_VP_DIS = 13;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_14_16 = 14;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_14_16_LEN = 3;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_INT_MSGSND_DIS = 17;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_18_19 = 18;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_18_19_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_HOSTBOOT_MODE = 20;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_21_24 = 21;
static const uint32_t INT_PC_REGS_TCTXT_CFG_RESERVED_21_24_LEN = 4;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_COMPLEX_STORE_DIS = 25;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_COMPLEX_STORE_DIS_LEN = 3;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PCMD_ARB_QUERY_PRIO = 28;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_PCMD_ARB_QUERY_PRIO_LEN = 2;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_LGS_AGE = 30;
static const uint32_t INT_PC_REGS_TCTXT_CFG_CFG_LGS_AGE_LEN = 2;
// proc/reg00021.H

static const uint64_t INT_VC_DBG_ATX_ORDER_FULL = 0x0201093bull;
// proc/reg00021.H

static const uint64_t INT_VC_EASC_PERF_EVENT_SEL_1 = 0x02010978ull;

static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_IPI_DOES_PRF = 0;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_IPI_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HWD_DOES_PRF = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HWD_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_NXC_DOES_PRF = 8;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_NXC_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_INT_DOES_PRF = 12;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_INT_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_OS_DOES_PRF = 16;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_OS_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_POOL_DOES_PRF = 20;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_POOL_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HARD_DOES_PRF = 24;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HARD_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_LOC_DOES_PRF = 28;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_LOC_DOES_PRF_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_IPI_DOES_DEM = 32;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_IPI_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HWD_DOES_DEM = 36;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HWD_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_NXC_DOES_DEM = 40;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_NXC_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_INT_DOES_DEM = 44;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_INT_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_OS_DOES_DEM = 48;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_OS_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_POOL_DOES_DEM = 52;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_POOL_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HARD_DOES_DEM = 56;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_HARD_DOES_DEM_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_LOC_DOES_DEM = 60;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_1_LOC_DOES_DEM_LEN = 4;
// proc/reg00021.H

static const uint64_t INT_VC_ENDC_FLUSH_CTRL = 0x02010980ull;

static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_VALID = 0;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_1 = 1;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_CACHE_DISABLE = 2;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_POLL_WANT_INVALIDATE = 3;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_4_6 = 4;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_RESERVED_4_6_LEN = 3;
static const uint32_t INT_VC_ENDC_FLUSH_CTRL_INJECT_WANT_INVALIDATE = 7;
// proc/reg00021.H

static const uint64_t INT_VC_ENDC_PERF_EVENT_SEL_1 = 0x02010998ull;

static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EQ_TRIGGER = 0;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EQ_TRIGGER_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_ESN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_ESN_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_RDI = 8;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_RDI_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_ESE = 12;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EVT_TRIG_ESE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_STR_EOI_ESN = 16;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_STR_EOI_ESN_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_STR_EOI_ESE = 20;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_STR_EOI_ESE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EQ_INJECT = 24;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_EQ_INJECT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_SETPQ_ESN = 28;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_SETPQ_ESN_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_SETPQ_ESE = 32;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_SETPQ_ESE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_IPI = 36;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_IPI_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_HWD = 40;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_HWD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_NXC = 44;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_NXC_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_INT = 48;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_INT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_OS = 52;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_OS_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_POOL = 56;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_POOL_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_HARD = 60;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_1_CMD_FROM_HARD_LEN = 4;
// proc/reg00021.H

static const uint64_t INT_VC_ENDC_WATCH3_DATA3 = 0x020109bfull;
// proc/reg00021.H

static const uint64_t INT_VC_ENDC_WATCH3_SPEC = 0x020109b8ull;

static const uint32_t INT_VC_ENDC_WATCH3_SPEC_CONFLICT = 0;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_1_7 = 1;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_1_7_LEN = 7;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_FULL = 8;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_9_27 = 9;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_9_27_LEN = 19;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_BLOCKID = 28;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_BLOCKID_LEN = 4;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_32_39 = 32;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_RESERVED_32_39_LEN = 8;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_OFFSET = 40;
static const uint32_t INT_VC_ENDC_WATCH3_SPEC_OFFSET_LEN = 24;
// proc/reg00021.H

static const uint64_t INT_VC_ESBC_DBG_CACHE_EN = 0x02010955ull;

static const uint32_t INT_VC_ESBC_DBG_CACHE_EN_INT_VC_ESBC_DBG_CACHE_EN_ENABLE = 0;
static const uint32_t INT_VC_ESBC_DBG_CACHE_EN_INT_VC_ESBC_DBG_CACHE_EN_ENABLE_LEN = 16;
// proc/reg00021.H

static const uint64_t INT_VC_QUEUES_CFG_REM_6 = 0x0201091dull;

static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_DISABLE = 0;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_DROP_EQ_INJECT_FROM_CORE = 1;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_PREFETCH_DISTANCE = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_PREFETCH_DISTANCE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_8_10 = 8;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_8_10_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_CQ = 11;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_CQ_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_16_18 = 16;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_16_18_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_PC = 19;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_CRD_TO_PC_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_NB_OUTSTANDING_DEM = 24;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MAX_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MIN_NB_OUTSTANDING_DEM = 28;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_MIN_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_32_33 = 32;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_32_33_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_FULL = 34;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_IRQ_IDLE = 35;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_36_37 = 36;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_36_37_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_ENABLE_MEMORY_BACKING = 38;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_FULL_WRITEBACK_ENABLE = 39;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_40_41 = 40;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_40_41_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_MEM_SIZE = 42;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_MEM_SIZE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_48_49 = 48;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_RESERVED_48_49_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_FULL = 50;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_IDLE = 51;
static const uint32_t INT_VC_QUEUES_CFG_REM_6_ERQ_CFG_UPD_PND = 52;
// proc/reg00021.H

static const uint64_t INT_VC_QUEUES_PERF_EVENT_SEL_5 = 0x0201092bull;

static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_FROM_AIB = 0;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_FROM_AIB_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IRQ_TO_IQA = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IRQ_TO_IQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQA_TO_DPS = 8;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQA_TO_DPS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQA_TO_IQS = 12;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQA_TO_IQS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQS_TO_EQA = 16;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_IQS_TO_EQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ERQ = 20;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ERQ_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ATX = 24;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ATX_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ENDC = 28;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_5_EQA_TO_ENDC_LEN = 4;
// proc/reg00021.H

static const uint64_t INT_VC_VSD_TABLE_DATA = 0x02010901ull;
// proc/reg00021.H

static const uint64_t NX_CH4_ADDR_5_HASH_FUNCTION_REG = 0x02011146ull;

static const uint32_t NX_CH4_ADDR_5_HASH_FUNCTION_REG_ADDRESS_5_HASH_FUNCTION = 0;
static const uint32_t NX_CH4_ADDR_5_HASH_FUNCTION_REG_ADDRESS_5_HASH_FUNCTION_LEN = 64;
// proc/reg00021.H

static const uint64_t NX_CH4_DATATAG_1_HASH_FUNCTION_REG = 0x0201114dull;

static const uint32_t NX_CH4_DATATAG_1_HASH_FUNCTION_REG_DATATAG_1_HASH_FUNCTION = 0;
static const uint32_t NX_CH4_DATATAG_1_HASH_FUNCTION_REG_DATATAG_1_HASH_FUNCTION_LEN = 64;
// proc/reg00021.H

static const uint64_t NX_DBG_ERRORINJ_CTRL = 0x0201110cull;

static const uint32_t NX_DBG_ERRORINJ_CTRL_CH0EFT_ERRORINJ_ENA = 2;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH0EFT_ERRORINJ_TYPE = 3;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH0EFT_ERRORINJ_ACTION = 4;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH0EFT_ERRORINJ_SELECT = 5;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH0EFT_ERRORINJ_SELECT_LEN = 4;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH1EFT_ERRORINJ_ENA = 9;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH1EFT_ERRORINJ_TYPE = 10;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH1EFT_ERRORINJ_ACTION = 11;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH1EFT_ERRORINJ_SELECT = 12;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH1EFT_ERRORINJ_SELECT_LEN = 4;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INWR_ERRORINJ_ENA = 23;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INWR_ERRORINJ_TYPE = 24;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INWR_ERRORINJ_ACTION = 25;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_OUTWR_ERRORINJ_ENA = 26;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_OUTWR_ERRORINJ_TYPE = 27;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_OUTWR_ERRORINJ_ACTION = 28;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INGARRAY_ERRORINJ_ENA = 29;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INGARRAY_ERRORINJ_TYPE = 30;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INGARRAY_ERRORINJ_ACTION = 31;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INGARRAY_ERRORINJ_SELECT = 32;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_INGARRAY_ERRORINJ_SELECT_LEN = 4;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_EGRARRAY_ERRORINJ_ENA = 36;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_EGRARRAY_ERRORINJ_TYPE = 37;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_EGRARRAY_ERRORINJ_ACTION = 38;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_EGRARRAY_ERRORINJ_SELECT = 39;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_EGRARRAY_ERRORINJ_SELECT_LEN = 4;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_CRBARRAY_ERRORINJ_ENA = 43;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_CRBARRAY_ERRORINJ_TYPE = 44;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_CRBARRAY_ERRORINJ_ACTION = 45;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_CRBARRAY_ERRORINJ_SELECT = 46;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH4GZIP_ERRORINJ_ENA = 48;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH4GZIP_ERRORINJ_TYPE = 49;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH4GZIP_ERRORINJ_ACTION = 50;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH4GZIP_ERRORINJ_SELECT = 51;
static const uint32_t NX_DBG_ERRORINJ_CTRL_CH4GZIP_ERRORINJ_SELECT_LEN = 8;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_OUTWR_QW0_UEINJ_ENA = 59;
static const uint32_t NX_DBG_ERRORINJ_CTRL_DMA_OUTWR_QW4_UEINJ_ENA = 60;
// proc/reg00021.H

static const uint64_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL = 0x0201105cull;

static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH0_WATCHDOG_TIMER_ENBL = 0;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH0_WATCHDOG_REF_DIV = 1;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH0_WATCHDOG_REF_DIV_LEN = 4;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH1_WATCHDOG_TIMER_ENBL = 5;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH1_WATCHDOG_REF_DIV = 6;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH1_WATCHDOG_REF_DIV_LEN = 4;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH2_WATCHDOG_TIMER_ENBL = 10;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH2_WATCHDOG_REF_DIV = 11;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH2_WATCHDOG_REF_DIV_LEN = 4;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH3_WATCHDOG_TIMER_ENBL = 15;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH3_WATCHDOG_REF_DIV = 16;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH3_WATCHDOG_REF_DIV_LEN = 4;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH4_WATCHDOG_TIMER_ENBL = 20;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH4_WATCHDOG_REF_DIV = 21;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_CH4_WATCHDOG_REF_DIV_LEN = 4;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_DMA_HANG_TIMER_ENBL = 25;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_DMA_HANG_TIMER_REF_DIV = 26;
static const uint32_t NX_DMA_WATCHDOG_HANG_TIMERS_CNTL_DMA_HANG_TIMER_REF_DIV_LEN = 4;
// proc/reg00021.H

static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_FIR_WOF_REG = 0x02011088ull;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_RW = 0x03011203ull;
static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_WO_AND = 0x03011204ull;
static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_WO_OR = 0x03011205ull;

static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_PROTOCOL_ERROR_MASK = 0;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_OVERFLOW_ERROR_MASK = 1;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_HW_PARITY_ERROR_MASK = 2;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_FIR_SPARE_3_MASK = 3;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_COHERENCY_ERROR_MASK = 4;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_CRESP_ADDR_ERROR_MASK = 5;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_CRESP_ERROR_MASK = 6;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_HANG_RECOVERY_LIMIT_ERROR_MASK = 7;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_FIR_SPARE_8_MASK = 8;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_HANG_RECOVERY_GTE_LEVEL1_MASK = 9;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_FORCE_MP_IPL_MASK = 10;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_PB_CMD_SNOOPER_ERROR_MASK = 11;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_DATA_OVERFLOW_ERROR_MASK = 12;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_DATA_PROTOCOL_ERROR_MASK = 13;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_DATA_ROUTE_ERROR_MASK = 14;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_FIR_COMPAB_TRIGGER_MASK = 15;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK0_PROTOCOL_ERROR_MASK = 16;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK0_OVERFLOW_ERROR_MASK = 17;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK0_HW_PARITY_ERROR_MASK = 18;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK1_PROTOCOL_ERROR_MASK = 19;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK1_OVERFLOW_ERROR_MASK = 20;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_MASK_REG_LINK1_HW_PARITY_ERROR_MASK = 21;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_REG_RW = 0x03011200ull;
static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_REG_WO_AND = 0x03011201ull;
static const uint64_t PB_COM_SCOM_EN1_STATION_FIR_REG_WO_OR = 0x03011202ull;

static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_PROTOCOL_ERROR = 0;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_OVERFLOW_ERROR = 1;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_HW_PARITY_ERROR = 2;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_FIR_SPARE_3 = 3;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_COHERENCY_ERROR = 4;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_CRESP_ADDR_ERROR = 5;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_CRESP_ERROR = 6;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_HANG_RECOVERY_LIMIT_ERROR = 7;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_FIR_SPARE_8 = 8;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_HANG_RECOVERY_GTE_LEVEL1 = 9;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_FORCE_MP_IPL = 10;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_PB_CMD_SNOOPER_ERROR = 11;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_DATA_OVERFLOW_ERROR = 12;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_DATA_PROTOCOL_ERROR = 13;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_DATA_ROUTE_ERROR = 14;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_FIR_COMPAB_TRIGGER = 15;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK0_PROTOCOL_ERROR = 16;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK0_OVERFLOW_ERROR = 17;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK0_HW_PARITY_ERROR = 18;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK1_PROTOCOL_ERROR = 19;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK1_OVERFLOW_ERROR = 20;
static const uint32_t PB_COM_SCOM_EN1_STATION_FIR_REG_LINK1_HW_PARITY_ERROR = 21;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR = 0x030112ceull;

static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_EN_CURR_EN4 = 0;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_EN_CURR_EN4 = 1;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_EN_CURR_EN4 = 2;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_EN_CURR_EN4 = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_EN_CURR_EN4 = 4;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_EN_CURR_EN4 = 5;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_EN_CURR_EN4 = 6;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_EN_CURR_EN4 = 7;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ADDR_DIS_CURR_EN4 = 8;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ADDR_DIS_CURR_EN4 = 9;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ADDR_DIS_CURR_EN4 = 10;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ADDR_DIS_CURR_EN4 = 11;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ADDR_DIS_CURR_EN4 = 12;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ADDR_DIS_CURR_EN4 = 13;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ADDR_DIS_CURR_EN4 = 14;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ADDR_DIS_CURR_EN4 = 15;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_MODE_CURR_EN4 = 16;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EN4 = 17;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_MODE_CURR_EN4 = 20;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EN4 = 21;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_MODE_CURR_EN4 = 24;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EN4 = 25;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_MODE_CURR_EN4 = 28;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EN4 = 29;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_MODE_CURR_EN4 = 32;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EN4 = 33;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_MODE_CURR_EN4 = 36;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EN4 = 37;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_MODE_CURR_EN4 = 40;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EN4 = 41;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_MODE_CURR_EN4 = 44;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EN4 = 45;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EN4_LEN = 3;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_EN4_STATION_HP_MODE2_CURR_PB_CFG_SPARE_LEN = 16;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_CFG1 = 0x03011013ull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_OC_EXP_DISABLE_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_OC_EARLY_EXP_TIME_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_OC_EARLY_EXP_TIME_EQ0_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_OC_EXPIRATION_TIME_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_OC_EXPIRATION_TIME_EQ0_LEN = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_LIMIT = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_LIMIT_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_LIMIT = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_LIMIT_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_SPARE1 = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_SPARE1_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_MIN = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_MIN_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_MAX = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK0_OUTBOUND_QUEUE_MAX_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK0_DON_PTL_VCINIT = 32;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK0_DON_PTL_VCINIT_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK1_DON_PTL_VCINIT = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK1_DON_PTL_VCINIT_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DON_PTL_ARB_MODE_VC0_EQ0 = 36;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DON_PTL_ARB_MODE_VC1_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_VCINIT_EQ0 = 38;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_VCINIT_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_ARB_MODE_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_ARB_MODE_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_CRD_MODE_EQ0 = 42;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_CRD_MODE_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_VCINIT_EQ0 = 44;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_VCINIT_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_ARB_MODE_EQ0 = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_ARB_MODE_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_CRD_MODE_EQ0 = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_CRD_MODE_EQ0_LEN = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_SPARE2 = 50;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_SPARE2_LEN = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_MIN = 56;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_MIN_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_MAX = 60;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CFG1_PB_CFG_LINK1_OUTBOUND_QUEUE_MAX_LEN = 4;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_CR_ERROR = 0x0301102cull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_RESP_ERROR = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_RESP_ADDR_ERROR = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_ERROR_OTHER = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TTYPE = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TTYPE_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TSIZE = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TSIZE_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TTAG = 18;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_TTAG_LEN = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_SCOPE = 38;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_SCOPE_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP = 41;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_CRESP_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_PRESP = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_CR_ERROR_FG_PRESP_LEN = 14;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT = 0x0301100full;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_VALID_NEXT_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_VALID_NEXT_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_VALID_NEXT_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_VALID_NEXT_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_VALID_NEXT_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_VALID_NEXT_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_VALID_NEXT_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_VALID_NEXT_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_VALID_NEXT_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_VALID_NEXT_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_VALID_NEXT_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_VALID_NEXT_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_VALID_NEXT_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_VALID_NEXT_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_VALID_NEXT_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_VALID_NEXT_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_0_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_EQ0 = 19;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_1_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_EQ0 = 22;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_2_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_3_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_4_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_EQ0 = 31;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_5_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_EQ0 = 34;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_6_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_7_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_8_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_EQ0 = 43;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_9_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_EQ0 = 46;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_10_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_EQ0 = 49;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_11_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_EQ0 = 52;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_12_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_EQ0 = 55;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_13_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_EQ0 = 58;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_14_AX_NUM_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_EQ0 = 61;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE3_NEXT_15_AX_NUM_NEXT_EQ0_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR = 0x0301104eull;

static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_EN_CURR_EQ1 = 0;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_EN_CURR_EQ1 = 1;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_EN_CURR_EQ1 = 2;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_EN_CURR_EQ1 = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_EN_CURR_EQ1 = 4;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_EN_CURR_EQ1 = 5;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_EN_CURR_EQ1 = 6;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_EN_CURR_EQ1 = 7;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ADDR_DIS_CURR_EQ1 = 8;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ADDR_DIS_CURR_EQ1 = 9;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ADDR_DIS_CURR_EQ1 = 10;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ADDR_DIS_CURR_EQ1 = 11;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ADDR_DIS_CURR_EQ1 = 12;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ADDR_DIS_CURR_EQ1 = 13;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ADDR_DIS_CURR_EQ1 = 14;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ADDR_DIS_CURR_EQ1 = 15;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_MODE_CURR_EQ1 = 16;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EQ1 = 17;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX0_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_MODE_CURR_EQ1 = 20;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EQ1 = 21;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX1_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_MODE_CURR_EQ1 = 24;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EQ1 = 25;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX2_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_MODE_CURR_EQ1 = 28;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EQ1 = 29;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX3_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_MODE_CURR_EQ1 = 32;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EQ1 = 33;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX4_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_MODE_CURR_EQ1 = 36;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EQ1 = 37;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX5_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_MODE_CURR_EQ1 = 40;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EQ1 = 41;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX6_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_MODE_CURR_EQ1 = 44;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EQ1 = 45;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_LINK_AX7_ID_CURR_EQ1_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_EQ1_STATION_HP_MODE2_CURR_PB_CFG_SPARE_LEN = 16;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA = 0x030110dbull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTYPE_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTYPE_EQ3_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTYPE_MASK_EQ3 = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTYPE_MASK_EQ3_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TSIZE_EQ3 = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TSIZE_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TSIZE_MASK_EQ3 = 22;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TSIZE_MASK_EQ3_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTAG_EQ3 = 30;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTAG_EQ3_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTAG_MASK_EQ3 = 40;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_TTAG_MASK_EQ3_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_CRESP_EQ3 = 50;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_CRESP_EQ3_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_CRESP_MASK_EQ3 = 55;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_CRESP_MASK_EQ3_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_CRESP_POLARITY_EQ3 = 60;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_SCOPE_EQ3 = 61;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPA_SCOPE_EQ3_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX = 0x030110ddull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_SCOPE_MASK_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_SCOPE_MASK_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_PRESP_EQ3 = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_PRESP_EQ3_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_PRESP_MASK_EQ3 = 17;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_A_PRESP_MASK_EQ3_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_SCOPE_MASK_EQ3 = 32;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_SCOPE_MASK_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_PRESP_EQ3 = 35;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_PRESP_EQ3_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_PRESP_MASK_EQ3 = 49;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_B_PRESP_MASK_EQ3_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_EVENT_COMPX_AB_LPC_D_MODE_EQ3 = 63;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT = 0x030110d1ull;

static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_16_VALID_NEXT_EQ3 = 0;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_17_VALID_NEXT_EQ3 = 1;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_18_VALID_NEXT_EQ3 = 2;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_19_VALID_NEXT_EQ3 = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_20_VALID_NEXT_EQ3 = 4;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_21_VALID_NEXT_EQ3 = 5;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_22_VALID_NEXT_EQ3 = 6;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_23_VALID_NEXT_EQ3 = 7;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_24_VALID_NEXT_EQ3 = 8;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_25_VALID_NEXT_EQ3 = 9;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_26_VALID_NEXT_EQ3 = 10;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_27_VALID_NEXT_EQ3 = 11;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_28_VALID_NEXT_EQ3 = 12;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_29_VALID_NEXT_EQ3 = 13;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_30_VALID_NEXT_EQ3 = 14;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_31_VALID_NEXT_EQ3 = 15;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_16_AX_NUM_NEXT_EQ3 = 16;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_16_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_17_AX_NUM_NEXT_EQ3 = 19;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_17_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_18_AX_NUM_NEXT_EQ3 = 22;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_18_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_19_AX_NUM_NEXT_EQ3 = 25;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_19_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_20_AX_NUM_NEXT_EQ3 = 28;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_20_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_21_AX_NUM_NEXT_EQ3 = 31;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_21_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_22_AX_NUM_NEXT_EQ3 = 34;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_22_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_23_AX_NUM_NEXT_EQ3 = 37;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_23_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_24_AX_NUM_NEXT_EQ3 = 40;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_24_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_25_AX_NUM_NEXT_EQ3 = 43;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_25_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_26_AX_NUM_NEXT_EQ3 = 46;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_26_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_27_AX_NUM_NEXT_EQ3 = 49;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_27_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_28_AX_NUM_NEXT_EQ3 = 52;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_28_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_29_AX_NUM_NEXT_EQ3 = 55;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_29_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_30_AX_NUM_NEXT_EQ3 = 58;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_30_AX_NUM_NEXT_EQ3_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_31_AX_NUM_NEXT_EQ3 = 61;
static const uint32_t PB_COM_SCOM_EQ3_STATION_HP_MODE4_NEXT_31_AX_NUM_NEXT_EQ3_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_CFG3 = 0x03011155ull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EQ5 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EQ5_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_UNIT0_DISABLE = 16;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_UNIT1_DISABLE = 17;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_LINK0_DISABLE = 18;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_LINK1_DISABLE = 19;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_UNIT0_SELCD = 20;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_UNIT1_SELCD = 21;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_LINK0_SELCD = 22;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_PBIASY_LINK1_SELCD = 23;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_EQ5_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA = 0x0301115bull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTYPE_EQ5 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTYPE_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTYPE_MASK_EQ5 = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTYPE_MASK_EQ5_LEN = 7;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TSIZE_EQ5 = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TSIZE_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TSIZE_MASK_EQ5 = 22;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TSIZE_MASK_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTAG_EQ5 = 30;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTAG_EQ5_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTAG_MASK_EQ5 = 40;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_TTAG_MASK_EQ5_LEN = 10;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_CRESP_EQ5 = 50;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_CRESP_EQ5_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_CRESP_MASK_EQ5 = 55;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_CRESP_MASK_EQ5_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_CRESP_POLARITY_EQ5 = 60;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_SCOPE_EQ5 = 61;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPA_SCOPE_EQ5_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX = 0x0301115dull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_SCOPE_MASK_EQ5 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_SCOPE_MASK_EQ5_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_PRESP_EQ5 = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_PRESP_EQ5_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_PRESP_MASK_EQ5 = 17;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_A_PRESP_MASK_EQ5_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_SCOPE_MASK_EQ5 = 32;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_SCOPE_MASK_EQ5_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_PRESP_EQ5 = 35;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_PRESP_EQ5_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_PRESP_MASK_EQ5 = 49;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_B_PRESP_MASK_EQ5_LEN = 14;
static const uint32_t PB_COM_SCOM_EQ5_STATION_EVENT_COMPX_AB_LPC_D_MODE_EQ5 = 63;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION0_REG = 0x03011146ull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION0_REG_PB_STATION_FIR_ACTION0_LEN = 22;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION1_REG = 0x03011147ull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_FIR_ACTION1_REG_PB_STATION_FIR_ACTION1_LEN = 22;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR = 0x0301114cull;

static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_MASTER_CHIP_CURR_EQ5 = 0;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_TM_MASTER_CURR_EQ5 = 1;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_GP_MASTER_CURR_EQ5 = 2;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_CHG_RATE_SP_MASTER_CURR_EQ5 = 3;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE0 = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE0_LEN = 4;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_EQ5 = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_NP_CMD_RATE_CURR_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_G_AGGREGATE_CURR_EQ5 = 16;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_G_INDIRECT_EN_CURR_EQ5 = 17;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_G_GATHER_ENABLE_CURR_EQ5 = 18;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE1 = 19;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE1_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_EQ5 = 24;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_MIN_GP_CMD_RATE_CURR_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_R_AGGREGATE_CURR_EQ5 = 32;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_R_INDIRECT_EN_CURR_EQ5 = 33;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_R_GATHER_ENABLE_CURR_EQ5 = 34;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE2 = 35;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE2_LEN = 5;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_EQ5 = 40;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_MIN_SP_CMD_RATE_CURR_EQ5_LEN = 8;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE3 = 48;
static const uint32_t PB_COM_SCOM_EQ5_STATION_HP_MODE1_CURR_PB_CFG_SPARE3_LEN = 16;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES1_STATION_CFG1 = 0x03011313ull;

static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_OC_EXP_DISABLE_ES1 = 0;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_OC_EARLY_EXP_TIME_ES1 = 1;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_OC_EARLY_EXP_TIME_ES1_LEN = 5;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_OC_EXPIRATION_TIME_ES1 = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_OC_EXPIRATION_TIME_ES1_LEN = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_LIMIT_AX4 = 12;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_LIMIT_AX4_LEN = 5;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_LIMIT_AX5 = 17;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_LIMIT_AX5_LEN = 5;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_SPARE1 = 22;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_SPARE1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_MIN_AX4 = 24;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_MIN_AX4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_MAX_AX4 = 28;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_OUTBOUND_QUEUE_MAX_AX4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_DON_PTL_VCINIT_AX4 = 32;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK0_DON_PTL_VCINIT_AX4_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_DON_PTL_VCINIT_AX5 = 34;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_DON_PTL_VCINIT_AX5_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DON_PTL_ARB_MODE_VC0_ES1 = 36;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DON_PTL_ARB_MODE_VC1_ES1 = 37;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_VCINIT_ES1 = 38;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_VCINIT_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_ARB_MODE_ES1 = 40;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_ARB_MODE_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_CRD_MODE_ES1 = 42;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PAU_CRD_MODE_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_VCINIT_ES1 = 44;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_VCINIT_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_ARB_MODE_ES1 = 46;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_ARB_MODE_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_CRD_MODE_ES1 = 48;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK_DOFF_PE_CRD_MODE_ES1_LEN = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_SPARE2 = 50;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_SPARE2_LEN = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_MIN_AX5 = 56;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_MIN_AX5_LEN = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_MAX_AX5 = 60;
static const uint32_t PB_COM_SCOM_ES1_STATION_CFG1_PB_CFG_DAT_LINK1_OUTBOUND_QUEUE_MAX_AX5_LEN = 4;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT = 0x0301130dull;

static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_EN_NEXT_ES1 = 0;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_EN_NEXT_ES1 = 1;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_EN_NEXT_ES1 = 2;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_EN_NEXT_ES1 = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_EN_NEXT_ES1 = 4;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_EN_NEXT_ES1 = 5;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_EN_NEXT_ES1 = 6;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_EN_NEXT_ES1 = 7;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ADDR_DIS_NEXT_ES1 = 8;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ADDR_DIS_NEXT_ES1 = 9;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ADDR_DIS_NEXT_ES1 = 10;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ADDR_DIS_NEXT_ES1 = 11;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ADDR_DIS_NEXT_ES1 = 12;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ADDR_DIS_NEXT_ES1 = 13;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ADDR_DIS_NEXT_ES1 = 14;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ADDR_DIS_NEXT_ES1 = 15;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_MODE_NEXT_ES1 = 16;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_ES1 = 17;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_MODE_NEXT_ES1 = 20;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_ES1 = 21;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_MODE_NEXT_ES1 = 24;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_ES1 = 25;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_MODE_NEXT_ES1 = 28;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_ES1 = 29;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_MODE_NEXT_ES1 = 32;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_ES1 = 33;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_MODE_NEXT_ES1 = 36;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_ES1 = 37;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_MODE_NEXT_ES1 = 40;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_ES1 = 41;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_MODE_NEXT_ES1 = 44;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_ES1 = 45;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_ES1_LEN = 3;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_ES1_STATION_HP_MODE2_NEXT_PB_CFG_SPARE_LEN = 16;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB = 0x0301135cull;

static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTYPE_ES2 = 0;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTYPE_ES2_LEN = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTYPE_MASK_ES2 = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTYPE_MASK_ES2_LEN = 7;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TSIZE_ES2 = 14;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TSIZE_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TSIZE_MASK_ES2 = 22;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TSIZE_MASK_ES2_LEN = 8;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTAG_ES2 = 30;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTAG_ES2_LEN = 10;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTAG_MASK_ES2 = 40;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_TTAG_MASK_ES2_LEN = 10;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_CRESP_ES2 = 50;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_CRESP_ES2_LEN = 5;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_CRESP_MASK_ES2 = 55;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_CRESP_MASK_ES2_LEN = 5;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_CRESP_POLARITY_ES2 = 60;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_SCOPE_ES2 = 61;
static const uint32_t PB_COM_SCOM_ES2_STATION_EVENT_COMPB_SCOPE_ES2_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_RW = 0x03011383ull;
static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_WO_AND = 0x03011384ull;
static const uint64_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_WO_OR = 0x03011385ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_PROTOCOL_ERROR_MASK = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_OVERFLOW_ERROR_MASK = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_HW_PARITY_ERROR_MASK = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_FIR_SPARE_3_MASK = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_COHERENCY_ERROR_MASK = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_CRESP_ADDR_ERROR_MASK = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_CRESP_ERROR_MASK = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_HANG_RECOVERY_LIMIT_ERROR_MASK = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_FIR_SPARE_8_MASK = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_HANG_RECOVERY_GTE_LEVEL1_MASK = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_FORCE_MP_IPL_MASK = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_PB_CMD_SNOOPER_ERROR_MASK = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_DATA_OVERFLOW_ERROR_MASK = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_DATA_PROTOCOL_ERROR_MASK = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_DATA_ROUTE_ERROR_MASK = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_FIR_COMPAB_TRIGGER_MASK = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK0_PROTOCOL_ERROR_MASK = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK0_OVERFLOW_ERROR_MASK = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK0_HW_PARITY_ERROR_MASK = 18;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK1_PROTOCOL_ERROR_MASK = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK1_OVERFLOW_ERROR_MASK = 20;
static const uint32_t PB_COM_SCOM_ES3_STATION_FIR_MASK_REG_LINK1_HW_PARITY_ERROR_MASK = 21;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR = 0x03011392ull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_VALID_CURR_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_VALID_CURR_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_VALID_CURR_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_VALID_CURR_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_VALID_CURR_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_VALID_CURR_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_VALID_CURR_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_VALID_CURR_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_VALID_CURR_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_VALID_CURR_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_VALID_CURR_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_VALID_CURR_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_VALID_CURR_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_VALID_CURR_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_VALID_CURR_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_VALID_CURR_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_16_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_ES3 = 19;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_17_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_ES3 = 22;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_18_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_19_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_20_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_ES3 = 31;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_21_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_ES3 = 34;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_22_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_23_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_24_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_ES3 = 43;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_25_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_ES3 = 46;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_26_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_ES3 = 49;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_27_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_ES3 = 52;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_28_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_ES3 = 55;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_29_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_ES3 = 58;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_30_AX_NUM_CURR_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_ES3 = 61;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE4_CURR_31_AX_NUM_CURR_ES3_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES4_STATION_CFG3 = 0x030113d5ull;

static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_ES4_LEN = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PA0_DISABLE = 16;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_DISABLE = 17;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL0_DISABLE = 18;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL1_DISABLE = 19;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PA0_SELCD = 20;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_UNIT1_SELCD = 21;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL0_SELCD = 22;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_PBIASY_PTL1_SELCD = 23;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_ES4_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB = 0x030113dcull;

static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTYPE_ES4 = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTYPE_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTYPE_MASK_ES4 = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTYPE_MASK_ES4_LEN = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TSIZE_ES4 = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TSIZE_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TSIZE_MASK_ES4 = 22;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TSIZE_MASK_ES4_LEN = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTAG_ES4 = 30;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTAG_ES4_LEN = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTAG_MASK_ES4 = 40;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_TTAG_MASK_ES4_LEN = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_CRESP_ES4 = 50;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_CRESP_ES4_LEN = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_CRESP_MASK_ES4 = 55;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_CRESP_MASK_ES4_LEN = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_CRESP_POLARITY_ES4 = 60;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_SCOPE_ES4 = 61;
static const uint32_t PB_COM_SCOM_ES4_STATION_EVENT_COMPB_SCOPE_ES4_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_COM_SCOM_ES4_STATION_FIR_REG_RW = 0x030113c0ull;
static const uint64_t PB_COM_SCOM_ES4_STATION_FIR_REG_WO_AND = 0x030113c1ull;
static const uint64_t PB_COM_SCOM_ES4_STATION_FIR_REG_WO_OR = 0x030113c2ull;

static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_PROTOCOL_ERROR = 0;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_OVERFLOW_ERROR = 1;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_HW_PARITY_ERROR = 2;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_FIR_SPARE_3 = 3;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_COHERENCY_ERROR = 4;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_CRESP_ADDR_ERROR = 5;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_CRESP_ERROR = 6;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_HANG_RECOVERY_LIMIT_ERROR = 7;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_FIR_SPARE_8 = 8;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_HANG_RECOVERY_GTE_LEVEL1 = 9;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_FORCE_MP_IPL = 10;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_PB_CMD_SNOOPER_ERROR = 11;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_DATA_OVERFLOW_ERROR = 12;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_DATA_PROTOCOL_ERROR = 13;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_DATA_ROUTE_ERROR = 14;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_FIR_COMPAB_TRIGGER = 15;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK0_PROTOCOL_ERROR = 16;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK0_OVERFLOW_ERROR = 17;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK0_HW_PARITY_ERROR = 18;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK1_PROTOCOL_ERROR = 19;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK1_OVERFLOW_ERROR = 20;
static const uint32_t PB_COM_SCOM_ES4_STATION_FIR_REG_LINK1_HW_PARITY_ERROR = 21;
// proc/reg00021.H

static const uint64_t PB_PTLSCOM10_CFG_TLPM_REG = 0x1001181aull;

static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_EN = 0;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_RESET_MODE = 1;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_COUNTER_MODE = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_GLOBAL_PMISC_DIS = 3;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_GLOBAL_PMISC_MODE = 4;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_EXTERNAL_FREEZE = 5;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_0_1_OP = 6;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_0_1_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_2_3_OP = 8;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_2_3_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_4_5_OP = 10;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_4_5_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_6_7_OP = 12;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_6_7_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_8_9_OP = 14;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_8_9_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_10_11_OP = 16;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_10_11_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_12_13_OP = 18;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_12_13_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_14_15_OP = 20;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_14_15_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_16_17_OP = 22;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_16_17_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_18_19_OP = 24;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_18_19_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_20_21_OP = 26;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_20_21_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_22_23_OP = 28;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_22_23_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_24_25_OP = 30;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_24_25_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_26_27_OP = 32;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_26_27_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_28_29_OP = 34;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_28_29_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_30_31_OP = 36;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_30_31_OP_LEN = 2;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU0 = 38;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU0_LEN = 3;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU1 = 41;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU1_LEN = 3;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU2 = 44;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU2_LEN = 3;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU3 = 47;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_CASCADE_PMU3_LEN = 3;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_SPARE = 50;
static const uint32_t PB_PTLSCOM10_CFG_TLPM_REG_SPARE_LEN = 6;
// proc/reg00021.H

static const uint64_t PB_PTLSCOM10_FP23_CFG = 0x1001180bull;

static const uint32_t PB_PTLSCOM10_FP23_CFG_2_CREDIT_PRIORITY_4_NOT_8 = 0;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_GATHERING = 1;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_CMD_COMPRESSION = 2;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_DISABLE_PRSP_COMPRESSION = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_FW_LIMIT = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_HW_LIMIT = 10;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_QW_LIMIT = 16;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_FMR_ENABLE_1PER4_PRESP = 20;
static const uint32_t PB_PTLSCOM10_FP23_CFG_23_CMD_EXP_TIME = 21;
static const uint32_t PB_PTLSCOM10_FP23_CFG_23_CMD_EXP_TIME_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_RUN_AFTER_FRAME_ERROR = 24;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_BRICKWALL_CREDITS_TO_NEST = 25;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_PRS_SPARE = 26;
static const uint32_t PB_PTLSCOM10_FP23_CFG_2_PRS_SPARE_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_CREDIT_PRIORITY_4_NOT_8 = 32;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_GATHERING = 33;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_CMD_COMPRESSION = 34;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_DISABLE_PRSP_COMPRESSION = 35;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_FW_LIMIT = 36;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_FW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_HW_LIMIT = 42;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_HW_LIMIT_LEN = 6;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_QW_LIMIT = 48;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_LL_CREDIT_QW_LIMIT_LEN = 4;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_ENABLE_1PER4_PRESP = 52;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_SPARE = 53;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_FMR_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_RUN_AFTER_FRAME_ERROR = 56;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_BRICKWALL_CREDITS_TO_NEST = 57;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_PRS_SPARE = 58;
static const uint32_t PB_PTLSCOM10_FP23_CFG_3_PRS_SPARE_LEN = 6;
// proc/reg00021.H

static const uint64_t PB_PTLSCOM10_PMU0_TLPM_COUNTER = 0x1001181bull;

static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_0 = 0;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_0_LEN = 16;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_1 = 16;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_1_LEN = 16;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_2 = 32;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_2_LEN = 16;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_3 = 48;
static const uint32_t PB_PTLSCOM10_PMU0_TLPM_COUNTER_3_LEN = 16;
// proc/reg00021.H

static const uint64_t PB_PTLSCOM10_PSAVE23_MISC_CFG = 0x10011817ull;

static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_LUC = 0;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_HUC = 8;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_LUT = 16;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_HUT = 21;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_SPARE = 26;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_HALF_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_LUC = 28;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_HUC = 36;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_LUT = 44;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_HUT = 49;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_SPARE = 54;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_QTR_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_WSIZE = 56;
static const uint32_t PB_PTLSCOM10_PSAVE23_MISC_CFG_WSIZE_LEN = 3;
// proc/reg00021.H

static const uint64_t PB_PTLSCOM23_MAILBOX_CTL_REG = 0x1101182eull;

static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_VALID = 0;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_WR_NOT_RD = 1;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_BAD_ADDR = 2;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_LINK_DOWN = 3;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_CORRUPT = 4;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_SENT = 5;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_BAD_WRITE = 6;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_RESET = 7;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_AILBOX_ID = 8;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_LINK_ID = 9;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_LINK_ID_LEN = 3;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_SPARE = 12;
static const uint32_t PB_PTLSCOM23_MAILBOX_CTL_REG_B_SPARE_LEN = 4;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM23_PMU2_TLPM_COUNTER = 0x1101181dull;

static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_0 = 0;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_0_LEN = 16;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_1 = 16;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_1_LEN = 16;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_2 = 32;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_2_LEN = 16;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_3 = 48;
static const uint32_t PB_PTLSCOM23_PMU2_TLPM_COUNTER_3_LEN = 16;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM45_CFG_CNPM_REG = 0x1201181full;

static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_EN = 0;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_RESET_MODE = 1;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_COUNTER_MODE = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_GLOBAL_PMISC_DIS = 3;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_GLOBAL_PMISC_MODE = 4;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_EXTERNAL_FREEZE = 5;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_0_1_OP = 6;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_0_1_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_2_3_OP = 8;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_2_3_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_4_5_OP = 10;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_4_5_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_6_7_OP = 12;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_6_7_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_8_9_OP = 14;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_8_9_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_10_11_OP = 16;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_10_11_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_12_13_OP = 18;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_12_13_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_14_15_OP = 20;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_14_15_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_16_17_OP = 22;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_16_17_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_18_19_OP = 24;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_18_19_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_20_21_OP = 26;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_20_21_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_22_23_OP = 28;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_22_23_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_24_25_OP = 30;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_24_25_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_26_27_OP = 32;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_26_27_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_28_29_OP = 34;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_28_29_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_30_31_OP = 36;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_30_31_OP_LEN = 2;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU0 = 38;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU0_LEN = 3;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU1 = 41;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU1_LEN = 3;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU2 = 44;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU2_LEN = 3;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU3 = 47;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_CASCADE_PMU3_LEN = 3;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_SPARE = 50;
static const uint32_t PB_PTLSCOM45_CFG_CNPM_REG_SPARE_LEN = 6;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG = 0x12011818ull;

static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_UE = 0;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_UE_LEN = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_CE = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_CE_LEN = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_SUE = 8;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_01_SUE_LEN = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_UE = 12;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_UE_LEN = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_CE = 16;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_CE_LEN = 4;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_SUE = 20;
static const uint32_t PB_PTLSCOM45_EN_DOB_ECC_ERR_REG_23_SUE_LEN = 4;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM45_PSAVE01_MODE_CFG = 0x12011814ull;

static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_MODE = 0;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_MODE_LEN = 2;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_WIDTH = 2;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_WIDTH_LEN = 3;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_SPARE = 5;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_MIN_RAND_UC = 8;
static const uint32_t PB_PTLSCOM45_PSAVE01_MODE_CFG_MIN_RAND_UC_LEN = 8;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM67_PTL_FIR_WOF_REG = 0x13011808ull;

static const uint32_t PB_PTLSCOM67_PTL_FIR_WOF_REG_PB_PTL_FIR_WOF = 0;
static const uint32_t PB_PTLSCOM67_PTL_FIR_WOF_REG_PB_PTL_FIR_WOF_LEN = 40;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG = 0x1301180dull;

static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_STUCK = 0;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_SINGLE = 1;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_BIT_17 = 2;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_BIT_23 = 3;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_LINK_0_EVN = 4;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_LINK_0_ODD = 5;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_LINK_1_EVN = 6;
static const uint32_t PB_PTLSCOM67_TL_LINK_ERR_INJECT_REG_LINK_1_ODD = 7;
// proc/reg00022.H

static const uint64_t PB_PTLSCOM67_TL_LINK_SYN_01_REG = 0x13011812ull;

static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN0 = 0;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN0_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN1 = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN1_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN2 = 16;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN2_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN3 = 24;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_0_SCOM_SYN3_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN0 = 32;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN0_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN1 = 40;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN1_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN2 = 48;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN2_LEN = 8;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN3 = 56;
static const uint32_t PB_PTLSCOM67_TL_LINK_SYN_01_REG_1_SCOM_SYN3_LEN = 8;
// proc/reg00022.H

static const uint64_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG = 0x03011d4dull;

static const uint32_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG_ENABLE = 0;
static const uint32_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG_ADDRESS = 13;
static const uint32_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG_ADDRESS_LEN = 17;
static const uint32_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG_SIZE = 32;
static const uint32_t PB_BRIDGE_HCA_MONITOR_0_ADDRESS_REG_SIZE_LEN = 15;
// proc/reg00022.H

static const uint64_t PB_BRIDGE_NHTM_SC_HTM_MEM = 0x03011c81ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_ALLOC = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SCOPE = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SCOPE_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_PRIORITY = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE_SMALL = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SPARE67 = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SPARE67_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_BASE = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_BASE_LEN = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE = 40;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_MEM_SIZE_LEN = 9;
// proc/reg00022.H

static const uint64_t PB_BRIDGE_NHTM_SC_HTM_TRIG = 0x03011c85ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_START = 0;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_STOP = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_PAUSE = 2;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_STOP_ALT = 3;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_RESET = 4;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_VALID = 5;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_TYPE = 6;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TRIG_MARK_TYPE_LEN = 10;
// proc/reg00022.H

static const uint64_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT = 0x03011c88ull;

static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_PAT = 1;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_PAT_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_PAT = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_PAT_LEN = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_MASK = 17;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_MASK_LEN = 7;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_MASK = 24;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TSIZEFILT_MASK_LEN = 8;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_TTYPEFILT_INVERT = 32;
static const uint32_t PB_BRIDGE_NHTM_SC_HTM_TTYPEFILT_CRESPFILT_INVERT = 33;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_CLOCK_STAT_ARY = 0x0203000aull;

static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_PERV_ARY = 4;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT1_ARY = 5;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT2_ARY = 6;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT3_ARY = 7;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT4_ARY = 8;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT5_ARY = 9;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT6_ARY = 10;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT7_ARY = 11;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT8_ARY = 12;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT9_ARY = 13;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT10_ARY = 14;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT11_ARY = 15;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT12_ARY = 16;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT13_ARY = 17;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_ARY_UNIT14_ARY = 18;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_CPLT_CONF1_RW = 0x02000009ull;
static const uint64_t TP_TCN0_N0_CPLT_CONF1_WO_CLEAR = 0x02000029ull;
static const uint64_t TP_TCN0_N0_CPLT_CONF1_WO_OR = 0x02000019ull;

static const uint32_t TP_TCN0_N0_CPLT_CONF1_EN_EQ_DC = 0;
static const uint32_t TP_TCN0_N0_CPLT_CONF1_EN_EQ_DC_LEN = 2;
static const uint32_t TP_TCN0_N0_CPLT_CONF1_NORTH_DC = 2;
static const uint32_t TP_TCN0_N0_CPLT_CONF1_NORTH_DC_LEN = 3;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_CPLT_CTRL1_RW = 0x02000001ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL1_WO_CLEAR = 0x02000021ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL1_WO_OR = 0x02000011ull;

static const uint32_t TP_TCN0_N0_CPLT_CTRL1_UNIT_MULTICYCLE_TEST_FENCE_DC = 0;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION0_FENCE_DC = 4;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION1_FENCE_DC = 5;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION2_FENCE_DC = 6;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION3_FENCE_DC = 7;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION4_FENCE_DC = 8;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION5_FENCE_DC = 9;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION6_FENCE_DC = 10;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION7_FENCE_DC = 11;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION8_FENCE_DC = 12;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION9_FENCE_DC = 13;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION10_FENCE_DC = 14;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION11_FENCE_DC = 15;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION12_FENCE_DC = 16;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION13_FENCE_DC = 17;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_REGION14_FENCE_DC = 18;
static const uint32_t TP_TCN0_N0_CPLT_CTRL1_STG_ACT_EN_DC = 22;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0 = 0x020107cdull;

static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_COND3_ENABLE = 0;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_COND3_ENABLE = 1;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST3_COND3_ENABLE = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST4_COND3_ENABLE = 3;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_SLOW_LFSR_MODE = 4;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_SLOW_LFSR_MODE = 5;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST3_SLOW_LFSR_MODE = 6;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST4_SLOW_LFSR_MODE = 7;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_CONDITION1_TRIG_SEL = 8;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_CONDITION1_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_CONDITION2_TRIG_SEL = 10;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_CONDITION2_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_C2_TIMEOUT_TRIG_SEL = 12;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST1_C2_TIMEOUT_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_CONDITION1_TRIG_SEL = 14;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_CONDITION1_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_CONDITION2_TRIG_SEL = 16;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_CONDITION2_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_C2_TIMEOUT_TRIG_SEL = 18;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_INST2_C2_TIMEOUT_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_STOP = 32;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_EXT_TRIG_ON_FREEZE = 33;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_CORE_RAS0_TRIG_SEL = 34;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_CORE_RAS0_TRIG_SEL_LEN = 5;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_CORE_RAS1_TRIG_SEL = 39;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_CORE_RAS1_TRIG_SEL_LEN = 5;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_PC_TP_TRIG_SEL = 44;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_PC_TP_TRIG_SEL_LEN = 2;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_DBG_ARM_SEL = 46;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_DBG_ARM_SEL_LEN = 4;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_TRIG0_LEVEL_SEL = 50;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_TRIG0_LEVEL_SEL_LEN = 4;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_TRIG1_LEVEL_SEL = 54;
static const uint32_t TP_TCN0_N0_EPS_DBG_TRACE_REG_0_TRIG1_LEVEL_SEL_LEN = 4;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK = 0x02040080ull;

static const uint32_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK_XSTOP_TO_PCB = 0;
static const uint32_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK_RECOV_TO_PCB = 1;
static const uint32_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK_SPATTN_TO_PCB = 2;
static const uint32_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK_LOCAL_XSTOP_TO_PCB = 3;
static const uint32_t TP_TCN0_N0_EPS_FIR_ANY_LOCAL_ERR_MASK_HOSTATTN_TO_PCB = 4;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG = 0x02010007ull;

static const uint32_t TP_TCN0_N0_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG_ATOMIC_LOCK_MASK = 0;
static const uint32_t TP_TCN0_N0_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG_ATOMIC_LOCK_MASK_LEN = 32;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK = 0x02010002ull;

static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PCB_WDATA_PARITY_ERROR = 0;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PCB_ADDRESS_PARITY_ERROR = 1;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_DL_RETURN_WDATA_PARITY_ERROR = 2;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_DL_RETURN_P0_ERROR = 3;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_UL_RDATA_PARITY_ERROR = 4;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_UL_P0_ERROR = 5;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PARITY_ERROR_ON_INTERFACE_MACHINE = 6;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PARITY_ERROR_ON_P2S_MACHINE = 7;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH = 8;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN = 9;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH = 10;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_LOCK_ERR = 11;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_PARALLEL_READ_WRITE_NVLD = 12;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PSCOM_PARALLEL_ADDR_INVALID = 13;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_PCB_COMMAND_PARITY_ERROR = 14;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_GENERAL_TIMEOUT = 15;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION = 16;
static const uint32_t TP_TCN0_N0_EPS_PSC_PSCOM_ERROR_MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER = 17;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_PSC_RING_FENCE_MASK_LATCH_REG = 0x02010008ull;

static const uint32_t TP_TCN0_N0_EPS_PSC_RING_FENCE_MASK_LATCH_REG_RING_FENCE_ENABLE_MASK = 1;
static const uint32_t TP_TCN0_N0_EPS_PSC_RING_FENCE_MASK_LATCH_REG_RING_FENCE_ENABLE_MASK_LEN = 31;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT2 = 0x02050002ull;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT2_DTS_8_RESULT = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT2_DTS_8_RESULT_LEN = 16;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ = 0x0205001cull;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_VALUE = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_VALUE_LEN = 44;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_OVERFLOW_ERR = 44;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_TRA0_TR0_CONFIG = 0x02010402ull;

static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN0_N0_TRA0_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_CONFIG_3 = 0x02010446ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_3_C = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_3_D = 24;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_3_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_TRA1_TR0_CONFIG_5 = 0x02010488ull;

static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_5_C = 0;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_5_D = 24;
static const uint32_t TP_TCN0_N0_TRA1_TR0_CONFIG_5_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_XSTOP = 0x02040000ull;

static const uint32_t TP_TCN0_N0_XSTOP_ANY_XSTOP = 0;
static const uint32_t TP_TCN0_N0_XSTOP_SYSTEM_XSTOP = 1;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_ANY_SPATTN = 2;
static const uint32_t TP_TCN0_N0_XSTOP_DBG_FIR_XSTOP_ON_TRIG = 3;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_PERV = 4;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN05 = 5;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN06 = 6;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN07 = 7;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN08 = 8;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN09 = 9;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN10 = 10;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN11 = 11;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN12 = 12;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN13 = 13;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN14 = 14;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN15 = 15;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN16 = 16;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN17 = 17;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN18 = 18;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN19 = 19;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN20 = 20;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN21 = 21;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN22 = 22;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN23 = 23;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN24 = 24;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN25 = 25;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN26 = 26;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN27 = 27;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN28 = 28;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN29 = 29;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN30 = 30;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN31 = 31;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN32 = 32;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN33 = 33;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN34 = 34;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN35 = 35;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN36 = 36;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN37 = 37;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN38 = 38;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN39 = 39;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN40 = 40;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN41 = 41;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN42 = 42;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN43 = 43;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN44 = 44;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN45 = 45;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN46 = 46;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN47 = 47;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN48 = 48;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN49 = 49;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN50 = 50;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN51 = 51;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN52 = 52;
static const uint32_t TP_TCN0_N0_XSTOP_XSTOP_IN53 = 53;
// proc/reg00022.H

static const uint64_t TP_TCN0_N0_XSTOP3 = 0x0203000eull;

static const uint32_t TP_TCN0_N0_XSTOP3_ENABLE = 0;
static const uint32_t TP_TCN0_N0_XSTOP3_WAIT_SNOPA = 1;
static const uint32_t TP_TCN0_N0_XSTOP3_TRIGGER_OPCG_GO = 2;
static const uint32_t TP_TCN0_N0_XSTOP3_WAIT_ALWAYS = 3;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_PERV = 4;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_XSTOP3_REGION_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_XSTOP3_WAIT_CYCLES = 48;
static const uint32_t TP_TCN0_N0_XSTOP3_WAIT_CYCLES_LEN = 12;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_DBG_CBS_CC = 0x03030013ull;

static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_RESET_EP = 0;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_OPCG_IP = 1;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_VITL_CLKOFF = 2;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_TEST_ENABLE = 3;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_REQ = 4;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_CMD = 5;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_CMD_LEN = 3;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_STATE = 8;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_STATE_LEN = 5;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_SECURITY_DEBUG_MODE = 13;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CBS_PROTOCOL_ERROR = 14;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PCB_IDLE = 15;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CURRENT_OPCG_MODE = 16;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CURRENT_OPCG_MODE_LEN = 4;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_LAST_OPCG_MODE = 20;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_LAST_OPCG_MODE_LEN = 4;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PCB_ERROR = 24;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PARITY_ERROR = 25;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CC_ERROR = 26;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_CHIPLET_IS_ALIGNED = 27;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PCB_REQUEST_SINCE_RESET = 28;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PARANOIA_TEST_ENABLE_CHANGE = 29;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_DBG_PARANOIA_VITL_CLKOFF_CHANGE = 30;
static const uint32_t TP_TCN1_N1_DBG_CBS_CC_TP_TPFSI_CBS_ACK = 31;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1 = 0x03040081ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_XSTOP_ERR = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_RECOV_ERR = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_SPATTN_ERR = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_LXSTOP_ERR = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_HOSTATTN_ERR = 4;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_SYS_XSTOP_ERR = 5;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_SYS_XSTOP_STAGED_ERR = 6;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_DBG_TRIG_ERR = 7;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP10 = 21;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP11 = 22;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP12 = 23;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP13 = 24;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP14 = 25;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1_UNIT_TC_FIR_LOCAL_XSTOP15 = 26;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0 = 0x03050000ull;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT_LEN = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT_LEN = 16;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT = 32;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT_LEN = 16;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_SKITTER_DATA1 = 0x0305001aull;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_LOCAL_XSTOP_UNMASKED = 0x03040013ull;

static const uint32_t TP_TCN1_N1_LOCAL_XSTOP_UNMASKED_LOCAL_XSTOP_UNMASKED_IN = 1;
static const uint32_t TP_TCN1_N1_LOCAL_XSTOP_UNMASKED_LOCAL_XSTOP_UNMASKED_IN_LEN = 15;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_OPCG_CAPT3 = 0x03030012ull;

static const uint32_t TP_TCN1_N1_OPCG_CAPT3_07EVEN = 4;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_07EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_07ODD = 9;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_07ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_08EVEN = 14;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_08EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_08ODD = 19;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_08ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_09EVEN = 24;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_09EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_09ODD = 29;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_09ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_10EVEN = 34;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_10EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_10ODD = 39;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_10ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_11EVEN = 44;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_11EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_11ODD = 49;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_11ODD_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_12EVEN = 54;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_12EVEN_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_12ODD = 59;
static const uint32_t TP_TCN1_N1_OPCG_CAPT3_12ODD_LEN = 5;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA0_TR0_CONFIG_2 = 0x03010405ull;

static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_2_B_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA1_TR1_CONFIG_4 = 0x030104c7ull;

static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA1_TR1_CONFIG_4_B_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_CONFIG_3 = 0x03010546ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_3_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA3_TR0_CONFIG_5 = 0x03010588ull;

static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA3_TR0_CONFIG_5_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA4_TR0_CONFIG = 0x03010602ull;

static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA4_TR0_CONFIG_4 = 0x03010607ull;

static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_4_A = 0;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_4_B = 24;
static const uint32_t TP_TCN1_N1_TRA4_TR0_CONFIG_4_B_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG = 0x03010641ull;

static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN1_N1_TRA4_TR1_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG = 0x030106c2ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_STORE_ON_TRIG_MODE = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_WRITE_ON_RUN_MODE = 1;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_EXTEND_TRIG_MODE = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_EXTEND_TRIG_MODE_LEN = 8;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_BANK_MODE = 10;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_ENH_TRACE_MODE = 11;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL = 12;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_LOCAL_CLOCK_GATE_CONTROL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_TRACE_SELECT_CONTROL = 14;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_TRACE_SELECT_CONTROL_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_TRACE_RUN_HOLD_OFF = 18;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_TRACE_RUN_STATUS = 19;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_TRACE_RUN_STICKY = 20;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_DISABLE_BANK_EDGE_DETECT = 21;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_DISABLE_SCOM_TRCTRL_TRARR_RD_ACT = 22;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_MASTER_CLOCK_ENABLE_INT = 23;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG_2 = 0x030106c5ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_2_A = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_2_A_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_2_B = 24;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_2_B_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA6_TR1_CONFIG_5 = 0x03010748ull;

static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_5_C = 0;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_5_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_5_D = 24;
static const uint32_t TP_TCN1_N1_TRA6_TR1_CONFIG_5_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_TRACE_HI_DATA_REG = 0x03010780ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00022.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG_3 = 0x03010786ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_3_C = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_3_D = 24;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_3_D_LEN = 24;
// proc/reg00022.H

static const uint64_t TP_TPBR_AD_ADS_XSCOM_CMD_REG = 0x0009001cull;

static const uint32_t TP_TPBR_AD_ADS_XSCOM_CMD_REG_RNW = 0;
static const uint32_t TP_TPBR_AD_ADS_XSCOM_CMD_REG_SIZE = 5;
static const uint32_t TP_TPBR_AD_ADS_XSCOM_CMD_REG_SIZE_LEN = 7;
static const uint32_t TP_TPBR_AD_ADS_XSCOM_CMD_REG_ADR = 30;
static const uint32_t TP_TPBR_AD_ADS_XSCOM_CMD_REG_ADR_LEN = 34;
// proc/reg00022.H

static const uint64_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR = 0x00068019ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR_BCUE_OCIBAR_ADDR = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_OCIBAR_BCUE_OCIBAR_ADDR_LEN = 25;
// proc/reg00022.H

static const uint64_t TP_TPBR_PSIHB_IVT_OFFSET = 0x03011d18ull;

static const uint32_t TP_TPBR_PSIHB_IVT_OFFSET_IVT_OFFSET_PAYLOAD = 0;
static const uint32_t TP_TPBR_PSIHB_IVT_OFFSET_IVT_OFFSET_PAYLOAD_LEN = 28;
// proc/reg00022.H

static const uint64_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR = 0x0006d207ull;

static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_PRIORITY_MODE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_PRIORITY_ORDER = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_PRIORITY_ORDER_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_HI_BUS_MODE = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_READ_PIPELINE_CONTROL = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_READ_PIPELINE_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_ARB_OCB_PIB_OACR_WRITE_PIPELINE_CONTROL = 7;
// proc/reg00022.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL = 0x00060000ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_WATCHDOG_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_WATCHDOG_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_FIT_SEL = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPETSEL_FIT_SEL_LEN = 4;
// proc/reg00022.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR0 = 0x00060040ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR0_OCB_OCI_GPEXIVDR0_GPR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR0_OCB_OCI_GPEXIVDR0_GPR0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMGA = 0x00064012ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMGA_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMGA_SPRG0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB = 0x00064016ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_R_NW = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_BUSY = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_RSP_INFO = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_RESET_PENDING = 61;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIB_DATAOP_PENDING = 63;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL = 0x00064027ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_R_NW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_BUSY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_IMPRECISE_ERROR_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_RSP_INFO = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_IFETCH_PENDING = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBL_DATAOP_PENDING = 31;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBU = 0x00064026ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBU_OCB_OCI_GPEXISIB_PIB_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXISIBU_OCB_OCI_GPEXISIB_PIB_ADDR_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR4 = 0x00066044ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR4_OCB_OCI_GPEXIVDR4_GPR4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR4_OCB_OCI_GPEXIVDR4_GPR4_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR = 0x00066031ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXILR_OCB_OCI_GPEXIDBGINF_LR_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1 = 0x0006c801ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_FSM_ENABLE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_DEVICE = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CPOL = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CPHA = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CLOCK_DIVIDER = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_CLOCK_DIVIDER_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_NR_OF_FRAMES = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_NR_OF_FRAMES_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_HWCTRL_WRITE_WHILE_BRIDGE_BUSY_SCRESP_EN = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_BUSY_RESPONSE_CODE = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_CR1_BUSY_RESPONSE_CODE_LEN = 3;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5 = 0x0006c825ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_0_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_1 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_1_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_2 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_2_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_3 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA5_3_LEN = 16;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET = 0x0006c805ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET_OCB_OCI_ADC_RESET_HWCTRL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RESET_OCB_OCI_ADC_RESET_HWCTRL_LEN = 2;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA = 0x0006c810ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA_OCB_OCI_ADC_WDATA_HWCTRL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_WDATA_OCB_OCI_ADC_WDATA_HWCTRL_LEN = 16;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_DORP0 = 0x0006c181ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP0_QUOTIENT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP0_QUOTIENT_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP0_REMAINDER = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP0_REMAINDER_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0 = 0x0006c064ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0_INTERRUPT_GPE0_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G0ISR0_INTERRUPT_GPE0_STATUS_0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0 = 0x0006c065ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0_INTERRUPT_GPE1_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G1ISR0_INTERRUPT_GPE1_STATUS_0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0 = 0x0006c066ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0_INTERRUPT_GPE2_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G2ISR0_INTERRUPT_GPE2_STATUS_0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0 = 0x0006c067ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0_INTERRUPT_GPE3_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_G3ISR0_INTERRUPT_GPE3_STATUS_0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A = 0x0006c707ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A_CMD0A_RESERVED_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCMD0A_CLEAR_STICKY_BITS_0A = 1;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20 = 0x0006c703ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20_OCB_OCI_O2SCTRL20_O2S_INTER_FRAME_DELAY_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL20_OCB_OCI_O2SCTRL20_O2S_INTER_FRAME_DELAY_0_LEN = 16;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1 = 0x0006c721ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_OUT_COUNT2_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_OUT_COUNT2_1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_DELAY2_1 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_DELAY2_1_LEN = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_COUNT2_1 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRLS1_IN_COUNT2_1_LEN = 6;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A = 0x0006c749ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A_OCB_OCI_O2SRD2A_O2S_RDATA_2A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SRD2A_OCB_OCI_O2SRD2A_O2S_RDATA_2A_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A = 0x0006c708ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A_OCB_OCI_O2SWD0A_O2S_WDATA_0A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SWD0A_OCB_OCI_O2SWD0A_O2S_WDATA_0A_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2 = 0x0006c223ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_OCI_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_OCI_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_START = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR2_START_LEN = 26;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3 = 0x0006c234ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS3_PUSH_ENABLE = 31;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI0 = 0x0006c205ull;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI2 = 0x0006c222ull;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG5_RW = 0x0006c0bbull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG5_WO_CLEAR = 0x0006c0bcull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG5_WO_OR = 0x0006c0bdull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG5_OCB_OCI_OCCFLG5_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG5_OCB_OCI_OCCFLG5_OCC_FLAGS_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2 = 0x0006c402ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2_OCB_OCI_OPIT0Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2_OCB_OCI_OPIT0Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_RO = 0x0006c610ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_WO_CLEAR = 0x0006c611ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2PRA_7 = 7;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6 = 0x0006c41eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q6_OCB_OCI_OPIT3Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q0 = 0x0006c420ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q0_OCB_OCI_OPIT4Q0RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q0_OCB_OCI_OPIT4Q0RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q4 = 0x0006c43cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q4_OCB_OCI_OPIT7Q4RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q4_OCB_OCI_OPIT7Q4RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13RR = 0x0006c54dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13RR_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17 = 0x0006c451ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C20 = 0x0006c454ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C20_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C20_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C20_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C20_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21RR = 0x0006c555ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C21RR_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0 = 0x0006c460ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C0_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C11 = 0x0006c46bull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C11_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C11_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C11_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C11_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14RR = 0x0006c56eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14RR_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26 = 0x0006c47aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26RR = 0x0006c57aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C26RR_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C31RR = 0x0006c57full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C31RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C31RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C31RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C31RR_PAYLOAD_LEN = 17;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_RO = 0x0006c684ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_RO_CLRPART = 0x0006c685ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBPRC_7 = 7;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OUISR0 = 0x0006c062ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OUISR0_INTERRUPT_UNCON_STATUS_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OUISR0_INTERRUPT_UNCON_STATUS_0_LEN = 32;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING = 0x0006c781ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_SEND = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_MODE = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_MASTER = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_SLAVE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_DETECT_CLEAR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_DATAOP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICPING_DATAOP_LEN = 3;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0 = 0x0006d010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR0_B_ADDRESS_LEN = 26;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0 = 0x01010806ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0_OCC_SCOM_OCCLFIRACT0_FIR_ACTION0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRACT0_OCC_SCOM_OCCLFIRACT0_FIR_ACTION0_LEN = 62;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG106 = 0x0001806aull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG106_REGISTER106 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG106_REGISTER106_LEN = 64;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG119 = 0x00018077ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG119_REGISTER119 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG119_REGISTER119_LEN = 64;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG19 = 0x00018013ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG19_REGISTER19 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG19_REGISTER19_LEN = 64;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG31 = 0x0001801full;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG31_REGISTER31 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG31_REGISTER31_LEN = 64;
// proc/reg00023.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG50 = 0x00018032ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG50_REGISTER50 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG50_REGISTER50_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG67 = 0x00018043ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG67_REGISTER67 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG67_REGISTER67_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG78 = 0x0001804eull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG78_REGISTER78 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG78_REGISTER78_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG92 = 0x0001805cull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG92_REGISTER92 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG92_REGISTER92_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D = 0x000a200cull;

static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_FIFO_SIZE_002 = 0;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_FIFO_SIZE_002_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_MSM_CURR_STATE_002 = 11;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_MSM_CURR_STATE_002_LEN = 5;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_SCL_SYN_EXT_002 = 16;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_SDA_SYN_EXT_002 = 17;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_S_SCL_002 = 18;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_S_SDA_002 = 19;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_M_SCL_002 = 20;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_M_SDA_002 = 21;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_HIGH_WATER_002 = 22;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_LOW_WATER_002 = 23;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_I2C_BUSY_EXT_002 = 24;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_SELF_BUSY_002 = 25;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_PEEK_DATA1_002 = 32;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_PEEK_DATA1_002_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_EXTENDED_STATUS_D_LBUS_PARITY_ERR1_002 = 40;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E = 0x000a3004ull;

static const uint32_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E_FIFO_BITS_READ0_003 = 0;
static const uint32_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E_FIFO_BITS_READ0_003_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E_PEEK_DATA1_003 = 32;
static const uint32_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E_PEEK_DATA1_003_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_FIFO1_REGISTER_READ_E_LBUS_PARITY_ERR1_003 = 40;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_IMM_RESET_ERR_B = 0x000a000cull;

static const uint32_t TP_TPCHIP_PIB_I2CM_IMM_RESET_ERR_B_IMM_RESET_ERRORS_000 = 0;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_IMM_RESET_I2C_D = 0x000a200bull;

static const uint32_t TP_TPCHIP_PIB_I2CM_IMM_RESET_I2C_D_IMM_RESET_I2C_002 = 0;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_IMM_RESET_S_SDA_B = 0x000a0011ull;

static const uint32_t TP_TPCHIP_PIB_I2CM_IMM_RESET_S_SDA_B_IMM_RESET_S_SDA_000 = 0;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_IMM_SET_S_SCL_C = 0x000a100dull;

static const uint32_t TP_TPCHIP_PIB_I2CM_IMM_SET_S_SCL_C_IMM_SET_S_SCL_001 = 0;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D = 0x000a200aull;

static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D_INTS_002 = 0;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D_INTS_002_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D_PEEK_DATA1_002 = 32;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D_PEEK_DATA1_002_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPTS_D_LBUS_PARITY_ERR1_002 = 40;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D = 0x000a2008ull;

static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D_INT_MASK_002 = 16;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D_INT_MASK_002_LEN = 16;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D_PEEK_DATA1_002 = 32;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D_PEEK_DATA1_002_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_INTERRUPT_MASK_REGISTER_READ_D_LBUS_PARITY_ERR1_002 = 40;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B = 0x000a03ffull;

static const uint32_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B_LOCK_ENABLE_000 = 0;
static const uint32_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B_ID_000 = 1;
static const uint32_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B_ID_000_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B_ACTIVITY_000 = 8;
static const uint32_t TP_TPCHIP_PIB_I2CM_PIBI2CM_ATOMIC_LOCK_REG_B_ACTIVITY_000_LEN = 8;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_I2CM_RESET_REGISTER_E = 0x000a3001ull;

static const uint32_t TP_TPCHIP_PIB_I2CM_RESET_REGISTER_E_OVERALL_RESET_003 = 0;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_OTP_OTPC_M_MEASURE_REG1 = 0x00010011ull;

static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA = 0;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_OTP_OTPC_M_MODE_REGISTER = 0x00010008ull;

static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_MODE_REGISTER_DCOMP_ENABLE = 0;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_MODE_REGISTER_ECC_ENABLE = 1;
static const uint32_t TP_TPCHIP_PIB_OTP_OTPC_M_MODE_REGISTER_ECC_CHK_DISABLE = 3;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_PSU_INSTR0_FILTER_REG = 0x000d0021ull;

static const uint32_t TP_TPCHIP_PIB_PSU_INSTR0_FILTER_REG_CONTENT = 0;
static const uint32_t TP_TPCHIP_PIB_PSU_INSTR0_FILTER_REG_CONTENT_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_PSU_INSTR0_FILTER_REG_MASK = 32;
static const uint32_t TP_TPCHIP_PIB_PSU_INSTR0_FILTER_REG_MASK_LEN = 32;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_PSU_INSTR2_EVENTCNT_REG = 0x000d0044ull;

static const uint32_t TP_TPCHIP_PIB_PSU_INSTR2_EVENTCNT_REG_INSTR2_EVENTCNT = 0;
static const uint32_t TP_TPCHIP_PIB_PSU_INSTR2_EVENTCNT_REG_INSTR2_EVENTCNT_LEN = 16;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB = 0x000e0006ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_ADDR = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_ADDR_LEN = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_R_NW = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_BUSY = 33;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_IMPRECISE_ERROR_PENDING = 34;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_RSP_INFO = 49;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_IFETCH_PENDING = 62;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_MIB_XISIB_DATAOP_PENDING = 63;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF = 0x000e000full;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_SRR0_LEN = 30;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_LR = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIDBGINF_LR_LEN = 32;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMRA = 0x000e0001ull;

static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMRA_XCR = 1;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMRA_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMRA_RAMRA_SPRG0 = 32;
static const uint32_t TP_TPCHIP_PIB_SBE_SBEPM_SBEPPE_PPE_XIRAMRA_RAMRA_SPRG0_LEN = 32;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG = 0x000c0043ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_CLOCK_DIVIDER = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_CLOCK_DIVIDER_LEN = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RECEIVE_DELAY = 12;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RECEIVE_DELAY_LEN = 8;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_RESERVED = 20;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPIMST_TRACE_ENABLE = 21;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_TRACE_SELECT = 22;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_TRACE_SELECT_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RESET_CONTROL = 24;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_RESET_CONTROL_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_SPIMM_ADDR_CORR_DIS = 28;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_CONTROL = 29;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_ECC_CONTROL_LEN = 2;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SCK_MMSPISM_ENABLE = 31;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_SLAVE_RESET = 32;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_SPI_SLAVE_RESET_LEN = 4;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_LOOPBACK_ENABLE = 36;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED = 37;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST2_CLOCK_CONFIG_CLOCK_CONFIG_RESERVED_LEN = 27;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_SPIMC_SPIMST4_TRANSMIT_DATA_REG = 0x000c0085ull;

static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST4_TRANSMIT_DATA_REG_TRANSMIT_DATA_REG_Q = 0;
static const uint32_t TP_TPCHIP_PIB_SPIMC_SPIMST4_TRANSMIT_DATA_REG_TRANSMIT_DATA_REG_Q_LEN = 64;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG = 0x00040032ull;

static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X00_DATA_PARITY_ERROR_MASK = 0;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_M_PATH_0_PARITY_ERROR_MASK = 1;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_M_PATH_1_PARITY_ERROR_MASK = 2;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X01_DATA_PARITY_ERROR_MASK = 3;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X02_DATA_PARITY_ERROR_MASK = 4;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X03_DATA_PARITY_ERROR_MASK = 5;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X04_DATA_PARITY_ERROR_MASK = 6;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X05_DATA_PARITY_ERROR_MASK = 7;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X06_DATA_PARITY_ERROR_MASK = 8;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X07_DATA_PARITY_ERROR_MASK = 9;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_S_PATH_0_PARITY_ERROR_MASK = 10;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X08_DATA_PARITY_ERROR_MASK = 11;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X09_DATA_PARITY_ERROR_MASK = 12;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X0A_DATA_PARITY_ERROR_MASK = 13;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_M_PATH_0_STEP_CHECK_ERROR_MASK = 14;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_M_PATH_1_STEP_CHECK_ERROR_MASK = 15;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_S_PATH_0_STEP_CHECK_ERROR_MASK = 16;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_STEP_CHECK_ERROR_MASK = 17;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PSS_HAM_MASK = 18;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X0B_DATA_PARITY_ERROR_MASK = 19;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_S_PATH_1_PARITY_ERROR_MASK = 20;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_S_PATH_1_STEP_CHECK_ERROR_MASK = 21;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_DELAY_STEP_CHECK_PARITY_ERROR_MASK = 22;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X0C_DATA_PARITY_ERROR_MASK = 23;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X11_0X12_0X13_0X14_0X15_0X16_DATA_PARITY_ERROR_MASK = 24;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X17_0X18_0X21_0X22_DATA_PARITY_ERROR_MASK = 25;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X1D_0X1E_0X1F_DATA_PARITY_ERROR_MASK = 26;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X20_DATA_PARITY_ERROR_MASK = 27;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X23_DATA_PARITY_ERROR_MASK = 28;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X24_DATA_PARITY_ERROR_MASK = 29;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X29_DATA_PARITY_ERROR_MASK = 30;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X30_0X31_0X32_0X33_DATA_PARITY_ERROR_MASK = 31;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X10_DATA_PARITY_ERROR_MASK = 32;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_SYNC_CHECK_ERROR_MASK = 33;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_FSM_STATE_PARITY_ERROR_MASK = 34;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_TIME_REG_PARITY_ERROR_MASK = 35;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_I_PATH_TIME_REG_OVERFLOW_MASK = 36;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_WOF_LOW_ORDER_STEP_COUNTER_PARITY_ERROR_MASK = 37;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_0_MASK = 38;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_1_MASK = 39;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_2_MASK = 40;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_3_MASK = 41;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_4_MASK = 42;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_5_MASK = 43;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_SLAVE_ADDR_INVALID_ERROR_MASK = 44;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_SLAVE_WRITE_INVALID_ERROR_MASK = 45;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_SLAVE_READ_INVALID_ERROR_MASK = 46;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_SLAVE_ADDR_PARITY_ERROR_MASK = 47;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_SLAVE_DATA_PARITY_ERROR_MASK = 48;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_REG_0X27_DATA_PARITY_ERROR_MASK = 49;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_MASTER_RSP_INFO_ERROR_MASK = 50;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_MASTER_RSP_INFO_ERROR_MASK_LEN = 3;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_INVALID_ERROR_MASK = 53;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_RX_TTYPE_4_DATA_PARITY_ERROR_MASK = 54;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_MASTER_REQUEST_ERROR_MASK = 55;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_PIB_RESET_DURING_ACCESS_ERROR_MASK = 56;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_EXTERNAL_XSTOP_ERROR_MASK = 57;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_SPARE_ERROR_MASK_58 = 58;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_SPARE_ERROR_MASK_59 = 59;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_SPARE_ERROR_MASK_60 = 60;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_SPARE_ERROR_MASK_61 = 61;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_OSCSWITCH_INTERRUPT_MASK = 62;
static const uint32_t TP_TPCHIP_PIB_TOD_ERROR_MASK_REG_SPARE_ERROR_MASK_63 = 63;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG = 0x0008fff5ull;

static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_INVALID_PIB = 0;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_INVALID_PIB = 1;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_INVALID_PIB = 2;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_UNCORRECTED_ERROR_PIB = 3;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_CORRECTED_ERROR_PIB = 4;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_BAD_ARRAY_ADDRESS_PIB = 5;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_RST_INTERRUPT_PIB = 6;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_RST_INTERRUPT_PIB = 7;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_INVALID_FACES = 19;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_INVALID_FACES = 20;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_INVALID_FACES = 21;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_UNCORRECTED_ERROR_FACES = 22;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ECC_CORRECTED_ERROR_FACES = 23;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_BAD_ARRAY_ADDRESS_FACES = 24;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_WRITE_RST_INTERRUPT_FACES = 25;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_READ_RST_INTERRUPT_FACES = 26;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_PIB = 32;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_PIB_LEN = 16;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_FACES = 48;
static const uint32_t TP_TPCHIP_PIBMEM_CTRL_MAC_STATUS_REG_ADDR_RESET_INTR_FACES_LEN = 16;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_CLOCK_STAT_SL = 0x01030008ull;

static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_PERV_SL = 4;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT1_SL = 5;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT2_SL = 6;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT3_SL = 7;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT4_SL = 8;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT5_SL = 9;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT6_SL = 10;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT7_SL = 11;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT8_SL = 12;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT9_SL = 13;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT10_SL = 14;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT11_SL = 15;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT12_SL = 16;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT13_SL = 17;
static const uint32_t TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT14_SL = 18;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_CPLT_STAT0 = 0x01000100ull;

static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_ABIST_DONE_DC = 0;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_EBIST_DONE_DC = 1;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_RESERVED_2I = 2;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_RESERVED_3I = 3;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_TC_DIAG_PORT0_OUT = 4;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_TC_DIAG_PORT1_OUT = 5;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_RESERVED_6I = 6;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_PLL_DESTOUT = 7;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_CC_CTRL_OPCG_DONE_DC = 8;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_CC_CTRL_CHIPLET_IS_ALIGNED_DC = 9;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_10I = 10;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_11I = 11;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_12I = 12;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_13I = 13;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_14I = 14;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_15I = 15;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_16I = 16;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_17I = 17;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_18I = 18;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_19I = 19;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_20I = 20;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_21I = 21;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_22I = 22;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_23I = 23;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_GLOBAL_FEH_DC = 24;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_25I = 25;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_26I = 26;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_27I = 27;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_28I = 28;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_29I = 29;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_30I = 30;
static const uint32_t TP_TPCHIP_TPC_CPLT_STAT0_FREE_USAGE_31I = 31;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF = 0x01040108ull;

static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_00 = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_01 = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_02 = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_03 = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_04 = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_05 = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_06 = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_07 = 7;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_08 = 8;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_09 = 9;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_10 = 10;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_11 = 11;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_12 = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_13 = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_14 = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_15 = 15;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_16 = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_17 = 17;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_18 = 18;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_19 = 19;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_20 = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_21 = 21;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_22 = 22;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_23 = 23;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_24 = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_25 = 25;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_26 = 26;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_27 = 27;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_28 = 28;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_29 = 29;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_30 = 30;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_31 = 31;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_32 = 32;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_33 = 33;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_34 = 34;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_35 = 35;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_36 = 36;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_37 = 37;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_38 = 38;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_39 = 39;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_40 = 40;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_41 = 41;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_42 = 42;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_43 = 43;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_44 = 44;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_45 = 45;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_46 = 46;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_47 = 47;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_48 = 48;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_49 = 49;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_50 = 50;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_51 = 51;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_52 = 52;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_53 = 53;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_54 = 54;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_55 = 55;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_56 = 56;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_57 = 57;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_58 = 58;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_59 = 59;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_60 = 60;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_61 = 61;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_62 = 62;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_LOCAL_WOF_63 = 63;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_DATA0 = 0x01050019ull;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG = 0x0105000full;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DIS_CPM_BUBBLE_CORR = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_FORCE_THRES_ACT = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_THRES_TRIP_ENA_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_SAMPLE_ENA = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_SAMPLE_PULSE_CNT_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA = 10;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_THRES_MODE_ENA_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_MODE = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_DTS_TRIGGER_SEL = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_THRES_OVERFLOW_MASK = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_READ_SEL_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1 = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L1_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2 = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L2_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_MODE_REG_THERM_DTS_ENABLE_L3 = 28;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_ITR_FMU_FORCE_OP_REG = 0x01020003ull;

static const uint32_t TP_TPCHIP_TPC_ITR_FMU_FORCE_OP_REG_MEASURE = 0;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_FORCE_OP_REG_FMU_SM_RESET = 1;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG = 0x01020000ull;

static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_TOD_CNTR_REF = 0;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_TOD_CNTR_REF_LEN = 12;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_TOD_CNTR_REF = 12;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_TOD_CNTR_REF_LEN = 4;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_UNUSED1 = 16;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_POWER_UP_CNTR_REF = 17;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_POWER_UP_CNTR_REF_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_UNUSED2 = 20;
static const uint32_t TP_TPCHIP_TPC_ITR_FMU_MODE_REG_UNUSED2_LEN = 4;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_SCAN_CAPTUREDR = 0x0103c000ull;

static const uint32_t TP_TPCHIP_TPC_SCAN_CAPTUREDR_SCAN_CAPTUREDR_REG = 0;
static const uint32_t TP_TPCHIP_TPC_SCAN_CAPTUREDR_SCAN_CAPTUREDR_REG_LEN = 32;
// proc/reg00024.H

static const uint64_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_4 = 0x01010407ull;

static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_4_A = 0;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_4_A_LEN = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_4_B = 24;
static const uint32_t TP_TPCHIP_TPC_TRA0_TR0_CONFIG_4_B_LEN = 24;
// proc/reg00024.H

static const uint64_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A = 0x00001808ull;

static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_FIFO_SIZE_000 = 0;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_FIFO_SIZE_000_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_MSM_CURR_STATE_000 = 11;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_MSM_CURR_STATE_000_LEN = 5;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_SCL_SYN_EXT_000 = 16;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_SDA_SYN_EXT_000 = 17;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_S_SCL_000 = 18;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_S_SDA_000 = 19;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_M_SCL_000 = 20;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_M_SDA_000 = 21;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_HIGH_WATER_000 = 22;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_LOW_WATER_000 = 23;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_I2C_BUSY_EXT_000 = 24;
static const uint32_t TP_TPVSB_FSI_W_I2C_EXTENDED_STATUS_A_SELF_BUSY_000 = 25;
// proc/reg00024.H

static const uint64_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A = 0x00001802ull;

static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_BIT_RATE_DIVISOR_000 = 0;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_BIT_RATE_DIVISOR_000_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_PORT_NUMBER_000 = 16;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_PORT_NUMBER_000_LEN = 6;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_FGAT_MODE_000 = 28;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_DIAG_MODE_000 = 29;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_PACING_ALLOW_MODE_000 = 30;
static const uint32_t TP_TPVSB_FSI_W_I2C_MODE_REGISTER_A_WRAP_MODE_000 = 31;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST = 0x00050006ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI = 0x00002806ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI_BYTE = 0x00002818ull;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_FSI = 0x0000284eull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_FSI_BYTE = 0x00002938ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_RW = 0x0005004eull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_MDA_M1A_DATA_AREA_14 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_MDA_M1A_DATA_AREA_14_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_FSI = 0x00002846ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_FSI_BYTE = 0x00002918ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_RW = 0x00050046ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_MDA_M1A_DATA_AREA_6 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_MDA_M1A_DATA_AREA_6_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_FSI = 0x000028caull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_FSI_BYTE = 0x00002b28ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_RW = 0x000500caull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_MDA_M2A_DATA_AREA_10 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_MDA_M2A_DATA_AREA_10_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_FSI = 0x00002900ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_FSI_BYTE = 0x00002c00ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_RO = 0x00050100ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_MDA_M2B_DATA_AREA_0 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_MDA_M2B_DATA_AREA_0_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI = 0x00002930ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI_BYTE = 0x00002cc0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_WO_CLEAR = 0x00050130ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_CFAM_PROTECTION_0_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_1_SPARE = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_TPFSI_TPI2C_BUS_FENCE_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_TPCFSI_OPB_SW0_FENCE_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_TPCFSI_OPB_SW0_FENCE_DC_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_6_7_SPARE = 6;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_6_7_SPARE_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_CFAM_PROTECTION_1_DC = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_CFAM_PROTECTION_2_DC = 9;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_CFAM_PIB_SLV_RESET_DC = 10;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_11_SPARE = 11;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_12_SPARE = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_13_SPARE = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_SPARE_FENCE_CONTROL = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_VDD2VIO_LVL_FENCE_DC = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI2PCB_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_OOB_MUX = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_PIB2PCB_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_PCB2PCB_DC = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI_CC_VSB_CBS_REQ = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI_CC_VSB_CBS_CMD = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI_CC_VSB_CBS_CMD_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_24_SPARE_CBS_CONTROL = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_25_SPARE_CBS_CONTROL = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_26_SPARE_CBS_CONTROL = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_27_SPARE_CBS_CONTROL = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_ROOT_CTRL0_28_SPARE_RESET = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_TPFSI_IO_OCMB_RESET_EN = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_PCB_RESET_DC = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_GLOBAL_EP_RESET_DC = 31;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_FSI = 0x00002911ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_FSI_BYTE = 0x00002c44ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_RW = 0x00050111ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_ROOT_CTRL1_COPY_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_ROOT_CTRL1_COPY_REG_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_FSI = 0x00002928ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_FSI_BYTE = 0x00002ca0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_WO_OR = 0x00050128ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TPFSI_SPIMST0_PORT_MUX_SEL_DC = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TPFSI_SPIMST1_PORT_MUX_SEL_DC = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TPFSI_SPIMST2_PORT_MUX_SEL_DC = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TPFSI_SPIMST3_PORT_MUX_SEL_DC = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_ROOT_CTRL8_4_15 = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_ROOT_CTRL8_4_15_LEN = 12;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TP_FSI_FENCE_DC = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_VITL_FENCE_DC = 17;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSI0_FENCE_DC = 18;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSI0LL_FENCE_DC = 19;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSI0INV_FENCE_DC = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSI1_FENCE_DC = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSI1LL_FENCE_DC = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_TCFSI_FSIA_FENCE_DC = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_ROOT_CTRL8_24_31 = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_SET_ROOT_CTRL8_24_31_LEN = 8;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_FSI = 0x00002985ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_FSI_BYTE = 0x00002e14ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_RW = 0x00050185ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_SR_SCRATCH_REGISTER_14 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_SR_SCRATCH_REGISTER_14_LEN = 32;
// proc/reg00024.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_FSI = 0x00002839ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_FSI_BYTE = 0x000028e4ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_RW = 0x00050039ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_SR_SCRATCH_REGISTER_2 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_SR_SCRATCH_REGISTER_2_LEN = 32;
// proc/reg00024.H

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_FSI = 0x00002415ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_FSI_BYTE = 0x00002454ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT_DNFIFO_ACK_EOT = 0;
// proc/reg00024.H

static const uint64_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET = 0x000b0013ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET_DNFIFO_REQ_RESET = 0;
// proc/reg00024.H

static const uint64_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT = 0x000b0012ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT_DNFIFO_SIGNAL_EOT = 0;
// proc/reg00024.H

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_FSI = 0x00002420ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_FSI_BYTE = 0x00002480ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_HUPFIFO_DATA_IN_PORT = 0;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN_HUPFIFO_DATA_IN_PORT_LEN = 32;
// proc/reg00024.H

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN = 0x00002400ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_UPFIFO_DATA_IN_PORT = 0;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN_UPFIFO_DATA_IN_PORT_LEN = 32;
// proc/reg00025.H

static const uint64_t TP_TPVSB_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET = 0x000b0071ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_SBE2FSI_INTR_STATUS_VEC = 0;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET_SBE2FSI_INTR_STATUS_VEC_LEN = 32;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_FSI = 0x00000c01ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_FSI_BYTE = 0x00000c04ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_WRITE_FLAG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_BROADCAST_FLAG = 1;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_ADDRESS = 2;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_ADDRESS_LEN = 14;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_REGION = 16;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_REGION_LEN = 12;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_TYPE = 28;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMMAND_REGISTER_SCAN_TYPE_LEN = 4;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_CONTROL_REGISTER_2_FSI = 0x00000c10ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_CONTROL_REGISTER_2_FSI_BYTE = 0x00000c40ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_CONTROL_REGISTER_2_SHIFT_CONTROL_REGISTER = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_CONTROL_REGISTER_2_SHIFT_CONTROL_REGISTER_LEN = 32;
// proc/reg00025.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_0_RESET = 0x00020004ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_0_RESET_RESET = 0;
// proc/reg00025.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT = 0x00020010ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT_WRITE_NOT_READ = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT_CMD = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT_CMD_LEN = 31;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT_WDATA = 32;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CMD_WRDAT_WDATA_LEN = 32;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MATRB0_FSI0 = 0x000031d8ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MATRB0_SCOMFSI0 = 0x00000c76ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MDTRB0_FSI0 = 0x000031dcull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MDTRB0_SCOMFSI0 = 0x00000c77ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP2_FSI0 = 0x000030d8ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP2_WO = 0x00000c36ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP2_GENERAL_RESET_2 = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP2_ERROR_RESET_2 = 1;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP1_FSI0 = 0x00003034ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP1_SCOMFSI0 = 0x00000c0dull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP0_FSI0 = 0x00003450ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP0_SCOMFSI0 = 0x00000d14ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCRSP1_FSI0 = 0x0000340cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCRSP1_SCOMFSI0 = 0x00000d03ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCSIEP0_FSI0 = 0x00003470ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MCSIEP0_SCOMFSI0 = 0x00000d1cull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI0 = 0x000034d4ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_RO = 0x00000d35ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FSI_A_MST_1_PORT1_ERROR_CODE_2_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FOURTH_ERROR = 13;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_FOURTH_ERROR_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_CRC_ERROR_COUNT = 16;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_CRC_ERROR_COUNT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP1_HOT_PLUG_FLAG = 20;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SCMBR = 0x0000084cull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMBR = 0x00000844ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SSI2M = 0x00000828ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SCRSIC0 = 0x00000850ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA = 0x00000804ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_DMA_REQUEST_1_SELECT = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_DMA_REQUEST_1_SELECT_LEN = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_DMA_REQUEST_2_SELECT = 11;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_DMA_REQUEST_2_SELECT_LEN = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_CMFSI_PORT_ID_SELECT = 19;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_CMFSI_PORT_ID_SELECT_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_CMFSI_SLAVE_ID_SELECT = 22;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_CMFSI_SLAVE_ID_SELECT_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_MFSI_PORT_ID_SELECT = 27;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_MFSI_PORT_ID_SELECT_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_MFSI_SLAVE_ID_SELECT = 30;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SDMA_MFSI_SLAVE_ID_SELECT_LEN = 2;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SISC = 0x00000808ull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SRSIS4 = 0x0000087cull;
// proc/reg00025.H

static const uint32_t TP_TPVSB_FSI_W_SPIMC_FSI2SPI_TRUE_MASK_FSI = 0x00001c0dull;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_FSI2SPI_TRUE_MASK_FSI_BYTE = 0x00001c34ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_FSI2SPI_TRUE_MASK_TRUE_MASK_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_FSI2SPI_TRUE_MASK_TRUE_MASK_REG_LEN = 32;
// proc/reg00025.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING = 0x00070044ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_MEMORY_MAPPING_BASE = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_MEMORY_MAPPING_BASE_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_MEMORY_MAPPING_MASK = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_MEMORY_MAPPING_MASK_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_PATTERN_MATCH_COMPARE = 32;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_PATTERN_MATCH_COMPARE_LEN = 16;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_PATTERN_MATCH_MASK = 48;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST2_MEMORY_MAPPING_PATTERN_MATCH_MASK_LEN = 16;
// proc/reg00025.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_ERROR_INJECT_ = 0x00070060ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_ERROR_INJECT__ERROR_REG_Q = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST3_ERROR_INJECT__ERROR_REG_Q_LEN = 64;
// proc/reg00025.H

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00021.H"
#include "proc/reg00022.H"
#include "proc/reg00023.H"
#include "proc/reg00024.H"
#include "proc/reg00025.H"
#endif
#endif
