0-prep 0h0m0s743ms
1-yosys 0h0m5s51ms
2-opensta 0h0m1s745ms
3-verilog2def_openroad 0h0m2s461ms
4-ioPlacer 0h0m1s723ms
5-tapcell 0h0m1s699ms
6-klayout_scrot 0h0m6s217ms
7-pdn 0h0m2s261ms
8-replace 0h0m8s272ms
8-resizer 0h0m7s447ms
9-write_verilog 0h0m1s714ms
10-opensta_post_resizer 0h0m1s625ms
11-opendp 0h0m1s736ms
12-klayout_scrot 0h0m4s984ms
13-resizer_timing 0h0m7s71ms
14-write_verilog 0h0m1s702ms
15-opensta_post_resizer_timing 0h0m1s656ms
16-fastroute 0h0m8s865ms
17-addspacers 0h0m1s726ms
18-write_verilog 0h0m1s673ms
19-tritonRoute 0h0m26s888ms
20-klayout_scrot 0h0m5s143ms
21-spef_extraction 0h0m0s778ms
22-opensta_spef 0h0m1s748ms
24-write_verilog 0h0m1s721ms
26-klayout_scrot 0h0m5s183ms
29-magic_gen 0h0m7s80ms
30-klayout 0h0m4s588ms
31-klayout_scrot 0h0m5s187ms
33-klayout_scrot 0h0m5s145ms
34-klayout_xor 0h0m13s305ms
35-magic_ext_spice 0h0m1s349ms
36-lvs 0h0m0s289ms
37-magic_drc 0h0m3s68ms
39-or_antenna 0h0m1s844ms
40-cvc 0h0m0s279ms