| Automagically generated. DO NOT EDIT!
|
| Generated by https://github.com/nimblemachines/stm32-chip-equates
| from source file cmsis-device-h5-main/Include/stm32h503xx.h

loading STM32H503xx equates

( Define .equates. and the defining words we need.)
ld target/ARM/v6-m/equates.mu4

hex

( Vectors)
0040 vector WWDG_irq                     |  0: Window WatchDog interrupt
0044 vector PVD_AVD_irq                  |  1: PVD/AVD through EXTI Line detection Interrupt
0048 vector RTC_irq                      |  2: RTC non-secure interrupt
0050 vector TAMP_irq                     |  4: Tamper global interrupt
0054 vector RAMCFG_irq                   |  5: RAMCFG global interrupt
0058 vector FLASH_irq                    |  6: FLASH non-secure global interrupt
0064 vector RCC_irq                      |  9: RCC non secure global interrupt
006c vector EXTI0_irq                    | 11: EXTI Line0 interrupt
0070 vector EXTI1_irq                    | 12: EXTI Line1 interrupt
0074 vector EXTI2_irq                    | 13: EXTI Line2 interrupt
0078 vector EXTI3_irq                    | 14: EXTI Line3 interrupt
007c vector EXTI4_irq                    | 15: EXTI Line4 interrupt
0080 vector EXTI5_irq                    | 16: EXTI Line5 interrupt
0084 vector EXTI6_irq                    | 17: EXTI Line6 interrupt
0088 vector EXTI7_irq                    | 18: EXTI Line7 interrupt
008c vector EXTI8_irq                    | 19: EXTI Line8 interrupt
0090 vector EXTI9_irq                    | 20: EXTI Line9 interrupt
0094 vector EXTI10_irq                   | 21: EXTI Line10 interrupt
0098 vector EXTI11_irq                   | 22: EXTI Line11 interrupt
009c vector EXTI12_irq                   | 23: EXTI Line12 interrupt
00a0 vector EXTI13_irq                   | 24: EXTI Line13 interrupt
00a4 vector EXTI14_irq                   | 25: EXTI Line14 interrupt
00a8 vector EXTI15_irq                   | 26: EXTI Line15 interrupt
00ac vector GPDMA1_Channel0_irq          | 27: GPDMA1 Channel 0 global interrupt
00b0 vector GPDMA1_Channel1_irq          | 28: GPDMA1 Channel 1 global interrupt
00b4 vector GPDMA1_Channel2_irq          | 29: GPDMA1 Channel 2 global interrupt
00b8 vector GPDMA1_Channel3_irq          | 30: GPDMA1 Channel 3 global interrupt
00bc vector GPDMA1_Channel4_irq          | 31: GPDMA1 Channel 4 global interrupt
00c0 vector GPDMA1_Channel5_irq          | 32: GPDMA1 Channel 5 global interrupt
00c4 vector GPDMA1_Channel6_irq          | 33: GPDMA1 Channel 6 global interrupt
00c8 vector GPDMA1_Channel7_irq          | 34: GPDMA1 Channel 7 global interrupt
00cc vector IWDG_irq                     | 35: IWDG global interrupt
00d4 vector ADC1_irq                     | 37: ADC1 global interrupt
00d8 vector DAC1_irq                     | 38: DAC1 global interrupt
00dc vector FDCAN1_IT0_irq               | 39: FDCAN1 interrupt 0
00e0 vector FDCAN1_IT1_irq               | 40: FDCAN1 interrupt 1
00e4 vector TIM1_BRK_irq                 | 41: TIM1 Break interrupt
00e8 vector TIM1_UP_irq                  | 42: TIM1 Update interrupt
00ec vector TIM1_TRG_COM_irq             | 43: TIM1 Trigger and Commutation interrupt
00f0 vector TIM1_CC_irq                  | 44: TIM1 Capture Compare interrupt
00f4 vector TIM2_irq                     | 45: TIM2 global interrupt
00f8 vector TIM3_irq                     | 46: TIM3 global interrupt
0104 vector TIM6_irq                     | 49: TIM6 global interrupt
0108 vector TIM7_irq                     | 50: TIM7 global interrupt
010c vector I2C1_EV_irq                  | 51: I2C1 Event interrupt
0110 vector I2C1_ER_irq                  | 52: I2C1 Error interrupt
0114 vector I2C2_EV_irq                  | 53: I2C2 Event interrupt
0118 vector I2C2_ER_irq                  | 54: I2C2 Error interrupt
011c vector SPI1_irq                     | 55: SPI1 global interrupt
0120 vector SPI2_irq                     | 56: SPI2 global interrupt
0124 vector SPI3_irq                     | 57: SPI3 global interrupt
0128 vector USART1_irq                   | 58: USART1 global interrupt
012c vector USART2_irq                   | 59: USART2 global interrupt
0130 vector USART3_irq                   | 60: USART3 global interrupt
013c vector LPUART1_irq                  | 63: LPUART1 global interrupt
0140 vector LPTIM1_irq                   | 64: LPTIM1 global interrupt
0158 vector LPTIM2_irq                   | 70: LPTIM2 global interrupt
0168 vector USB_DRD_FS_irq               | 74: USB FS global interrupt
016c vector CRS_irq                      | 75: CRS global interrupt
01a8 vector GPDMA2_Channel0_irq          | 90: GPDMA2 Channel 0 global interrupt
01ac vector GPDMA2_Channel1_irq          | 91: GPDMA2 Channel 1 global interrupt
01b0 vector GPDMA2_Channel2_irq          | 92: GPDMA2 Channel 2 global interrupt
01b4 vector GPDMA2_Channel3_irq          | 93: GPDMA2 Channel 3 global interrupt
01b8 vector GPDMA2_Channel4_irq          | 94: GPDMA2 Channel 4 global interrupt
01bc vector GPDMA2_Channel5_irq          | 95: GPDMA2 Channel 5 global interrupt
01c0 vector GPDMA2_Channel6_irq          | 96: GPDMA2 Channel 6 global interrupt
01c4 vector GPDMA2_Channel7_irq          | 97: GPDMA2 Channel 7 global interrupt
01dc vector FPU_irq                      | 103: FPU global interrupt
01e0 vector ICACHE_irq                   | 104: Instruction cache global interrupt
0204 vector DTS_irq                      | 113: DTS global interrupt
0208 vector RNG_irq                      | 114: RNG global interrupt
0214 vector HASH_irq                     | 117: HASH global interrupt
022c vector I3C1_EV_irq                  | 123: I3C1 event interrupt
0230 vector I3C1_ER_irq                  | 124: I3C1 error interrupt
024c vector I3C2_EV_irq                  | 131: I3C2 Event interrupt
0250 vector I3C2_ER_irq                  | 132: I3C2 Error interrupt
0254 vector COMP1_irq                    | 133: COMP global interrupt
0258 vector LAST_irq                     | 134: dummy LAST vector to mark end of vector table

( Register addresses)

4000_0000 equ TIM2_CR1                   | TIM control register 1, Address offset: 0x00
4000_0004 equ TIM2_CR2                   | TIM control register 2, Address offset: 0x04
4000_0008 equ TIM2_SMCR                  | TIM slave mode control register, Address offset: 0x08
4000_000c equ TIM2_DIER                  | TIM DMA/interrupt enable register, Address offset: 0x0C
4000_0010 equ TIM2_SR                    | TIM status register, Address offset: 0x10
4000_0014 equ TIM2_EGR                   | TIM event generation register, Address offset: 0x14
4000_0018 equ TIM2_CCMR1                 | TIM capture/compare mode register 1, Address offset: 0x18
4000_001c equ TIM2_CCMR2                 | TIM capture/compare mode register 2, Address offset: 0x1C
4000_0020 equ TIM2_CCER                  | TIM capture/compare enable register, Address offset: 0x20
4000_0024 equ TIM2_CNT                   | TIM counter register, Address offset: 0x24
4000_0028 equ TIM2_PSC                   | TIM prescaler, Address offset: 0x28
4000_002c equ TIM2_ARR                   | TIM auto-reload register, Address offset: 0x2C
4000_0030 equ TIM2_RCR                   | TIM repetition counter register, Address offset: 0x30
4000_0034 equ TIM2_CCR1                  | TIM capture/compare register 1, Address offset: 0x34
4000_0038 equ TIM2_CCR2                  | TIM capture/compare register 2, Address offset: 0x38
4000_003c equ TIM2_CCR3                  | TIM capture/compare register 3, Address offset: 0x3C
4000_0040 equ TIM2_CCR4                  | TIM capture/compare register 4, Address offset: 0x40
4000_0044 equ TIM2_BDTR                  | TIM break and dead-time register, Address offset: 0x44
4000_0048 equ TIM2_CCR5                  | TIM capture/compare register 5, Address offset: 0x48
4000_004c equ TIM2_CCR6                  | TIM capture/compare register 6, Address offset: 0x4C
4000_0050 equ TIM2_CCMR3                 | TIM capture/compare mode register 3, Address offset: 0x50
4000_0054 equ TIM2_DTR2                  | TIM deadtime register 2, Address offset: 0x54
4000_0058 equ TIM2_ECR                   | TIM encoder control register, Address offset: 0x58
4000_005c equ TIM2_TISEL                 | TIM Input Selection register, Address offset: 0x5C
4000_0060 equ TIM2_AF1                   | TIM alternate function option register 1, Address offset: 0x60
4000_0064 equ TIM2_AF2                   | TIM alternate function option register 2, Address offset: 0x64
4000_0068 equ TIM2_OR1                   | TIM option register, Address offset: 0x68
4000_03dc equ TIM2_DCR                   | TIM DMA control register, Address offset: 0x3DC
4000_03e0 equ TIM2_DMAR                  | TIM DMA address for full transfer, Address offset: 0x3E0

4000_0400 equ TIM3_CR1                   | TIM control register 1, Address offset: 0x00
4000_0404 equ TIM3_CR2                   | TIM control register 2, Address offset: 0x04
4000_0408 equ TIM3_SMCR                  | TIM slave mode control register, Address offset: 0x08
4000_040c equ TIM3_DIER                  | TIM DMA/interrupt enable register, Address offset: 0x0C
4000_0410 equ TIM3_SR                    | TIM status register, Address offset: 0x10
4000_0414 equ TIM3_EGR                   | TIM event generation register, Address offset: 0x14
4000_0418 equ TIM3_CCMR1                 | TIM capture/compare mode register 1, Address offset: 0x18
4000_041c equ TIM3_CCMR2                 | TIM capture/compare mode register 2, Address offset: 0x1C
4000_0420 equ TIM3_CCER                  | TIM capture/compare enable register, Address offset: 0x20
4000_0424 equ TIM3_CNT                   | TIM counter register, Address offset: 0x24
4000_0428 equ TIM3_PSC                   | TIM prescaler, Address offset: 0x28
4000_042c equ TIM3_ARR                   | TIM auto-reload register, Address offset: 0x2C
4000_0430 equ TIM3_RCR                   | TIM repetition counter register, Address offset: 0x30
4000_0434 equ TIM3_CCR1                  | TIM capture/compare register 1, Address offset: 0x34
4000_0438 equ TIM3_CCR2                  | TIM capture/compare register 2, Address offset: 0x38
4000_043c equ TIM3_CCR3                  | TIM capture/compare register 3, Address offset: 0x3C
4000_0440 equ TIM3_CCR4                  | TIM capture/compare register 4, Address offset: 0x40
4000_0444 equ TIM3_BDTR                  | TIM break and dead-time register, Address offset: 0x44
4000_0448 equ TIM3_CCR5                  | TIM capture/compare register 5, Address offset: 0x48
4000_044c equ TIM3_CCR6                  | TIM capture/compare register 6, Address offset: 0x4C
4000_0450 equ TIM3_CCMR3                 | TIM capture/compare mode register 3, Address offset: 0x50
4000_0454 equ TIM3_DTR2                  | TIM deadtime register 2, Address offset: 0x54
4000_0458 equ TIM3_ECR                   | TIM encoder control register, Address offset: 0x58
4000_045c equ TIM3_TISEL                 | TIM Input Selection register, Address offset: 0x5C
4000_0460 equ TIM3_AF1                   | TIM alternate function option register 1, Address offset: 0x60
4000_0464 equ TIM3_AF2                   | TIM alternate function option register 2, Address offset: 0x64
4000_0468 equ TIM3_OR1                   | TIM option register, Address offset: 0x68
4000_07dc equ TIM3_DCR                   | TIM DMA control register, Address offset: 0x3DC
4000_07e0 equ TIM3_DMAR                  | TIM DMA address for full transfer, Address offset: 0x3E0

4000_1000 equ TIM6_CR1                   | TIM control register 1, Address offset: 0x00
4000_1004 equ TIM6_CR2                   | TIM control register 2, Address offset: 0x04
4000_1008 equ TIM6_SMCR                  | TIM slave mode control register, Address offset: 0x08
4000_100c equ TIM6_DIER                  | TIM DMA/interrupt enable register, Address offset: 0x0C
4000_1010 equ TIM6_SR                    | TIM status register, Address offset: 0x10
4000_1014 equ TIM6_EGR                   | TIM event generation register, Address offset: 0x14
4000_1018 equ TIM6_CCMR1                 | TIM capture/compare mode register 1, Address offset: 0x18
4000_101c equ TIM6_CCMR2                 | TIM capture/compare mode register 2, Address offset: 0x1C
4000_1020 equ TIM6_CCER                  | TIM capture/compare enable register, Address offset: 0x20
4000_1024 equ TIM6_CNT                   | TIM counter register, Address offset: 0x24
4000_1028 equ TIM6_PSC                   | TIM prescaler, Address offset: 0x28
4000_102c equ TIM6_ARR                   | TIM auto-reload register, Address offset: 0x2C
4000_1030 equ TIM6_RCR                   | TIM repetition counter register, Address offset: 0x30
4000_1034 equ TIM6_CCR1                  | TIM capture/compare register 1, Address offset: 0x34
4000_1038 equ TIM6_CCR2                  | TIM capture/compare register 2, Address offset: 0x38
4000_103c equ TIM6_CCR3                  | TIM capture/compare register 3, Address offset: 0x3C
4000_1040 equ TIM6_CCR4                  | TIM capture/compare register 4, Address offset: 0x40
4000_1044 equ TIM6_BDTR                  | TIM break and dead-time register, Address offset: 0x44
4000_1048 equ TIM6_CCR5                  | TIM capture/compare register 5, Address offset: 0x48
4000_104c equ TIM6_CCR6                  | TIM capture/compare register 6, Address offset: 0x4C
4000_1050 equ TIM6_CCMR3                 | TIM capture/compare mode register 3, Address offset: 0x50
4000_1054 equ TIM6_DTR2                  | TIM deadtime register 2, Address offset: 0x54
4000_1058 equ TIM6_ECR                   | TIM encoder control register, Address offset: 0x58
4000_105c equ TIM6_TISEL                 | TIM Input Selection register, Address offset: 0x5C
4000_1060 equ TIM6_AF1                   | TIM alternate function option register 1, Address offset: 0x60
4000_1064 equ TIM6_AF2                   | TIM alternate function option register 2, Address offset: 0x64
4000_1068 equ TIM6_OR1                   | TIM option register, Address offset: 0x68
4000_13dc equ TIM6_DCR                   | TIM DMA control register, Address offset: 0x3DC
4000_13e0 equ TIM6_DMAR                  | TIM DMA address for full transfer, Address offset: 0x3E0

4000_1400 equ TIM7_CR1                   | TIM control register 1, Address offset: 0x00
4000_1404 equ TIM7_CR2                   | TIM control register 2, Address offset: 0x04
4000_1408 equ TIM7_SMCR                  | TIM slave mode control register, Address offset: 0x08
4000_140c equ TIM7_DIER                  | TIM DMA/interrupt enable register, Address offset: 0x0C
4000_1410 equ TIM7_SR                    | TIM status register, Address offset: 0x10
4000_1414 equ TIM7_EGR                   | TIM event generation register, Address offset: 0x14
4000_1418 equ TIM7_CCMR1                 | TIM capture/compare mode register 1, Address offset: 0x18
4000_141c equ TIM7_CCMR2                 | TIM capture/compare mode register 2, Address offset: 0x1C
4000_1420 equ TIM7_CCER                  | TIM capture/compare enable register, Address offset: 0x20
4000_1424 equ TIM7_CNT                   | TIM counter register, Address offset: 0x24
4000_1428 equ TIM7_PSC                   | TIM prescaler, Address offset: 0x28
4000_142c equ TIM7_ARR                   | TIM auto-reload register, Address offset: 0x2C
4000_1430 equ TIM7_RCR                   | TIM repetition counter register, Address offset: 0x30
4000_1434 equ TIM7_CCR1                  | TIM capture/compare register 1, Address offset: 0x34
4000_1438 equ TIM7_CCR2                  | TIM capture/compare register 2, Address offset: 0x38
4000_143c equ TIM7_CCR3                  | TIM capture/compare register 3, Address offset: 0x3C
4000_1440 equ TIM7_CCR4                  | TIM capture/compare register 4, Address offset: 0x40
4000_1444 equ TIM7_BDTR                  | TIM break and dead-time register, Address offset: 0x44
4000_1448 equ TIM7_CCR5                  | TIM capture/compare register 5, Address offset: 0x48
4000_144c equ TIM7_CCR6                  | TIM capture/compare register 6, Address offset: 0x4C
4000_1450 equ TIM7_CCMR3                 | TIM capture/compare mode register 3, Address offset: 0x50
4000_1454 equ TIM7_DTR2                  | TIM deadtime register 2, Address offset: 0x54
4000_1458 equ TIM7_ECR                   | TIM encoder control register, Address offset: 0x58
4000_145c equ TIM7_TISEL                 | TIM Input Selection register, Address offset: 0x5C
4000_1460 equ TIM7_AF1                   | TIM alternate function option register 1, Address offset: 0x60
4000_1464 equ TIM7_AF2                   | TIM alternate function option register 2, Address offset: 0x64
4000_1468 equ TIM7_OR1                   | TIM option register, Address offset: 0x68
4000_17dc equ TIM7_DCR                   | TIM DMA control register, Address offset: 0x3DC
4000_17e0 equ TIM7_DMAR                  | TIM DMA address for full transfer, Address offset: 0x3E0

4000_2c00 equ WWDG_CR                    | WWDG Control register, Address offset: 0x00
4000_2c04 equ WWDG_CFR                   | WWDG Configuration register, Address offset: 0x04
4000_2c08 equ WWDG_SR                    | WWDG Status register, Address offset: 0x08

4000_3000 equ IWDG_KR                    | IWDG Key register, Address offset: 0x00
4000_3004 equ IWDG_PR                    | IWDG Prescaler register, Address offset: 0x04
4000_3008 equ IWDG_RLR                   | IWDG Reload register, Address offset: 0x08
4000_300c equ IWDG_SR                    | IWDG Status register, Address offset: 0x0C
4000_3010 equ IWDG_WINR                  | IWDG Window register, Address offset: 0x10
4000_3014 equ IWDG_EWCR                  | IWDG Early Wakeup register, Address offset: 0x14

4000_3400 equ OPAMP1_CSR                 | OPAMP control/status register, Address offset: 0x00
4000_3404 equ OPAMP1_OTR                 | OPAMP offset trimming register for normal mode, Address offset: 0x04
4000_3408 equ OPAMP1_HSOTR               | OPAMP offset trimming register for high speed mode, Address offset: 0x08

4000_3800 equ SPI2_CR1                   | SPI/I2S Control register 1, Address offset: 0x00
4000_3804 equ SPI2_CR2                   | SPI Control register 2, Address offset: 0x04
4000_3808 equ SPI2_CFG1                  | SPI Configuration register 1, Address offset: 0x08
4000_380c equ SPI2_CFG2                  | SPI Configuration register 2, Address offset: 0x0C
4000_3810 equ SPI2_IER                   | SPI/I2S Interrupt Enable register, Address offset: 0x10
4000_3814 equ SPI2_SR                    | SPI/I2S Status register, Address offset: 0x14
4000_3818 equ SPI2_IFCR                  | SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18
4000_3820 equ SPI2_TXDR                  | SPI/I2S Transmit data register, Address offset: 0x20
4000_3830 equ SPI2_RXDR                  | SPI/I2S Receive data register, Address offset: 0x30
4000_3840 equ SPI2_CRCPOLY               | SPI CRC Polynomial register, Address offset: 0x40
4000_3844 equ SPI2_TXCRC                 | SPI Transmitter CRC register, Address offset: 0x44
4000_3848 equ SPI2_RXCRC                 | SPI Receiver CRC register, Address offset: 0x48
4000_384c equ SPI2_UDRDR                 | SPI Underrun data register, Address offset: 0x4C
4000_3850 equ SPI2_I2SCFGR               | I2S Configuration register, Address offset: 0x50

4000_3c00 equ SPI3_CR1                   | SPI/I2S Control register 1, Address offset: 0x00
4000_3c04 equ SPI3_CR2                   | SPI Control register 2, Address offset: 0x04
4000_3c08 equ SPI3_CFG1                  | SPI Configuration register 1, Address offset: 0x08
4000_3c0c equ SPI3_CFG2                  | SPI Configuration register 2, Address offset: 0x0C
4000_3c10 equ SPI3_IER                   | SPI/I2S Interrupt Enable register, Address offset: 0x10
4000_3c14 equ SPI3_SR                    | SPI/I2S Status register, Address offset: 0x14
4000_3c18 equ SPI3_IFCR                  | SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18
4000_3c20 equ SPI3_TXDR                  | SPI/I2S Transmit data register, Address offset: 0x20
4000_3c30 equ SPI3_RXDR                  | SPI/I2S Receive data register, Address offset: 0x30
4000_3c40 equ SPI3_CRCPOLY               | SPI CRC Polynomial register, Address offset: 0x40
4000_3c44 equ SPI3_TXCRC                 | SPI Transmitter CRC register, Address offset: 0x44
4000_3c48 equ SPI3_RXCRC                 | SPI Receiver CRC register, Address offset: 0x48
4000_3c4c equ SPI3_UDRDR                 | SPI Underrun data register, Address offset: 0x4C
4000_3c50 equ SPI3_I2SCFGR               | I2S Configuration register, Address offset: 0x50

4000_4000 equ COMP1_SR                   | Comparator status register, Address offset: 0x00
4000_4004 equ COMP1_ICFR                 | Comparator interrupt clear flag register, Address offset: 0x04
4000_400c equ COMP1_CFGR1                | Comparator configuration register 1 , Address offset: 0x0C
4000_4010 equ COMP1_CFGR2                | Comparator configuration register 2 , Address offset: 0x10

4000_4400 equ USART2_CR1                 | USART Control register 1, Address offset: 0x00
4000_4404 equ USART2_CR2                 | USART Control register 2, Address offset: 0x04
4000_4408 equ USART2_CR3                 | USART Control register 3, Address offset: 0x08
4000_440c equ USART2_BRR                 | USART Baud rate register, Address offset: 0x0C
4000_4410 equ USART2_GTPR                | USART Guard time and prescaler register, Address offset: 0x10
4000_4414 equ USART2_RTOR                | USART Receiver Time Out register, Address offset: 0x14
4000_4418 equ USART2_RQR                 | USART Request register, Address offset: 0x18
4000_441c equ USART2_ISR                 | USART Interrupt and status register, Address offset: 0x1C
4000_4420 equ USART2_ICR                 | USART Interrupt flag Clear register, Address offset: 0x20
4000_4424 equ USART2_RDR                 | USART Receive Data register, Address offset: 0x24
4000_4428 equ USART2_TDR                 | USART Transmit Data register, Address offset: 0x28
4000_442c equ USART2_PRESC               | USART Prescaler register, Address offset: 0x2C

4000_4800 equ USART3_CR1                 | USART Control register 1, Address offset: 0x00
4000_4804 equ USART3_CR2                 | USART Control register 2, Address offset: 0x04
4000_4808 equ USART3_CR3                 | USART Control register 3, Address offset: 0x08
4000_480c equ USART3_BRR                 | USART Baud rate register, Address offset: 0x0C
4000_4810 equ USART3_GTPR                | USART Guard time and prescaler register, Address offset: 0x10
4000_4814 equ USART3_RTOR                | USART Receiver Time Out register, Address offset: 0x14
4000_4818 equ USART3_RQR                 | USART Request register, Address offset: 0x18
4000_481c equ USART3_ISR                 | USART Interrupt and status register, Address offset: 0x1C
4000_4820 equ USART3_ICR                 | USART Interrupt flag Clear register, Address offset: 0x20
4000_4824 equ USART3_RDR                 | USART Receive Data register, Address offset: 0x24
4000_4828 equ USART3_TDR                 | USART Transmit Data register, Address offset: 0x28
4000_482c equ USART3_PRESC               | USART Prescaler register, Address offset: 0x2C

4000_5400 equ I2C1_CR1                   | I2C Control register 1, Address offset: 0x00
4000_5404 equ I2C1_CR2                   | I2C Control register 2, Address offset: 0x04
4000_5408 equ I2C1_OAR1                  | I2C Own address 1 register, Address offset: 0x08
4000_540c equ I2C1_OAR2                  | I2C Own address 2 register, Address offset: 0x0C
4000_5410 equ I2C1_TIMINGR               | I2C Timing register, Address offset: 0x10
4000_5414 equ I2C1_TIMEOUTR              | I2C Timeout register, Address offset: 0x14
4000_5418 equ I2C1_ISR                   | I2C Interrupt and status register, Address offset: 0x18
4000_541c equ I2C1_ICR                   | I2C Interrupt clear register, Address offset: 0x1C
4000_5420 equ I2C1_PECR                  | I2C PEC register, Address offset: 0x20
4000_5424 equ I2C1_RXDR                  | I2C Receive data register, Address offset: 0x24
4000_5428 equ I2C1_TXDR                  | I2C Transmit data register, Address offset: 0x28

4000_5800 equ I2C2_CR1                   | I2C Control register 1, Address offset: 0x00
4000_5804 equ I2C2_CR2                   | I2C Control register 2, Address offset: 0x04
4000_5808 equ I2C2_OAR1                  | I2C Own address 1 register, Address offset: 0x08
4000_580c equ I2C2_OAR2                  | I2C Own address 2 register, Address offset: 0x0C
4000_5810 equ I2C2_TIMINGR               | I2C Timing register, Address offset: 0x10
4000_5814 equ I2C2_TIMEOUTR              | I2C Timeout register, Address offset: 0x14
4000_5818 equ I2C2_ISR                   | I2C Interrupt and status register, Address offset: 0x18
4000_581c equ I2C2_ICR                   | I2C Interrupt clear register, Address offset: 0x1C
4000_5820 equ I2C2_PECR                  | I2C PEC register, Address offset: 0x20
4000_5824 equ I2C2_RXDR                  | I2C Receive data register, Address offset: 0x24
4000_5828 equ I2C2_TXDR                  | I2C Transmit data register, Address offset: 0x28

4000_5c00 equ I3C1_CR                    | I3C Control register, Address offset: 0x00
4000_5c04 equ I3C1_CFGR                  | I3C Controller Configuration register, Address offset: 0x04
4000_5c10 equ I3C1_RDR                   | I3C Received Data register, Address offset: 0x10
4000_5c14 equ I3C1_RDWR                  | I3C Received Data Word register, Address offset: 0x14
4000_5c18 equ I3C1_TDR                   | I3C Transmit Data register, Address offset: 0x18
4000_5c1c equ I3C1_TDWR                  | I3C Transmit Data Word register, Address offset: 0x1C
4000_5c20 equ I3C1_IBIDR                 | I3C IBI payload Data register, Address offset: 0x20
4000_5c24 equ I3C1_TGTTDR                | I3C Target Transmit register, Address offset: 0x24
4000_5c30 equ I3C1_SR                    | I3C Status register, Address offset: 0x30
4000_5c34 equ I3C1_SER                   | I3C Status Error register, Address offset: 0x34
4000_5c40 equ I3C1_RMR                   | I3C Received Message register, Address offset: 0x40
4000_5c50 equ I3C1_EVR                   | I3C Event register, Address offset: 0x50
4000_5c54 equ I3C1_IER                   | I3C Interrupt Enable register, Address offset: 0x54
4000_5c58 equ I3C1_CEVR                  | I3C Clear Event register, Address offset: 0x58
4000_5c60 equ I3C1_DEVR0                 | I3C own Target characteristics register, Address offset: 0x60
4000_5c64 equ I3C1_DEVRX                 | I3C Target x (1<=x<=4) register, Address offset: 0x64-0x70
4000_5c90 equ I3C1_MAXRLR                | I3C Maximum Read Length register, Address offset: 0x90
4000_5c94 equ I3C1_MAXWLR                | I3C Maximum Write Length register, Address offset: 0x94
4000_5ca0 equ I3C1_TIMINGR0              | I3C Timing 0 register, Address offset: 0xA0
4000_5ca4 equ I3C1_TIMINGR1              | I3C Timing 1 register, Address offset: 0xA4
4000_5ca8 equ I3C1_TIMINGR2              | I3C Timing 2 register, Address offset: 0xA8
4000_5cc0 equ I3C1_BCR                   | I3C Bus Characteristics register, Address offset: 0xC0
4000_5cc4 equ I3C1_DCR                   | I3C Device Characteristics register, Address offset: 0xC4
4000_5cc8 equ I3C1_GETCAPR               | I3C GET CAPabilities register, Address offset: 0xC8
4000_5ccc equ I3C1_CRCAPR                | I3C Controller CAPabilities register, Address offset: 0xCC
4000_5cd0 equ I3C1_GETMXDSR              | I3C GET Max Data Speed register, Address offset: 0xD0
4000_5cd4 equ I3C1_EPIDR                 | I3C Extended Provisioned ID register, Address offset: 0xD4

4000_6000 equ CRS_CR                     | CRS ccontrol register, Address offset: 0x00
4000_6004 equ CRS_CFGR                   | CRS configuration register, Address offset: 0x04
4000_6008 equ CRS_ISR                    | CRS interrupt and status register, Address offset: 0x08
4000_600c equ CRS_ICR                    | CRS interrupt flag clear register, Address offset: 0x0C

4000_8c00 equ DTS_CFGR1                  | DTS configuration register, Address offset: 0x00
4000_8c08 equ DTS_T0VALR1                | DTS T0 Value register, Address offset: 0x08
4000_8c10 equ DTS_RAMPVALR               | DTS Ramp value register, Address offset: 0x10
4000_8c14 equ DTS_ITR1                   | DTS Interrupt threshold register, Address offset: 0x14
4000_8c1c equ DTS_DR                     | DTS data register, Address offset: 0x1C
4000_8c20 equ DTS_SR                     | DTS status register Address offset: 0x20
4000_8c24 equ DTS_ITENR                  | DTS Interrupt enable register, Address offset: 0x24
4000_8c28 equ DTS_ICIFR                  | DTS Clear Interrupt flag register, Address offset: 0x28
4000_8c2c equ DTS_OR                     | DTS option register 1, Address offset: 0x2C

4000_9400 equ LPTIM2_ISR                 | LPTIM Interrupt and Status register, Address offset: 0x00
4000_9404 equ LPTIM2_ICR                 | LPTIM Interrupt Clear register, Address offset: 0x04
4000_9408 equ LPTIM2_DIER                | LPTIM Interrupt Enable register, Address offset: 0x08
4000_940c equ LPTIM2_CFGR                | LPTIM Configuration register, Address offset: 0x0C
4000_9410 equ LPTIM2_CR                  | LPTIM Control register, Address offset: 0x10
4000_9414 equ LPTIM2_CCR1                | LPTIM Capture/Compare register 1, Address offset: 0x14
4000_9418 equ LPTIM2_ARR                 | LPTIM Autoreload register, Address offset: 0x18
4000_941c equ LPTIM2_CNT                 | LPTIM Counter register, Address offset: 0x1C
4000_9424 equ LPTIM2_CFGR2               | LPTIM Configuration register 2, Address offset: 0x24
4000_9428 equ LPTIM2_RCR                 | LPTIM Repetition register, Address offset: 0x28
4000_942c equ LPTIM2_CCMR1               | LPTIM Capture/Compare mode register, Address offset: 0x2C
4000_9434 equ LPTIM2_CCR2                | LPTIM Capture/Compare register 2, Address offset: 0x34

4000_a400 equ FDCAN1_CREL                | FDCAN Core Release register, Address offset: 0x000
4000_a404 equ FDCAN1_ENDN                | FDCAN Endian register, Address offset: 0x004
4000_a40c equ FDCAN1_DBTP                | FDCAN Data Bit Timing & Prescaler register, Address offset: 0x00C
4000_a410 equ FDCAN1_TEST                | FDCAN Test register, Address offset: 0x010
4000_a414 equ FDCAN1_RWD                 | FDCAN RAM Watchdog register, Address offset: 0x014
4000_a418 equ FDCAN1_CCCR                | FDCAN CC Control register, Address offset: 0x018
4000_a41c equ FDCAN1_NBTP                | FDCAN Nominal Bit Timing & Prescaler register, Address offset: 0x01C
4000_a420 equ FDCAN1_TSCC                | FDCAN Timestamp Counter Configuration register, Address offset: 0x020
4000_a424 equ FDCAN1_TSCV                | FDCAN Timestamp Counter Value register, Address offset: 0x024
4000_a428 equ FDCAN1_TOCC                | FDCAN Timeout Counter Configuration register, Address offset: 0x028
4000_a42c equ FDCAN1_TOCV                | FDCAN Timeout Counter Value register, Address offset: 0x02C
4000_a440 equ FDCAN1_ECR                 | FDCAN Error Counter register, Address offset: 0x040
4000_a444 equ FDCAN1_PSR                 | FDCAN Protocol Status register, Address offset: 0x044
4000_a448 equ FDCAN1_TDCR                | FDCAN Transmitter Delay Compensation register, Address offset: 0x048
4000_a450 equ FDCAN1_IR                  | FDCAN Interrupt register, Address offset: 0x050
4000_a454 equ FDCAN1_IE                  | FDCAN Interrupt Enable register, Address offset: 0x054
4000_a458 equ FDCAN1_ILS                 | FDCAN Interrupt Line Select register, Address offset: 0x058
4000_a45c equ FDCAN1_ILE                 | FDCAN Interrupt Line Enable register, Address offset: 0x05C
4000_a480 equ FDCAN1_RXGFC               | FDCAN Global Filter Configuration register, Address offset: 0x080
4000_a484 equ FDCAN1_XIDAM               | FDCAN Extended ID AND Mask register, Address offset: 0x084
4000_a488 equ FDCAN1_HPMS                | FDCAN High Priority Message Status register, Address offset: 0x088
4000_a490 equ FDCAN1_RXF0S               | FDCAN Rx FIFO 0 Status register, Address offset: 0x090
4000_a494 equ FDCAN1_RXF0A               | FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094
4000_a498 equ FDCAN1_RXF1S               | FDCAN Rx FIFO 1 Status register, Address offset: 0x098
4000_a49c equ FDCAN1_RXF1A               | FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C
4000_a4c0 equ FDCAN1_TXBC                | FDCAN Tx Buffer Configuration register, Address offset: 0x0C0
4000_a4c4 equ FDCAN1_TXFQS               | FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4
4000_a4c8 equ FDCAN1_TXBRP               | FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8
4000_a4cc equ FDCAN1_TXBAR               | FDCAN Tx Buffer Add Request register, Address offset: 0x0CC
4000_a4d0 equ FDCAN1_TXBCR               | FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0
4000_a4d4 equ FDCAN1_TXBTO               | FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4
4000_a4d8 equ FDCAN1_TXBCF               | FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8
4000_a4dc equ FDCAN1_TXBTIE              | FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC
4000_a4e0 equ FDCAN1_TXBCIE              | FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0
4000_a4e4 equ FDCAN1_TXEFS               | FDCAN Tx Event FIFO Status register, Address offset: 0x0E4
4000_a4e8 equ FDCAN1_TXEFA               | FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8

4000_a500 equ FDCAN_CONFIG_CKDIV         | FDCAN clock divider register, Address offset: 0x100 + 0x000
4000_a704 equ FDCAN_CONFIG_OPTR          | FDCAN option register, Address offset: 0x100 + 0x204
4000_a7f0 equ FDCAN_CONFIG_HWCFG         | FDCAN hardware configuration register, Address offset: 0x100 + 0x2F0
4000_a7f4 equ FDCAN_CONFIG_VERR          | FDCAN IP version register, Address offset: 0x100 + 0x2F4
4000_a7f8 equ FDCAN_CONFIG_IPIDR         | FDCAN IP ID register, Address offset: 0x100 + 0x2F8
4000_a7fc equ FDCAN_CONFIG_SIDR          | FDCAN size ID register, Address offset: 0x100 + 0x2FC

4001_2c00 equ TIM1_CR1                   | TIM control register 1, Address offset: 0x00
4001_2c04 equ TIM1_CR2                   | TIM control register 2, Address offset: 0x04
4001_2c08 equ TIM1_SMCR                  | TIM slave mode control register, Address offset: 0x08
4001_2c0c equ TIM1_DIER                  | TIM DMA/interrupt enable register, Address offset: 0x0C
4001_2c10 equ TIM1_SR                    | TIM status register, Address offset: 0x10
4001_2c14 equ TIM1_EGR                   | TIM event generation register, Address offset: 0x14
4001_2c18 equ TIM1_CCMR1                 | TIM capture/compare mode register 1, Address offset: 0x18
4001_2c1c equ TIM1_CCMR2                 | TIM capture/compare mode register 2, Address offset: 0x1C
4001_2c20 equ TIM1_CCER                  | TIM capture/compare enable register, Address offset: 0x20
4001_2c24 equ TIM1_CNT                   | TIM counter register, Address offset: 0x24
4001_2c28 equ TIM1_PSC                   | TIM prescaler, Address offset: 0x28
4001_2c2c equ TIM1_ARR                   | TIM auto-reload register, Address offset: 0x2C
4001_2c30 equ TIM1_RCR                   | TIM repetition counter register, Address offset: 0x30
4001_2c34 equ TIM1_CCR1                  | TIM capture/compare register 1, Address offset: 0x34
4001_2c38 equ TIM1_CCR2                  | TIM capture/compare register 2, Address offset: 0x38
4001_2c3c equ TIM1_CCR3                  | TIM capture/compare register 3, Address offset: 0x3C
4001_2c40 equ TIM1_CCR4                  | TIM capture/compare register 4, Address offset: 0x40
4001_2c44 equ TIM1_BDTR                  | TIM break and dead-time register, Address offset: 0x44
4001_2c48 equ TIM1_CCR5                  | TIM capture/compare register 5, Address offset: 0x48
4001_2c4c equ TIM1_CCR6                  | TIM capture/compare register 6, Address offset: 0x4C
4001_2c50 equ TIM1_CCMR3                 | TIM capture/compare mode register 3, Address offset: 0x50
4001_2c54 equ TIM1_DTR2                  | TIM deadtime register 2, Address offset: 0x54
4001_2c58 equ TIM1_ECR                   | TIM encoder control register, Address offset: 0x58
4001_2c5c equ TIM1_TISEL                 | TIM Input Selection register, Address offset: 0x5C
4001_2c60 equ TIM1_AF1                   | TIM alternate function option register 1, Address offset: 0x60
4001_2c64 equ TIM1_AF2                   | TIM alternate function option register 2, Address offset: 0x64
4001_2c68 equ TIM1_OR1                   | TIM option register, Address offset: 0x68
4001_2fdc equ TIM1_DCR                   | TIM DMA control register, Address offset: 0x3DC
4001_2fe0 equ TIM1_DMAR                  | TIM DMA address for full transfer, Address offset: 0x3E0

4001_3000 equ SPI1_CR1                   | SPI/I2S Control register 1, Address offset: 0x00
4001_3004 equ SPI1_CR2                   | SPI Control register 2, Address offset: 0x04
4001_3008 equ SPI1_CFG1                  | SPI Configuration register 1, Address offset: 0x08
4001_300c equ SPI1_CFG2                  | SPI Configuration register 2, Address offset: 0x0C
4001_3010 equ SPI1_IER                   | SPI/I2S Interrupt Enable register, Address offset: 0x10
4001_3014 equ SPI1_SR                    | SPI/I2S Status register, Address offset: 0x14
4001_3018 equ SPI1_IFCR                  | SPI/I2S Interrupt/Status flags clear register, Address offset: 0x18
4001_3020 equ SPI1_TXDR                  | SPI/I2S Transmit data register, Address offset: 0x20
4001_3030 equ SPI1_RXDR                  | SPI/I2S Receive data register, Address offset: 0x30
4001_3040 equ SPI1_CRCPOLY               | SPI CRC Polynomial register, Address offset: 0x40
4001_3044 equ SPI1_TXCRC                 | SPI Transmitter CRC register, Address offset: 0x44
4001_3048 equ SPI1_RXCRC                 | SPI Receiver CRC register, Address offset: 0x48
4001_304c equ SPI1_UDRDR                 | SPI Underrun data register, Address offset: 0x4C
4001_3050 equ SPI1_I2SCFGR               | I2S Configuration register, Address offset: 0x50

4001_3800 equ USART1_CR1                 | USART Control register 1, Address offset: 0x00
4001_3804 equ USART1_CR2                 | USART Control register 2, Address offset: 0x04
4001_3808 equ USART1_CR3                 | USART Control register 3, Address offset: 0x08
4001_380c equ USART1_BRR                 | USART Baud rate register, Address offset: 0x0C
4001_3810 equ USART1_GTPR                | USART Guard time and prescaler register, Address offset: 0x10
4001_3814 equ USART1_RTOR                | USART Receiver Time Out register, Address offset: 0x14
4001_3818 equ USART1_RQR                 | USART Request register, Address offset: 0x18
4001_381c equ USART1_ISR                 | USART Interrupt and status register, Address offset: 0x1C
4001_3820 equ USART1_ICR                 | USART Interrupt flag Clear register, Address offset: 0x20
4001_3824 equ USART1_RDR                 | USART Receive Data register, Address offset: 0x24
4001_3828 equ USART1_TDR                 | USART Transmit Data register, Address offset: 0x28
4001_382c equ USART1_PRESC               | USART Prescaler register, Address offset: 0x2C

4001_6000 equ USB_CHEP0R                 | USB Channel/Endpoint 0 register, Address offset: 0x00
4001_6004 equ USB_CHEP1R                 | USB Channel/Endpoint 1 register, Address offset: 0x04
4001_6008 equ USB_CHEP2R                 | USB Channel/Endpoint 2 register, Address offset: 0x08
4001_600c equ USB_CHEP3R                 | USB Channel/Endpoint 3 register, Address offset: 0x0C
4001_6010 equ USB_CHEP4R                 | USB Channel/Endpoint 4 register, Address offset: 0x10
4001_6014 equ USB_CHEP5R                 | USB Channel/Endpoint 5 register, Address offset: 0x14
4001_6018 equ USB_CHEP6R                 | USB Channel/Endpoint 6 register, Address offset: 0x18
4001_601c equ USB_CHEP7R                 | USB Channel/Endpoint 7 register, Address offset: 0x1C
4001_6040 equ USB_CNTR                   | Control register, Address offset: 0x40
4001_6044 equ USB_ISTR                   | Interrupt status register, Address offset: 0x44
4001_6048 equ USB_FNR                    | Frame number register, Address offset: 0x48
4001_604c equ USB_DADDR                  | Device address register, Address offset: 0x4C
4001_6054 equ USB_LPMCSR                 | LPM Control and Status register, Address offset: 0x54
4001_6058 equ USB_BCDR                   | Battery Charging detector register, Address offset: 0x58

4002_0004 equ GPDMA1_PRIVCFGR            | DMA privileged configuration register, Address offset: 0x04
4002_000c equ GPDMA1_MISR                | DMA non secure masked interrupt status register, Address offset: 0x0C

4002_1004 equ GPDMA2_PRIVCFGR            | DMA privileged configuration register, Address offset: 0x04
4002_100c equ GPDMA2_MISR                | DMA non secure masked interrupt status register, Address offset: 0x0C

4002_2000 equ FLASH_ACR                  | FLASH access control register, Address offset: 0x00
4002_2004 equ FLASH_NSKEYR               | FLASH non-secure key register, Address offset: 0x04
4002_200c equ FLASH_OPTKEYR              | FLASH option key register, Address offset: 0x0C
4002_2018 equ FLASH_OPSR                 | FLASH OPSR register, Address offset: 0x18
4002_201c equ FLASH_OPTCR                | Flash Option Control Register, Address offset: 0x1C
4002_2020 equ FLASH_NSSR                 | FLASH non-secure status register, Address offset: 0x20
4002_2028 equ FLASH_NSCR                 | FLASH non-secure control register, Address offset: 0x28
4002_2030 equ FLASH_NSCCR                | FLASH non-secure clear control register, Address offset: 0x30
4002_203c equ FLASH_PRIVCFGR             | FLASH privilege configuration register, Address offset: 0x3C
4002_2048 equ FLASH_HDPEXTR              | FLASH HDP extension register, Address offset: 0x48
4002_2050 equ FLASH_OPTSR_CUR            | FLASH option status current register, Address offset: 0x50
4002_2054 equ FLASH_OPTSR_PRG            | FLASH option status to program register, Address offset: 0x54
4002_2060 equ FLASH_NSEPOCHR_CUR         | FLASH non-secure epoch current register, Address offset: 0x60
4002_2064 equ FLASH_NSEPOCHR_PRG         | FLASH non-secure epoch to program register, Address offset: 0x64
4002_2070 equ FLASH_OPTSR2_CUR           | FLASH option status current register 2, Address offset: 0x70
4002_2074 equ FLASH_OPTSR2_PRG           | FLASH option status to program register 2, Address offset: 0x74
4002_2080 equ FLASH_NSBOOTR_CUR          | FLASH non-secure unique boot entry current register, Address offset: 0x80
4002_2084 equ FLASH_NSBOOTR_PRG          | FLASH non-secure unique boot entry to program register, Address offset: 0x84
4002_2090 equ FLASH_OTPBLR_CUR           | FLASH OTP block lock current register, Address offset: 0x90
4002_2094 equ FLASH_OTPBLR_PRG           | FLASH OTP block Lock to program register, Address offset: 0x94
4002_20c0 equ FLASH_PRIVBB1R1            | FLASH privilege block-based bank 1 register 1, Address offset: 0xC0
4002_20e8 equ FLASH_WRP1R_CUR            | FLASH write sector group protection current register for bank1, Address offset: 0xE8
4002_20ec equ FLASH_WRP1R_PRG            | FLASH write sector group protection to program register for bank1, Address offset: 0xEC
4002_20f8 equ FLASH_HDP1R_CUR            | FLASH HDP configuration current register for bank1, Address offset: 0xF8
4002_20fc equ FLASH_HDP1R_PRG            | FLASH HDP configuration to program register for bank1, Address offset: 0xFC
4002_2100 equ FLASH_ECCCORR              | FLASH ECC correction register, Address offset: 0x100
4002_2104 equ FLASH_ECCDETR              | FLASH ECC detection register, Address offset: 0x104
4002_2108 equ FLASH_ECCDR                | FLASH ECC data register, Address offset: 0x108
4002_21c0 equ FLASH_PRIVBB2R1            | FLASH privilege block-based bank 2 register 1, Address offset: 0x1C0
4002_21e8 equ FLASH_WRP2R_CUR            | FLASH write sector group protection current register for bank2, Address offset: 0x1E8
4002_21ec equ FLASH_WRP2R_PRG            | FLASH write sector group protection to program register for bank2, Address offset: 0x1EC
4002_21f8 equ FLASH_HDP2R_CUR            | FLASH HDP configuration current register for bank2, Address offset: 0x1F8
4002_21fc equ FLASH_HDP2R_PRG            | FLASH HDP configuration to program register for bank2, Address offset: 0x1FC

4002_3000 equ CRC_DR                     | CRC Data register, Address offset: 0x00
4002_3004 equ CRC_IDR                    | CRC Independent data register, Address offset: 0x04
4002_3008 equ CRC_CR                     | CRC Control register, Address offset: 0x08
4002_3010 equ CRC_INIT                   | Initial CRC value register, Address offset: 0x10
4002_3014 equ CRC_POL                    | CRC polynomial register, Address offset: 0x14
4002_33f0 equ CRC_HWCFGR                 | CRC IP HWCFGR register, Address offset: 0x3F0
4002_33f4 equ CRC_VERR                   | CRC IP version register, Address offset: 0x3F4
4002_33f8 equ CRC_PIDR                   | CRC IP type identification register, Address offset: 0x3F8
4002_33fc equ CRC_SIDR                   | CRC IP map Size ID register, Address offset: 0x3FC

4002_6000 equ RAMCFG_SRAM1_CR            | Control Register, Address offset: 0x00
4002_6004 equ RAMCFG_SRAM1_IER           | Interrupt Enable Register, Address offset: 0x04
4002_6008 equ RAMCFG_SRAM1_ISR           | Interrupt Status Register, Address offset: 0x08
4002_600c equ RAMCFG_SRAM1_SEAR          | ECC Single Error Address Register, Address offset: 0x0C
4002_6010 equ RAMCFG_SRAM1_DEAR          | ECC Double Error Address Register, Address offset: 0x10
4002_6014 equ RAMCFG_SRAM1_ICR           | Interrupt Clear Register, Address offset: 0x14
4002_6018 equ RAMCFG_SRAM1_WPR1          | SRAM Write Protection Register 1, Address offset: 0x18
4002_601c equ RAMCFG_SRAM1_WPR2          | SRAM Write Protection Register 2, Address offset: 0x1C
4002_6024 equ RAMCFG_SRAM1_ECCKEY        | SRAM ECC Key Register, Address offset: 0x24
4002_6028 equ RAMCFG_SRAM1_ERKEYR        | SRAM Erase Key Register, Address offset: 0x28

4002_6040 equ RAMCFG_SRAM2_CR            | Control Register, Address offset: 0x00
4002_6044 equ RAMCFG_SRAM2_IER           | Interrupt Enable Register, Address offset: 0x04
4002_6048 equ RAMCFG_SRAM2_ISR           | Interrupt Status Register, Address offset: 0x08
4002_604c equ RAMCFG_SRAM2_SEAR          | ECC Single Error Address Register, Address offset: 0x0C
4002_6050 equ RAMCFG_SRAM2_DEAR          | ECC Double Error Address Register, Address offset: 0x10
4002_6054 equ RAMCFG_SRAM2_ICR           | Interrupt Clear Register, Address offset: 0x14
4002_6058 equ RAMCFG_SRAM2_WPR1          | SRAM Write Protection Register 1, Address offset: 0x18
4002_605c equ RAMCFG_SRAM2_WPR2          | SRAM Write Protection Register 2, Address offset: 0x1C
4002_6064 equ RAMCFG_SRAM2_ECCKEY        | SRAM ECC Key Register, Address offset: 0x24
4002_6068 equ RAMCFG_SRAM2_ERKEYR        | SRAM Erase Key Register, Address offset: 0x28

4002_6100 equ RAMCFG_BKPRAM_CR           | Control Register, Address offset: 0x00
4002_6104 equ RAMCFG_BKPRAM_IER          | Interrupt Enable Register, Address offset: 0x04
4002_6108 equ RAMCFG_BKPRAM_ISR          | Interrupt Status Register, Address offset: 0x08
4002_610c equ RAMCFG_BKPRAM_SEAR         | ECC Single Error Address Register, Address offset: 0x0C
4002_6110 equ RAMCFG_BKPRAM_DEAR         | ECC Double Error Address Register, Address offset: 0x10
4002_6114 equ RAMCFG_BKPRAM_ICR          | Interrupt Clear Register, Address offset: 0x14
4002_6118 equ RAMCFG_BKPRAM_WPR1         | SRAM Write Protection Register 1, Address offset: 0x18
4002_611c equ RAMCFG_BKPRAM_WPR2         | SRAM Write Protection Register 2, Address offset: 0x1C
4002_6124 equ RAMCFG_BKPRAM_ECCKEY       | SRAM ECC Key Register, Address offset: 0x24
4002_6128 equ RAMCFG_BKPRAM_ERKEYR       | SRAM Erase Key Register, Address offset: 0x28

4003_0400 equ ICACHE_CR                  | ICACHE control register, Address offset: 0x00
4003_0404 equ ICACHE_SR                  | ICACHE status register, Address offset: 0x04
4003_0408 equ ICACHE_IER                 | ICACHE interrupt enable register, Address offset: 0x08
4003_040c equ ICACHE_FCR                 | ICACHE Flag clear register, Address offset: 0x0C
4003_0410 equ ICACHE_HMONR               | ICACHE hit monitor register, Address offset: 0x10
4003_0414 equ ICACHE_MMONR               | ICACHE miss monitor register, Address offset: 0x14

4003_2420 equ GTZC_TZSC1_PRIVCFGR1       | TZSC privilege configuration register 1, Address offset: 0x20
4003_2424 equ GTZC_TZSC1_PRIVCFGR2       | TZSC privilege configuration register 2, Address offset: 0x24
4003_2428 equ GTZC_TZSC1_PRIVCFGR3       | TZSC privilege configuration register 3, Address offset: 0x28
4003_2470 equ GTZC_TZSC1_MPCWM4ACFGR     | TZSC memory 4 sub-region A watermark configuration register, Address offset: 0x70
4003_2474 equ GTZC_TZSC1_MPCWM4AR        | TZSC memory 4 sub-region A watermark register, Address offset: 0x74

4003_2e00 equ GTZC_MPCBB1_PRIVCFGR       | MPCBBx privilege configuration registers, Address offset: 0x200-0x280

4003_3200 equ GTZC_MPCBB2_PRIVCFGR       | MPCBBx privilege configuration registers, Address offset: 0x200-0x280

4002_0050 equ GPDMA1_Channel0_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_005c equ GPDMA1_Channel0_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_0060 equ GPDMA1_Channel0_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_0064 equ GPDMA1_Channel0_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0090 equ GPDMA1_Channel0_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0094 equ GPDMA1_Channel0_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0098 equ GPDMA1_Channel0_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_009c equ GPDMA1_Channel0_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_00a0 equ GPDMA1_Channel0_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_00a4 equ GPDMA1_Channel0_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_00a8 equ GPDMA1_Channel0_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_00cc equ GPDMA1_Channel0_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_00d0 equ GPDMA1_Channel1_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_00dc equ GPDMA1_Channel1_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_00e0 equ GPDMA1_Channel1_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_00e4 equ GPDMA1_Channel1_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0110 equ GPDMA1_Channel1_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0114 equ GPDMA1_Channel1_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0118 equ GPDMA1_Channel1_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_011c equ GPDMA1_Channel1_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_0120 equ GPDMA1_Channel1_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_0124 equ GPDMA1_Channel1_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_0128 equ GPDMA1_Channel1_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_014c equ GPDMA1_Channel1_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_0150 equ GPDMA1_Channel2_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_015c equ GPDMA1_Channel2_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_0160 equ GPDMA1_Channel2_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_0164 equ GPDMA1_Channel2_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0190 equ GPDMA1_Channel2_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0194 equ GPDMA1_Channel2_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0198 equ GPDMA1_Channel2_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_019c equ GPDMA1_Channel2_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_01a0 equ GPDMA1_Channel2_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_01a4 equ GPDMA1_Channel2_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_01a8 equ GPDMA1_Channel2_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_01cc equ GPDMA1_Channel2_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_01d0 equ GPDMA1_Channel3_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_01dc equ GPDMA1_Channel3_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_01e0 equ GPDMA1_Channel3_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_01e4 equ GPDMA1_Channel3_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0210 equ GPDMA1_Channel3_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0214 equ GPDMA1_Channel3_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0218 equ GPDMA1_Channel3_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_021c equ GPDMA1_Channel3_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_0220 equ GPDMA1_Channel3_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_0224 equ GPDMA1_Channel3_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_0228 equ GPDMA1_Channel3_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_024c equ GPDMA1_Channel3_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_0250 equ GPDMA1_Channel4_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_025c equ GPDMA1_Channel4_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_0260 equ GPDMA1_Channel4_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_0264 equ GPDMA1_Channel4_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0290 equ GPDMA1_Channel4_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0294 equ GPDMA1_Channel4_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0298 equ GPDMA1_Channel4_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_029c equ GPDMA1_Channel4_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_02a0 equ GPDMA1_Channel4_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_02a4 equ GPDMA1_Channel4_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_02a8 equ GPDMA1_Channel4_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_02cc equ GPDMA1_Channel4_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_02d0 equ GPDMA1_Channel5_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_02dc equ GPDMA1_Channel5_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_02e0 equ GPDMA1_Channel5_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_02e4 equ GPDMA1_Channel5_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0310 equ GPDMA1_Channel5_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0314 equ GPDMA1_Channel5_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0318 equ GPDMA1_Channel5_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_031c equ GPDMA1_Channel5_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_0320 equ GPDMA1_Channel5_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_0324 equ GPDMA1_Channel5_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_0328 equ GPDMA1_Channel5_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_034c equ GPDMA1_Channel5_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_0350 equ GPDMA1_Channel6_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_035c equ GPDMA1_Channel6_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_0360 equ GPDMA1_Channel6_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_0364 equ GPDMA1_Channel6_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0390 equ GPDMA1_Channel6_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0394 equ GPDMA1_Channel6_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0398 equ GPDMA1_Channel6_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_039c equ GPDMA1_Channel6_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_03a0 equ GPDMA1_Channel6_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_03a4 equ GPDMA1_Channel6_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_03a8 equ GPDMA1_Channel6_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_03cc equ GPDMA1_Channel6_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_03d0 equ GPDMA1_Channel7_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_03dc equ GPDMA1_Channel7_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_03e0 equ GPDMA1_Channel7_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_03e4 equ GPDMA1_Channel7_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_0410 equ GPDMA1_Channel7_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_0414 equ GPDMA1_Channel7_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_0418 equ GPDMA1_Channel7_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_041c equ GPDMA1_Channel7_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_0420 equ GPDMA1_Channel7_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_0424 equ GPDMA1_Channel7_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_0428 equ GPDMA1_Channel7_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_044c equ GPDMA1_Channel7_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_1050 equ GPDMA2_Channel0_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_105c equ GPDMA2_Channel0_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_1060 equ GPDMA2_Channel0_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_1064 equ GPDMA2_Channel0_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1090 equ GPDMA2_Channel0_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1094 equ GPDMA2_Channel0_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1098 equ GPDMA2_Channel0_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_109c equ GPDMA2_Channel0_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_10a0 equ GPDMA2_Channel0_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_10a4 equ GPDMA2_Channel0_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_10a8 equ GPDMA2_Channel0_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_10cc equ GPDMA2_Channel0_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_10d0 equ GPDMA2_Channel1_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_10dc equ GPDMA2_Channel1_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_10e0 equ GPDMA2_Channel1_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_10e4 equ GPDMA2_Channel1_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1110 equ GPDMA2_Channel1_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1114 equ GPDMA2_Channel1_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1118 equ GPDMA2_Channel1_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_111c equ GPDMA2_Channel1_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_1120 equ GPDMA2_Channel1_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_1124 equ GPDMA2_Channel1_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_1128 equ GPDMA2_Channel1_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_114c equ GPDMA2_Channel1_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_1150 equ GPDMA2_Channel2_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_115c equ GPDMA2_Channel2_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_1160 equ GPDMA2_Channel2_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_1164 equ GPDMA2_Channel2_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1190 equ GPDMA2_Channel2_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1194 equ GPDMA2_Channel2_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1198 equ GPDMA2_Channel2_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_119c equ GPDMA2_Channel2_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_11a0 equ GPDMA2_Channel2_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_11a4 equ GPDMA2_Channel2_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_11a8 equ GPDMA2_Channel2_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_11cc equ GPDMA2_Channel2_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_11d0 equ GPDMA2_Channel3_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_11dc equ GPDMA2_Channel3_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_11e0 equ GPDMA2_Channel3_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_11e4 equ GPDMA2_Channel3_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1210 equ GPDMA2_Channel3_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1214 equ GPDMA2_Channel3_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1218 equ GPDMA2_Channel3_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_121c equ GPDMA2_Channel3_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_1220 equ GPDMA2_Channel3_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_1224 equ GPDMA2_Channel3_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_1228 equ GPDMA2_Channel3_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_124c equ GPDMA2_Channel3_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_1250 equ GPDMA2_Channel4_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_125c equ GPDMA2_Channel4_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_1260 equ GPDMA2_Channel4_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_1264 equ GPDMA2_Channel4_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1290 equ GPDMA2_Channel4_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1294 equ GPDMA2_Channel4_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1298 equ GPDMA2_Channel4_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_129c equ GPDMA2_Channel4_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_12a0 equ GPDMA2_Channel4_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_12a4 equ GPDMA2_Channel4_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_12a8 equ GPDMA2_Channel4_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_12cc equ GPDMA2_Channel4_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_12d0 equ GPDMA2_Channel5_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_12dc equ GPDMA2_Channel5_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_12e0 equ GPDMA2_Channel5_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_12e4 equ GPDMA2_Channel5_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1310 equ GPDMA2_Channel5_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1314 equ GPDMA2_Channel5_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1318 equ GPDMA2_Channel5_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_131c equ GPDMA2_Channel5_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_1320 equ GPDMA2_Channel5_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_1324 equ GPDMA2_Channel5_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_1328 equ GPDMA2_Channel5_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_134c equ GPDMA2_Channel5_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_1350 equ GPDMA2_Channel6_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_135c equ GPDMA2_Channel6_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_1360 equ GPDMA2_Channel6_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_1364 equ GPDMA2_Channel6_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1390 equ GPDMA2_Channel6_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1394 equ GPDMA2_Channel6_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1398 equ GPDMA2_Channel6_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_139c equ GPDMA2_Channel6_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_13a0 equ GPDMA2_Channel6_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_13a4 equ GPDMA2_Channel6_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_13a8 equ GPDMA2_Channel6_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_13cc equ GPDMA2_Channel6_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4002_13d0 equ GPDMA2_Channel7_CLBAR      | DMA channel x linked-list base address register, Address offset: 0x50 + (x * 0x80)
4002_13dc equ GPDMA2_Channel7_CFCR       | DMA channel x flag clear register, Address offset: 0x5C + (x * 0x80)
4002_13e0 equ GPDMA2_Channel7_CSR        | DMA channel x flag status register, Address offset: 0x60 + (x * 0x80)
4002_13e4 equ GPDMA2_Channel7_CCR        | DMA channel x control register, Address offset: 0x64 + (x * 0x80)
4002_1410 equ GPDMA2_Channel7_CTR1       | DMA channel x transfer register 1, Address offset: 0x90 + (x * 0x80)
4002_1414 equ GPDMA2_Channel7_CTR2       | DMA channel x transfer register 2, Address offset: 0x94 + (x * 0x80)
4002_1418 equ GPDMA2_Channel7_CBR1       | DMA channel x block register 1, Address offset: 0x98 + (x * 0x80)
4002_141c equ GPDMA2_Channel7_CSAR       | DMA channel x source address register, Address offset: 0x9C + (x * 0x80)
4002_1420 equ GPDMA2_Channel7_CDAR       | DMA channel x destination address register, Address offset: 0xA0 + (x * 0x80)
4002_1424 equ GPDMA2_Channel7_CTR3       | DMA channel x transfer register 3, Address offset: 0xA4 + (x * 0x80)
4002_1428 equ GPDMA2_Channel7_CBR2       | DMA channel x block register 2, Address offset: 0xA8 + (x * 0x80)
4002_144c equ GPDMA2_Channel7_CLLR       | DMA channel x linked-list address register, Address offset: 0xCC + (x * 0x80)

4202_0000 equ GPIOA_MODER                | GPIO port mode register, Address offset: 0x00
4202_0004 equ GPIOA_OTYPER               | GPIO port output type register, Address offset: 0x04
4202_0008 equ GPIOA_OSPEEDR              | GPIO port output speed register, Address offset: 0x08
4202_000c equ GPIOA_PUPDR                | GPIO port pull-up/pull-down register, Address offset: 0x0C
4202_0010 equ GPIOA_IDR                  | GPIO port input data register, Address offset: 0x10
4202_0014 equ GPIOA_ODR                  | GPIO port output data register, Address offset: 0x14
4202_0018 equ GPIOA_BSRR                 | GPIO port bit set/reset register, Address offset: 0x18
4202_001c equ GPIOA_LCKR                 | GPIO port configuration lock register, Address offset: 0x1C
4202_0020 equ GPIOA_AFRL                 | GPIO alternate function low register, Address offset: 0x20
4202_0024 equ GPIOA_AFRH                 | GPIO alternate function high register, Address offset: 0x24
4202_0028 equ GPIOA_BRR                  | GPIO Bit Reset register, Address offset: 0x28
4202_002c equ GPIOA_HSLVR                | GPIO high-speed low voltage register, Address offset: 0x2C
4202_0030 equ GPIOA_SECCFGR              | GPIO secure configuration register, Address offset: 0x30

4202_0400 equ GPIOB_MODER                | GPIO port mode register, Address offset: 0x00
4202_0404 equ GPIOB_OTYPER               | GPIO port output type register, Address offset: 0x04
4202_0408 equ GPIOB_OSPEEDR              | GPIO port output speed register, Address offset: 0x08
4202_040c equ GPIOB_PUPDR                | GPIO port pull-up/pull-down register, Address offset: 0x0C
4202_0410 equ GPIOB_IDR                  | GPIO port input data register, Address offset: 0x10
4202_0414 equ GPIOB_ODR                  | GPIO port output data register, Address offset: 0x14
4202_0418 equ GPIOB_BSRR                 | GPIO port bit set/reset register, Address offset: 0x18
4202_041c equ GPIOB_LCKR                 | GPIO port configuration lock register, Address offset: 0x1C
4202_0420 equ GPIOB_AFRL                 | GPIO alternate function low register, Address offset: 0x20
4202_0424 equ GPIOB_AFRH                 | GPIO alternate function high register, Address offset: 0x24
4202_0428 equ GPIOB_BRR                  | GPIO Bit Reset register, Address offset: 0x28
4202_042c equ GPIOB_HSLVR                | GPIO high-speed low voltage register, Address offset: 0x2C
4202_0430 equ GPIOB_SECCFGR              | GPIO secure configuration register, Address offset: 0x30

4202_0800 equ GPIOC_MODER                | GPIO port mode register, Address offset: 0x00
4202_0804 equ GPIOC_OTYPER               | GPIO port output type register, Address offset: 0x04
4202_0808 equ GPIOC_OSPEEDR              | GPIO port output speed register, Address offset: 0x08
4202_080c equ GPIOC_PUPDR                | GPIO port pull-up/pull-down register, Address offset: 0x0C
4202_0810 equ GPIOC_IDR                  | GPIO port input data register, Address offset: 0x10
4202_0814 equ GPIOC_ODR                  | GPIO port output data register, Address offset: 0x14
4202_0818 equ GPIOC_BSRR                 | GPIO port bit set/reset register, Address offset: 0x18
4202_081c equ GPIOC_LCKR                 | GPIO port configuration lock register, Address offset: 0x1C
4202_0820 equ GPIOC_AFRL                 | GPIO alternate function low register, Address offset: 0x20
4202_0824 equ GPIOC_AFRH                 | GPIO alternate function high register, Address offset: 0x24
4202_0828 equ GPIOC_BRR                  | GPIO Bit Reset register, Address offset: 0x28
4202_082c equ GPIOC_HSLVR                | GPIO high-speed low voltage register, Address offset: 0x2C
4202_0830 equ GPIOC_SECCFGR              | GPIO secure configuration register, Address offset: 0x30

4202_0c00 equ GPIOD_MODER                | GPIO port mode register, Address offset: 0x00
4202_0c04 equ GPIOD_OTYPER               | GPIO port output type register, Address offset: 0x04
4202_0c08 equ GPIOD_OSPEEDR              | GPIO port output speed register, Address offset: 0x08
4202_0c0c equ GPIOD_PUPDR                | GPIO port pull-up/pull-down register, Address offset: 0x0C
4202_0c10 equ GPIOD_IDR                  | GPIO port input data register, Address offset: 0x10
4202_0c14 equ GPIOD_ODR                  | GPIO port output data register, Address offset: 0x14
4202_0c18 equ GPIOD_BSRR                 | GPIO port bit set/reset register, Address offset: 0x18
4202_0c1c equ GPIOD_LCKR                 | GPIO port configuration lock register, Address offset: 0x1C
4202_0c20 equ GPIOD_AFRL                 | GPIO alternate function low register, Address offset: 0x20
4202_0c24 equ GPIOD_AFRH                 | GPIO alternate function high register, Address offset: 0x24
4202_0c28 equ GPIOD_BRR                  | GPIO Bit Reset register, Address offset: 0x28
4202_0c2c equ GPIOD_HSLVR                | GPIO high-speed low voltage register, Address offset: 0x2C
4202_0c30 equ GPIOD_SECCFGR              | GPIO secure configuration register, Address offset: 0x30

4202_1c00 equ GPIOH_MODER                | GPIO port mode register, Address offset: 0x00
4202_1c04 equ GPIOH_OTYPER               | GPIO port output type register, Address offset: 0x04
4202_1c08 equ GPIOH_OSPEEDR              | GPIO port output speed register, Address offset: 0x08
4202_1c0c equ GPIOH_PUPDR                | GPIO port pull-up/pull-down register, Address offset: 0x0C
4202_1c10 equ GPIOH_IDR                  | GPIO port input data register, Address offset: 0x10
4202_1c14 equ GPIOH_ODR                  | GPIO port output data register, Address offset: 0x14
4202_1c18 equ GPIOH_BSRR                 | GPIO port bit set/reset register, Address offset: 0x18
4202_1c1c equ GPIOH_LCKR                 | GPIO port configuration lock register, Address offset: 0x1C
4202_1c20 equ GPIOH_AFRL                 | GPIO alternate function low register, Address offset: 0x20
4202_1c24 equ GPIOH_AFRH                 | GPIO alternate function high register, Address offset: 0x24
4202_1c28 equ GPIOH_BRR                  | GPIO Bit Reset register, Address offset: 0x28
4202_1c2c equ GPIOH_HSLVR                | GPIO high-speed low voltage register, Address offset: 0x2C
4202_1c30 equ GPIOH_SECCFGR              | GPIO secure configuration register, Address offset: 0x30

4202_8000 equ ADC1_ISR                   | ADC interrupt and status register, Address offset: 0x00
4202_8004 equ ADC1_IER                   | ADC interrupt enable register, Address offset: 0x04
4202_8008 equ ADC1_CR                    | ADC control register, Address offset: 0x08
4202_800c equ ADC1_CFGR                  | ADC configuration register 1, Address offset: 0x0C
4202_8010 equ ADC1_CFGR2                 | ADC configuration register 2, Address offset: 0x10
4202_8014 equ ADC1_SMPR1                 | ADC sampling time register 1, Address offset: 0x14
4202_8018 equ ADC1_SMPR2                 | ADC sampling time register 2, Address offset: 0x18
4202_8020 equ ADC1_TR1                   | ADC analog watchdog 1 threshold register, Address offset: 0x20
4202_8024 equ ADC1_TR2                   | ADC analog watchdog 2 threshold register, Address offset: 0x24
4202_8028 equ ADC1_TR3                   | ADC analog watchdog 3 threshold register, Address offset: 0x28
4202_8030 equ ADC1_SQR1                  | ADC group regular sequencer register 1, Address offset: 0x30
4202_8034 equ ADC1_SQR2                  | ADC group regular sequencer register 2, Address offset: 0x34
4202_8038 equ ADC1_SQR3                  | ADC group regular sequencer register 3, Address offset: 0x38
4202_803c equ ADC1_SQR4                  | ADC group regular sequencer register 4, Address offset: 0x3C
4202_8040 equ ADC1_DR                    | ADC group regular data register, Address offset: 0x40
4202_804c equ ADC1_JSQR                  | ADC group injected sequencer register, Address offset: 0x4C
4202_8060 equ ADC1_OFR1                  | ADC offset register 1, Address offset: 0x60
4202_8064 equ ADC1_OFR2                  | ADC offset register 2, Address offset: 0x64
4202_8068 equ ADC1_OFR3                  | ADC offset register 3, Address offset: 0x68
4202_806c equ ADC1_OFR4                  | ADC offset register 4, Address offset: 0x6C
4202_8080 equ ADC1_JDR1                  | ADC group injected rank 1 data register, Address offset: 0x80
4202_8084 equ ADC1_JDR2                  | ADC group injected rank 2 data register, Address offset: 0x84
4202_8088 equ ADC1_JDR3                  | ADC group injected rank 3 data register, Address offset: 0x88
4202_808c equ ADC1_JDR4                  | ADC group injected rank 4 data register, Address offset: 0x8C
4202_80a0 equ ADC1_AWD2CR                | ADC analog watchdog 2 configuration register, Address offset: 0xA0
4202_80a4 equ ADC1_AWD3CR                | ADC analog watchdog 3 Configuration Register, Address offset: 0xA4
4202_80b0 equ ADC1_DIFSEL                | ADC differential mode selection register, Address offset: 0xB0
4202_80b4 equ ADC1_CALFACT               | ADC calibration factors, Address offset: 0xB4
4202_80c8 equ ADC1_OR                    | ADC option register, Address offset: 0xC8

4202_8308 equ ADC12_COMMON_CCR           | ADC common configuration register, Address offset: 0x300 + 0x08

4202_8400 equ DAC1_CR                    | DAC control register, Address offset: 0x00
4202_8404 equ DAC1_SWTRIGR               | DAC software trigger register, Address offset: 0x04
4202_8408 equ DAC1_DHR12R1               | DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08
4202_840c equ DAC1_DHR12L1               | DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C
4202_8410 equ DAC1_DHR8R1                | DAC channel1 8-bit right aligned data holding register, Address offset: 0x10
4202_8414 equ DAC1_DHR12R2               | DAC channel2 12-bit right aligned data holding register, Address offset: 0x14
4202_8418 equ DAC1_DHR12L2               | DAC channel2 12-bit left aligned data holding register, Address offset: 0x18
4202_841c equ DAC1_DHR8R2                | DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C
4202_8420 equ DAC1_DHR12RD               | Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20
4202_8424 equ DAC1_DHR12LD               | DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24
4202_8428 equ DAC1_DHR8RD                | DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28
4202_842c equ DAC1_DOR1                  | DAC channel1 data output register, Address offset: 0x2C
4202_8430 equ DAC1_DOR2                  | DAC channel2 data output register, Address offset: 0x30
4202_8434 equ DAC1_SR                    | DAC status register, Address offset: 0x34
4202_8438 equ DAC1_CCR                   | DAC calibration control register, Address offset: 0x38
4202_843c equ DAC1_MCR                   | DAC mode control register, Address offset: 0x3C
4202_8440 equ DAC1_SHSR1                 | DAC Sample and Hold sample time register 1, Address offset: 0x40
4202_8444 equ DAC1_SHSR2                 | DAC Sample and Hold sample time register 2, Address offset: 0x44
4202_8448 equ DAC1_SHHR                  | DAC Sample and Hold hold time register, Address offset: 0x48
4202_844c equ DAC1_SHRR                  | DAC Sample and Hold refresh time register, Address offset: 0x4C
4202_8454 equ DAC1_AUTOCR                | DAC Autonomous mode register, Address offset: 0x54

420c_0400 equ HASH_CR                    | HASH control register, Address offset: 0x00
420c_0404 equ HASH_DIN                   | HASH data input register, Address offset: 0x04
420c_0408 equ HASH_STR                   | HASH start register, Address offset: 0x08
420c_040c equ HASH_HR                    | HASH digest registers, Address offset: 0x0C-0x1C
420c_0420 equ HASH_IMR                   | HASH interrupt enable register, Address offset: 0x20
420c_0424 equ HASH_SR                    | HASH status register, Address offset: 0x24
420c_04f8 equ HASH_CSR                   | HASH context swap registers, Address offset: 0x0F8-0x1CC

420c_0710 equ HASH_DIGEST_HR             | HASH digest registers, Address offset: 0x310-0x32C

420c_0800 equ RNG_CR                     | RNG control register, Address offset: 0x00
420c_0804 equ RNG_SR                     | RNG status register, Address offset: 0x04
420c_0808 equ RNG_DR                     | RNG data register, Address offset: 0x08
420c_080c equ RNG_NSCR                   | RNG noise source control register , Address offset: 0x0C
420c_0810 equ RNG_HTCR                   | RNG health test configuration register, Address offset: 0x10

4400_0410 equ SBS_HDPLCR                 | SBS HDPL Control Register, Address offset: 0x10
4400_0414 equ SBS_HDPLSR                 | SBS HDPL Status Register, Address offset: 0x14
4400_0420 equ SBS_DBGCR                  | SBS Debug Control Register, Address offset: 0x20
4400_0424 equ SBS_DBGLOCKR               | SBS Debug Lock Register, Address offset: 0x24
4400_0500 equ SBS_PMCR                   | SBS Product Mode & Config Register, Address offset: 0x100
4400_0504 equ SBS_FPUIMR                 | SBS FPU Interrupt Mask Register, Address offset: 0x104
4400_0508 equ SBS_MESR                   | SBS Memory Erase Status Register, Address offset: 0x108
4400_0510 equ SBS_CCCSR                  | SBS Compensation Cell Control & Status Register, Address offset: 0x110
4400_0514 equ SBS_CCVALR                 | SBS Compensation Cell Value Register, Address offset: 0x114
4400_0518 equ SBS_CCSWCR                 | SBS Compensation Cell for I/Os sw code Register, Address offset: 0x118
4400_0520 equ SBS_CFGR2                  | SBS Class B Register, Address offset: 0x120
4400_0544 equ SBS_CNSLCKR                | SBS CPU Non-secure Lock Register, Address offset: 0x144
4400_054c equ SBS_ECCNMIR                | SBS FLITF ECC NMI MASK Register, Address offset: 0x14C

4400_2400 equ LPUART1_CR1                | USART Control register 1, Address offset: 0x00
4400_2404 equ LPUART1_CR2                | USART Control register 2, Address offset: 0x04
4400_2408 equ LPUART1_CR3                | USART Control register 3, Address offset: 0x08
4400_240c equ LPUART1_BRR                | USART Baud rate register, Address offset: 0x0C
4400_2410 equ LPUART1_GTPR               | USART Guard time and prescaler register, Address offset: 0x10
4400_2414 equ LPUART1_RTOR               | USART Receiver Time Out register, Address offset: 0x14
4400_2418 equ LPUART1_RQR                | USART Request register, Address offset: 0x18
4400_241c equ LPUART1_ISR                | USART Interrupt and status register, Address offset: 0x1C
4400_2420 equ LPUART1_ICR                | USART Interrupt flag Clear register, Address offset: 0x20
4400_2424 equ LPUART1_RDR                | USART Receive Data register, Address offset: 0x24
4400_2428 equ LPUART1_TDR                | USART Transmit Data register, Address offset: 0x28
4400_242c equ LPUART1_PRESC              | USART Prescaler register, Address offset: 0x2C

4400_3000 equ I3C2_CR                    | I3C Control register, Address offset: 0x00
4400_3004 equ I3C2_CFGR                  | I3C Controller Configuration register, Address offset: 0x04
4400_3010 equ I3C2_RDR                   | I3C Received Data register, Address offset: 0x10
4400_3014 equ I3C2_RDWR                  | I3C Received Data Word register, Address offset: 0x14
4400_3018 equ I3C2_TDR                   | I3C Transmit Data register, Address offset: 0x18
4400_301c equ I3C2_TDWR                  | I3C Transmit Data Word register, Address offset: 0x1C
4400_3020 equ I3C2_IBIDR                 | I3C IBI payload Data register, Address offset: 0x20
4400_3024 equ I3C2_TGTTDR                | I3C Target Transmit register, Address offset: 0x24
4400_3030 equ I3C2_SR                    | I3C Status register, Address offset: 0x30
4400_3034 equ I3C2_SER                   | I3C Status Error register, Address offset: 0x34
4400_3040 equ I3C2_RMR                   | I3C Received Message register, Address offset: 0x40
4400_3050 equ I3C2_EVR                   | I3C Event register, Address offset: 0x50
4400_3054 equ I3C2_IER                   | I3C Interrupt Enable register, Address offset: 0x54
4400_3058 equ I3C2_CEVR                  | I3C Clear Event register, Address offset: 0x58
4400_3060 equ I3C2_DEVR0                 | I3C own Target characteristics register, Address offset: 0x60
4400_3064 equ I3C2_DEVRX                 | I3C Target x (1<=x<=4) register, Address offset: 0x64-0x70
4400_3090 equ I3C2_MAXRLR                | I3C Maximum Read Length register, Address offset: 0x90
4400_3094 equ I3C2_MAXWLR                | I3C Maximum Write Length register, Address offset: 0x94
4400_30a0 equ I3C2_TIMINGR0              | I3C Timing 0 register, Address offset: 0xA0
4400_30a4 equ I3C2_TIMINGR1              | I3C Timing 1 register, Address offset: 0xA4
4400_30a8 equ I3C2_TIMINGR2              | I3C Timing 2 register, Address offset: 0xA8
4400_30c0 equ I3C2_BCR                   | I3C Bus Characteristics register, Address offset: 0xC0
4400_30c4 equ I3C2_DCR                   | I3C Device Characteristics register, Address offset: 0xC4
4400_30c8 equ I3C2_GETCAPR               | I3C GET CAPabilities register, Address offset: 0xC8
4400_30cc equ I3C2_CRCAPR                | I3C Controller CAPabilities register, Address offset: 0xCC
4400_30d0 equ I3C2_GETMXDSR              | I3C GET Max Data Speed register, Address offset: 0xD0
4400_30d4 equ I3C2_EPIDR                 | I3C Extended Provisioned ID register, Address offset: 0xD4

4400_4400 equ LPTIM1_ISR                 | LPTIM Interrupt and Status register, Address offset: 0x00
4400_4404 equ LPTIM1_ICR                 | LPTIM Interrupt Clear register, Address offset: 0x04
4400_4408 equ LPTIM1_DIER                | LPTIM Interrupt Enable register, Address offset: 0x08
4400_440c equ LPTIM1_CFGR                | LPTIM Configuration register, Address offset: 0x0C
4400_4410 equ LPTIM1_CR                  | LPTIM Control register, Address offset: 0x10
4400_4414 equ LPTIM1_CCR1                | LPTIM Capture/Compare register 1, Address offset: 0x14
4400_4418 equ LPTIM1_ARR                 | LPTIM Autoreload register, Address offset: 0x18
4400_441c equ LPTIM1_CNT                 | LPTIM Counter register, Address offset: 0x1C
4400_4424 equ LPTIM1_CFGR2               | LPTIM Configuration register 2, Address offset: 0x24
4400_4428 equ LPTIM1_RCR                 | LPTIM Repetition register, Address offset: 0x28
4400_442c equ LPTIM1_CCMR1               | LPTIM Capture/Compare mode register, Address offset: 0x2C
4400_4434 equ LPTIM1_CCR2                | LPTIM Capture/Compare register 2, Address offset: 0x34

4400_7800 equ RTC_TR                     | RTC time register, Address offset: 0x00
4400_7804 equ RTC_DR                     | RTC date register, Address offset: 0x04
4400_7808 equ RTC_SSR                    | RTC sub second register, Address offset: 0x08
4400_780c equ RTC_ICSR                   | RTC initialization control and status register, Address offset: 0x0C
4400_7810 equ RTC_PRER                   | RTC prescaler register, Address offset: 0x10
4400_7814 equ RTC_WUTR                   | RTC wakeup timer register, Address offset: 0x14
4400_7818 equ RTC_CR                     | RTC control register, Address offset: 0x18
4400_781c equ RTC_PRIVCFGR               | RTC privilege mode control register, Address offset: 0x1C
4400_7824 equ RTC_WPR                    | RTC write protection register, Address offset: 0x24
4400_7828 equ RTC_CALR                   | RTC calibration register, Address offset: 0x28
4400_782c equ RTC_SHIFTR                 | RTC shift control register, Address offset: 0x2C
4400_7830 equ RTC_TSTR                   | RTC time stamp time register, Address offset: 0x30
4400_7834 equ RTC_TSDR                   | RTC time stamp date register, Address offset: 0x34
4400_7838 equ RTC_TSSSR                  | RTC time-stamp sub second register, Address offset: 0x38
4400_7840 equ RTC_ALRMAR                 | RTC alarm A register, Address offset: 0x40
4400_7844 equ RTC_ALRMASSR               | RTC alarm A sub second register, Address offset: 0x44
4400_7848 equ RTC_ALRMBR                 | RTC alarm B register, Address offset: 0x48
4400_784c equ RTC_ALRMBSSR               | RTC alarm B sub second register, Address offset: 0x4C
4400_7850 equ RTC_SR                     | RTC Status register, Address offset: 0x50
4400_7854 equ RTC_MISR                   | RTC masked interrupt status register, Address offset: 0x54
4400_785c equ RTC_SCR                    | RTC status Clear register, Address offset: 0x5C
4400_7860 equ RTC_OR                     | RTC option register, Address offset: 0x60
4400_7870 equ RTC_ALRABINR               | RTC alarm A binary mode register, Address offset: 0x70
4400_7874 equ RTC_ALRBBINR               | RTC alarm B binary mode register, Address offset: 0x74

4400_7c00 equ TAMP_CR1                   | TAMP control register 1, Address offset: 0x00
4400_7c04 equ TAMP_CR2                   | TAMP control register 2, Address offset: 0x04
4400_7c08 equ TAMP_CR3                   | TAMP control register 3, Address offset: 0x08
4400_7c0c equ TAMP_FLTCR                 | TAMP filter control register, Address offset: 0x0C
4400_7c10 equ TAMP_ATCR1                 | TAMP filter control register 1 Address offset: 0x10
4400_7c14 equ TAMP_ATSEEDR               | TAMP active tamper seed register, Address offset: 0x14
4400_7c18 equ TAMP_ATOR                  | TAMP active tamper output register, Address offset: 0x18
4400_7c1c equ TAMP_ATCR2                 | TAMP filter control register 2, Address offset: 0x1C
4400_7c20 equ TAMP_SECCFGR               | TAMP secure mode control register, Address offset: 0x20
4400_7c24 equ TAMP_PRIVCFGR              | TAMP privilege mode control register, Address offset: 0x24
4400_7c2c equ TAMP_IER                   | TAMP interrupt enable register, Address offset: 0x2C
4400_7c30 equ TAMP_SR                    | TAMP status register, Address offset: 0x30
4400_7c34 equ TAMP_MISR                  | TAMP masked interrupt status register, Address offset: 0x34
4400_7c3c equ TAMP_SCR                   | TAMP status clear register, Address offset: 0x3C
4400_7c40 equ TAMP_COUNT1R               | TAMP monotonic counter register, Address offset: 0x40
4400_7c50 equ TAMP_OR                    | TAMP option register, Address offset: 0x50
4400_7c54 equ TAMP_ERCFGR                | TAMP erase configuration register, Address offset: 0x54
4400_7d00 equ TAMP_BKP0R                 | TAMP backup register 0, Address offset: 0x100
4400_7d04 equ TAMP_BKP1R                 | TAMP backup register 1, Address offset: 0x104
4400_7d08 equ TAMP_BKP2R                 | TAMP backup register 2, Address offset: 0x108
4400_7d0c equ TAMP_BKP3R                 | TAMP backup register 3, Address offset: 0x10C
4400_7d10 equ TAMP_BKP4R                 | TAMP backup register 4, Address offset: 0x110
4400_7d14 equ TAMP_BKP5R                 | TAMP backup register 5, Address offset: 0x114
4400_7d18 equ TAMP_BKP6R                 | TAMP backup register 6, Address offset: 0x118
4400_7d1c equ TAMP_BKP7R                 | TAMP backup register 7, Address offset: 0x11C
4400_7d20 equ TAMP_BKP8R                 | TAMP backup register 8, Address offset: 0x120
4400_7d24 equ TAMP_BKP9R                 | TAMP backup register 9, Address offset: 0x124
4400_7d28 equ TAMP_BKP10R                | TAMP backup register 10, Address offset: 0x128
4400_7d2c equ TAMP_BKP11R                | TAMP backup register 11, Address offset: 0x12C
4400_7d30 equ TAMP_BKP12R                | TAMP backup register 12, Address offset: 0x130
4400_7d34 equ TAMP_BKP13R                | TAMP backup register 13, Address offset: 0x134
4400_7d38 equ TAMP_BKP14R                | TAMP backup register 14, Address offset: 0x138
4400_7d3c equ TAMP_BKP15R                | TAMP backup register 15, Address offset: 0x13C
4400_7d40 equ TAMP_BKP16R                | TAMP backup register 16, Address offset: 0x140
4400_7d44 equ TAMP_BKP17R                | TAMP backup register 17, Address offset: 0x144
4400_7d48 equ TAMP_BKP18R                | TAMP backup register 18, Address offset: 0x148
4400_7d4c equ TAMP_BKP19R                | TAMP backup register 19, Address offset: 0x14C
4400_7d50 equ TAMP_BKP20R                | TAMP backup register 20, Address offset: 0x150
4400_7d54 equ TAMP_BKP21R                | TAMP backup register 21, Address offset: 0x154
4400_7d58 equ TAMP_BKP22R                | TAMP backup register 22, Address offset: 0x158
4400_7d5c equ TAMP_BKP23R                | TAMP backup register 23, Address offset: 0x15C
4400_7d60 equ TAMP_BKP24R                | TAMP backup register 24, Address offset: 0x160
4400_7d64 equ TAMP_BKP25R                | TAMP backup register 25, Address offset: 0x164
4400_7d68 equ TAMP_BKP26R                | TAMP backup register 26, Address offset: 0x168
4400_7d6c equ TAMP_BKP27R                | TAMP backup register 27, Address offset: 0x16C
4400_7d70 equ TAMP_BKP28R                | TAMP backup register 28, Address offset: 0x170
4400_7d74 equ TAMP_BKP29R                | TAMP backup register 29, Address offset: 0x174
4400_7d78 equ TAMP_BKP30R                | TAMP backup register 30, Address offset: 0x178
4400_7d7c equ TAMP_BKP31R                | TAMP backup register 31, Address offset: 0x17C

4402_0800 equ PWR_PMCR                   | Power mode control register , Address offset: 0x00
4402_0804 equ PWR_PMSR                   | Power mode status register , Address offset: 0x04
4402_0810 equ PWR_VOSCR                  | Voltage scaling control register , Address offset: 0x10
4402_0814 equ PWR_VOSSR                  | Voltage sacling status register , Address offset: 0x14
4402_0820 equ PWR_BDCR                   | BacKup domain control register , Address offset: 0x20
4402_0824 equ PWR_DBPCR                  | DBP control register, Address offset: 0x24
4402_0828 equ PWR_BDSR                   | BacKup domain status register, Address offset: 0x28
4402_0830 equ PWR_SCCR                   | Supply configuration control register, Address offset: 0x30
4402_0834 equ PWR_VMCR                   | Voltage Monitor Control Register, Address offset: 0x34
4402_083c equ PWR_VMSR                   | Status Register Voltage Monitoring, Address offset: 0x3C
4402_0840 equ PWR_WUSCR                  | WakeUP status clear register, Address offset: 0x40
4402_0844 equ PWR_WUSR                   | WakeUP status Register, Address offset: 0x44
4402_0848 equ PWR_WUCR                   | WakeUP configuration register, Address offset: 0x48
4402_0850 equ PWR_IORETR                 | IO RETention Register, Address offset: 0x50
4402_0904 equ PWR_PRIVCFGR               | Privilege configuration register, Address offset: 0x104

4402_0c00 equ RCC_CR                     | RCC clock control register Address offset: 0x00
4402_0c10 equ RCC_HSICFGR                | RCC HSI Clock Calibration Register, Address offset: 0x10
4402_0c14 equ RCC_CRRCR                  | RCC Clock Recovery RC Register, Address offset: 0x14
4402_0c18 equ RCC_CSICFGR                | RCC CSI Clock Calibration Register, Address offset: 0x18
4402_0c1c equ RCC_CFGR1                  | RCC clock configuration register 1 Address offset: 0x1C
4402_0c20 equ RCC_CFGR2                  | RCC clock configuration register 2 Address offset: 0x20
4402_0c28 equ RCC_PLL1CFGR               | RCC PLL1 Configuration Register Address offset: 0x28
4402_0c2c equ RCC_PLL2CFGR               | RCC PLL2 Configuration Register Address offset: 0x2C
4402_0c34 equ RCC_PLL1DIVR               | RCC PLL1 Dividers Configuration Register Address offset: 0x34
4402_0c38 equ RCC_PLL1FRACR              | RCC PLL1 Fractional Divider Configuration Register Address offset: 0x38
4402_0c3c equ RCC_PLL2DIVR               | RCC PLL2 Dividers Configuration Register Address offset: 0x3C
4402_0c40 equ RCC_PLL2FRACR              | RCC PLL2 Fractional Divider Configuration Register Address offset: 0x40
4402_0c50 equ RCC_CIER                   | RCC Clock Interrupt Enable Register Address offset: 0x50
4402_0c54 equ RCC_CIFR                   | RCC Clock Interrupt Flag Register Address offset: 0x54
4402_0c58 equ RCC_CICR                   | RCC Clock Interrupt Clear Register Address offset: 0x58
4402_0c60 equ RCC_AHB1RSTR               | RCC AHB1 Peripherals Reset Register Address offset: 0x60
4402_0c64 equ RCC_AHB2RSTR               | RCC AHB2 Peripherals Reset Register Address offset: 0x64
4402_0c74 equ RCC_APB1LRSTR              | RCC APB1 Peripherals reset Low Word register Address offset: 0x74
4402_0c78 equ RCC_APB1HRSTR              | RCC APB1 Peripherals reset High Word register Address offset: 0x78
4402_0c7c equ RCC_APB2RSTR               | RCC APB2 Peripherals Reset Register Address offset: 0x7C
4402_0c80 equ RCC_APB3RSTR               | RCC APB3 Peripherals Reset Register Address offset: 0x80
4402_0c88 equ RCC_AHB1ENR                | RCC AHB1 Peripherals Clock Enable Register Address offset: 0x88
4402_0c8c equ RCC_AHB2ENR                | RCC AHB2 Peripherals Clock Enable Register Address offset: 0x8C
4402_0c9c equ RCC_APB1LENR               | RCC APB1 Peripherals clock Enable Low Word register Address offset: 0x9C
4402_0ca0 equ RCC_APB1HENR               | RCC APB1 Peripherals clock Enable High Word register Address offset: 0xA0
4402_0ca4 equ RCC_APB2ENR                | RCC APB2 Peripherals Clock Enable Register Address offset: 0xA4
4402_0ca8 equ RCC_APB3ENR                | RCC APB3 Peripherals Clock Enable Register Address offset: 0xA8
4402_0cb0 equ RCC_AHB1LPENR              | RCC AHB1 Peripheral sleep clock Register Address offset: 0xB0
4402_0cb4 equ RCC_AHB2LPENR              | RCC AHB2 Peripheral sleep clock Register Address offset: 0xB4
4402_0cc4 equ RCC_APB1LLPENR             | RCC APB1 Peripherals sleep clock Low Word Register Address offset: 0xC4
4402_0cc8 equ RCC_APB1HLPENR             | RCC APB1 Peripherals sleep clock High Word Register Address offset: 0xC8
4402_0ccc equ RCC_APB2LPENR              | RCC APB2 Peripherals sleep clock Register Address offset: 0xCC
4402_0cd0 equ RCC_APB3LPENR              | RCC APB3 Peripherals Clock Low Power Enable Register Address offset: 0xD0
4402_0cd8 equ RCC_CCIPR1                 | RCC IPs Clocks Configuration Register 1 Address offset: 0xD8
4402_0cdc equ RCC_CCIPR2                 | RCC IPs Clocks Configuration Register 2 Address offset: 0xDC
4402_0ce0 equ RCC_CCIPR3                 | RCC IPs Clocks Configuration Register 3 Address offset: 0xE0
4402_0ce4 equ RCC_CCIPR4                 | RCC IPs Clocks Configuration Register 4 Address offset: 0xE4
4402_0ce8 equ RCC_CCIPR5                 | RCC IPs Clocks Configuration Register 5 Address offset: 0xE8
4402_0cf0 equ RCC_BDCR                   | RCC VSW Backup Domain & V33 Domain Control Register Address offset: 0xF0
4402_0cf4 equ RCC_RSR                    | RCC Reset status Register Address offset: 0xF4
4402_0d14 equ RCC_PRIVCFGR               | RCC Privilege configuration register Address offset: 0x114

4402_2000 equ EXTI_RTSR1                 | EXTI Rising Trigger Selection Register 1, Address offset: 0x00
4402_2004 equ EXTI_FTSR1                 | EXTI Falling Trigger Selection Register 1, Address offset: 0x04
4402_2008 equ EXTI_SWIER1                | EXTI Software Interrupt event Register 1, Address offset: 0x08
4402_200c equ EXTI_RPR1                  | EXTI Rising Pending Register 1, Address offset: 0x0C
4402_2010 equ EXTI_FPR1                  | EXTI Falling Pending Register 1, Address offset: 0x10
4402_2018 equ EXTI_PRIVCFGR1             | EXTI Privilege Configuration Register 1, Address offset: 0x18
4402_2020 equ EXTI_RTSR2                 | EXTI Rising Trigger Selection Register 2, Address offset: 0x20
4402_2024 equ EXTI_FTSR2                 | EXTI Falling Trigger Selection Register 2, Address offset: 0x24
4402_2028 equ EXTI_SWIER2                | EXTI Software Interrupt event Register 2, Address offset: 0x28
4402_202c equ EXTI_RPR2                  | EXTI Rising Pending Register 2, Address offset: 0x2C
4402_2030 equ EXTI_FPR2                  | EXTI Falling Pending Register 2, Address offset: 0x30
4402_2038 equ EXTI_PRIVCFGR2             | EXTI Privilege Configuration Register 2, Address offset: 0x38
4402_2060 equ EXTI_EXTICR1               | external interrupt configuration register 1
4402_2064 equ EXTI_EXTICR2               | external interrupt configuration register 2
4402_2068 equ EXTI_EXTICR3               | external interrupt configuration register 3
4402_206c equ EXTI_EXTICR4               | external interrupt configuration register 4
4402_2080 equ EXTI_IMR1                  | EXTI Interrupt Mask Register 1, Address offset: 0x80
4402_2084 equ EXTI_EMR1                  | EXTI Event Mask Register 1, Address offset: 0x84
4402_2090 equ EXTI_IMR2                  | EXTI Interrupt Mask Register 2, Address offset: 0x90
4402_2094 equ EXTI_EMR2                  | EXTI Event Mask Register 2, Address offset: 0x94

4402_4000 equ DBGMCU_IDCODE              | MCU device ID code, Address offset: 0x00
4402_4004 equ DBGMCU_CR                  | Debug MCU configuration register, Address offset: 0x04
4402_4008 equ DBGMCU_APB1FZR1            | Debug MCU APB1 freeze register 1, Address offset: 0x08
4402_400c equ DBGMCU_APB1FZR2            | Debug MCU APB1 freeze register 2, Address offset: 0x0C
4402_4010 equ DBGMCU_APB2FZR             | Debug MCU APB2 freeze register, Address offset: 0x10
4402_4014 equ DBGMCU_APB3FZR             | Debug MCU APB3 freeze register, Address offset: 0x14
4402_4020 equ DBGMCU_AHB1FZR             | Debug MCU AHB1 freeze register, Address offset: 0x20
4402_40fc equ DBGMCU_SR                  | Debug MCU SR register, Address offset: 0xFC
4402_4100 equ DBGMCU_DBG_AUTH_HOST       | Debug DBG_AUTH_HOST register, Address offset: 0x100
4402_4104 equ DBGMCU_DBG_AUTH_DEV        | Debug DBG_AUTH_DEV register, Address offset: 0x104
4402_4108 equ DBGMCU_DBG_AUTH_ACK        | Debug DBG_AUTH_ACK register, Address offset: 0x108
4402_4fd0 equ DBGMCU_PIDR4               | Debug MCU Peripheral ID register 4, Address offset: 0xFD0
4402_4fd4 equ DBGMCU_PIDR5               | Debug MCU Peripheral ID register 5, Address offset: 0xFD4
4402_4fd8 equ DBGMCU_PIDR6               | Debug MCU Peripheral ID register 6, Address offset: 0xFD8
4402_4fdc equ DBGMCU_PIDR7               | Debug MCU Peripheral ID register 7, Address offset: 0xFDC
4402_4fe0 equ DBGMCU_PIDR0               | Debug MCU Peripheral ID register 0, Address offset: 0xFE0
4402_4fe4 equ DBGMCU_PIDR1               | Debug MCU Peripheral ID register 1, Address offset: 0xFE4
4402_4fe8 equ DBGMCU_PIDR2               | Debug MCU Peripheral ID register 2, Address offset: 0xFE8
4402_4fec equ DBGMCU_PIDR3               | Debug MCU Peripheral ID register 3, Address offset: 0xFEC
4402_4ff0 equ DBGMCU_CIDR0               | Debug MCU Component ID register 0, Address offset: 0xFF0
4402_4ff4 equ DBGMCU_CIDR1               | Debug MCU Component ID register 1, Address offset: 0xFF4
4402_4ff8 equ DBGMCU_CIDR2               | Debug MCU Component ID register 2, Address offset: 0xFF8
4402_4ffc equ DBGMCU_CIDR3               | Debug MCU Component ID register 3, Address offset: 0xFFC
