<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.148</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.148</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.148</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.852</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.852</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.852</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.852</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>14</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>514</FF>
      <LATCH>0</LATCH>
      <LUT>933</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="feedforward" DISPNAME="inst" RTLNAME="feedforward">
      <SubModules count="25">control_s_axi_U grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146 grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152 grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168 grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176 grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191 grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196 grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159 grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185 grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139 grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120 layer1_activations_2_U layer1_activations_U layer2_activations_4_U layer2_activations_5_U layer2_activations_6_U layer2_activations_U layer3_activations_U regslice_both_input_stream_V_data_V_U regslice_both_output_stream_V_data_V_U regslice_both_output_stream_V_dest_V_U regslice_both_output_stream_V_keep_V_U regslice_both_output_stream_V_last_V_U regslice_both_output_stream_V_strb_V_U regslice_both_output_stream_V_user_V_U</SubModules>
      <Resources BRAM="14" FF="514" LUT="933"/>
      <LocalResources FF="65"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="feedforward_control_s_axi">
      <Resources FF="25" LUT="27"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_103_2" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_103_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="32" LUT="67"/>
      <LocalResources FF="30" LUT="43"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_110_3" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_110_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="24" LUT="31"/>
      <LocalResources FF="22" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_122_4" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_122_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="21" LUT="99"/>
      <LocalResources FF="19" LUT="85"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_129_5" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_129_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="54" LUT="70"/>
      <LocalResources FF="52" LUT="51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_139_6" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_139_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="24" LUT="35"/>
      <LocalResources FF="22" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_148_7" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_148_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="38" LUT="36"/>
      <LocalResources FF="36" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_48_11" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_11">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="19" LUT="54"/>
      <LocalResources FF="17" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_48_12" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_12">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="17" LUT="29"/>
      <LocalResources FF="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_48_1" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="24" LUT="127"/>
      <LocalResources FF="22" LUT="101"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_92_1" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_92_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="24" LUT="28"/>
      <LocalResources FF="22" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_2_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_2_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_2_U" SOURCE="bnn.cpp:83" STORAGESIZE="32 392 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:83" STORAGESIZE="32 392 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_4_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_4_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="28"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_4_U" SOURCE="bnn.cpp:84" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_5_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_5_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="28"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_5_U" SOURCE="bnn.cpp:84" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_6_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_6_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="29"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_6_U" SOURCE="bnn.cpp:84" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="28"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:84" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer3_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer3_activations_RAM_AUTO_1R1W" DISPNAME="layer3_activations_U" RTLNAME="feedforward_layer3_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="36"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:85" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="53" LUT="42"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="53" LUT="34"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_dest_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_dest_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="19" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_keep_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_last_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_strb_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_user_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_user_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="7" LUT="6"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.158" DATAPATH_LOGIC_DELAY="2.235" DATAPATH_NET_DELAY="4.923" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]/D" LOGIC_LEVELS="8" MAX_FANOUT="78" SLACK="2.852" STARTPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]/C">
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[7]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3273" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_34" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_17" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/icmp_ln20_reg_4952[0]_i_14" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward.v" LINE_NUMBER="9" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3424" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3424" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3424" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/icmp_ln20_reg_4952_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3303" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.921" DATAPATH_LOGIC_DELAY="1.201" DATAPATH_NET_DELAY="3.720" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/R" LOGIC_LEVELS="4" MAX_FANOUT="83" SLACK="4.471" STARTPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C">
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3273" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward.v" LINE_NUMBER="9" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3426" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_control_s_axi.v" LINE_NUMBER="116" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.921" DATAPATH_LOGIC_DELAY="1.201" DATAPATH_NET_DELAY="3.720" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]/R" LOGIC_LEVELS="4" MAX_FANOUT="83" SLACK="4.471" STARTPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C">
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3273" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward.v" LINE_NUMBER="9" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3426" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_control_s_axi.v" LINE_NUMBER="116" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.921" DATAPATH_LOGIC_DELAY="1.201" DATAPATH_NET_DELAY="3.720" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]/R" LOGIC_LEVELS="4" MAX_FANOUT="83" SLACK="4.471" STARTPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C">
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3273" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward.v" LINE_NUMBER="9" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3426" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_control_s_axi.v" LINE_NUMBER="116" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.921" DATAPATH_LOGIC_DELAY="1.201" DATAPATH_NET_DELAY="3.720" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]/R" LOGIC_LEVELS="4" MAX_FANOUT="83" SLACK="4.471" STARTPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]/C">
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[5]_i_4" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3273" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward.v" LINE_NUMBER="9" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3426" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/x_1_fu_1686[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="feedforward_control_s_axi.v" LINE_NUMBER="116" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/x_1_fu_1686_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v" LINE_NUMBER="3294" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/feedforward_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/feedforward_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/feedforward_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/feedforward_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/feedforward_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/feedforward_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/feedforward_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Jun 13 14:44:45 -0700 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="bnn_hls"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

