// Generated by CIRCT firtool-1.114.1
module ControlUnit(	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7
  output       io_pcMuxSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
               io_regWriteEnable,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  output [2:0] io_immSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  output       io_executePortASel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
               io_executePortBSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  output [3:0] io_aluOpSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
               io_compOpSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
               io_lsType,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  output       io_dataMemWriteEnable,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  output [2:0] io_regWriteDataSel,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  input  [6:0] io_opCode,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  input  [2:0] io_funct3,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
  input        io_funct7Bit5,	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
               io_branchEnable	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:15:16
);

  wire [7:0][3:0]  _GEN = '{4'h0, 4'h0, 4'h2, 4'h4, 4'h0, 4'h0, 4'h1, 4'h3};
  wire [15:0][3:0] _GEN_0 =
    '{4'hF,
      4'hF,
      4'h7,
      4'hF,
      4'hF,
      4'hF,
      4'hF,
      4'h1,
      4'h2,
      4'h3,
      4'h6,
      4'h4,
      4'hF,
      4'hF,
      4'h5,
      4'h0};
  wire             _GEN_1 = io_opCode == 7'h33;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:45:24
  wire [3:0]       v = {io_funct7Bit5, io_funct3};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:58:28
  wire             _GEN_2 = v == 4'h2;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:58:28, :77:24
  wire             _GEN_3 = v == 4'h3;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:58:28, :83:24
  wire             _GEN_4 = v == 4'h7 | v == 4'h6 | v == 4'hD | v == 4'h5 | v == 4'h4;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:58:28, :83:43, :89:{24,43}, :91:34, :95:{24,43}, :97:34, :101:{24,43}, :103:34, :107:{24,43}, :109:34, :113:{24,43}, :115:34
  wire             _GEN_5 = io_opCode == 7'h63;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:124:24
  wire             _GEN_6 = io_funct3 == 3'h0;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:136:32
  wire [3:0]       _GEN_7 = {~_GEN_6, 3'h0};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:134:30, :136:{32,50}, :137:34
  wire             _GEN_8 = io_funct3 == 3'h1;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:139:32
  wire [7:0][3:0]  _GEN_9 =
    {{4'h3}, {4'h2}, {4'h5}, {4'h4}, {_GEN_7}, {_GEN_7}, {4'h1}, {_GEN_7}};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:134:30, :136:50, :137:34, :139:{32,50}, :140:34, :142:{32,50}, :143:34, :145:{32,50}, :146:34, :148:{32,50}, :149:34, :151:{32,50}, :152:34
  wire             _GEN_10 = io_opCode == 7'h23;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:160:24
  wire             _GEN_11 = _GEN_10 | _GEN_5;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:45:58, :124:{24,58}, :126:31, :160:{24,58}, :162:31
  wire             _GEN_12 = io_funct3 == 3'h2;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:179:32
  wire             _GEN_13 = io_opCode == 7'h67;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:187:24
  wire             _GEN_14 = io_opCode == 7'h3;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:199:24
  wire             _GEN_15 = _GEN_14 | _GEN_13 | _GEN_10;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:124:58, :160:{24,58}, :164:32, :187:{24,63}, :191:32, :199:{24,63}, :203:32
  wire             _GEN_16 = _GEN_14 | _GEN_13 | _GEN_11;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:45:58, :124:58, :126:31, :129:32, :160:58, :162:31, :165:32, :187:{24,63}, :192:32, :199:{24,63}, :204:32
  wire             _GEN_17 = io_opCode == 7'h13;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:232:24
  wire             _GEN_18 = _GEN_17 | _GEN_14 | _GEN_13;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:160:58, :187:{24,63}, :189:31, :199:{24,63}, :201:31, :232:{24,62}, :234:31
  wire             _GEN_19 = io_funct3 == 3'h3;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:257:32
  wire             _GEN_20 = _GEN_19 | _GEN_12;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:179:32, :245:50, :251:50, :252:33, :257:{32,50}, :258:33
  wire [3:0]       _GEN_21 = {4{_GEN_20 | ~_GEN_6}};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:134:30, :136:{32,50}, :137:34, :245:50, :251:50, :252:33, :257:50, :258:33
  wire [7:0][3:0]  _GEN_22 =
    {{4'h2},
     {4'h3},
     {{3'h3, io_funct7Bit5}},
     {4'h4},
     {_GEN_21},
     {_GEN_21},
     {4'h5},
     {_GEN_21}};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:139:32, :142:32, :145:32, :148:32, :151:32, :245:50, :251:50, :252:33, :257:50, :258:33, :263:50, :264:33, :269:50, :270:33, :275:50, :276:33, :281:50, :282:33, :287:50, :288:33
  wire             _GEN_23 =
    io_funct3 == 3'h5 | _GEN_8 | (&io_funct3) | io_funct3 == 3'h6 | io_funct3 == 3'h4;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:139:32, :142:32, :145:32, :148:32, :151:32, :257:50, :263:50, :265:34, :269:50, :271:34, :275:50, :277:34, :281:50, :283:34, :287:50, :289:34
  wire             _GEN_24 = io_opCode == 7'hF;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:298:24
  wire             _GEN_25 = io_opCode == 7'h73;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:310:24
  wire             _GEN_26 = _GEN_25 | _GEN_24;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:232:62, :298:{24,64}, :300:31, :310:{24,64}, :312:31
  wire             _GEN_27 = _GEN_25 | _GEN_24 | _GEN_18;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:160:58, :187:63, :189:31, :190:23, :199:63, :201:31, :202:23, :232:62, :234:31, :235:23, :298:{24,64}, :301:23, :310:{24,64}, :313:23
  wire             _GEN_28 = io_opCode == 7'h37;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:322:24
  wire             _GEN_29 = _GEN_28 | _GEN_26;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:232:62, :298:64, :300:31, :303:32, :310:64, :312:31, :315:32, :322:{24,62}, :327:32
  wire             _GEN_30 = io_opCode == 7'h17;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:334:24
  wire             _GEN_31 = _GEN_30 | _GEN_28;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:310:64, :322:{24,62}, :324:31, :334:{24,64}, :336:31
  wire             _GEN_32 = io_opCode == 7'h6F;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:346:24
  wire             _GEN_33 = _GEN_32 | _GEN_31;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:310:64, :322:62, :324:31, :334:64, :336:31, :346:{24,58}, :348:31
  wire             _GEN_34 = _GEN_32 | _GEN_30 | _GEN_29;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:232:62, :298:64, :303:32, :310:64, :315:32, :322:62, :327:32, :334:{24,64}, :339:32, :346:{24,58}, :351:32
  assign io_pcMuxSel =
    _GEN_32 | ~(_GEN_30 | _GEN_28 | _GEN_25 | _GEN_24 | _GEN_17 | _GEN_14)
    & (_GEN_13 | ~_GEN_10 & _GEN_5 & io_branchEnable);	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :45:58, :124:{24,58}, :125:25, :160:{24,58}, :161:25, :187:{24,63}, :188:25, :199:{24,63}, :200:25, :232:{24,62}, :233:25, :298:{24,64}, :299:25, :310:{24,64}, :311:25, :322:{24,62}, :323:25, :334:{24,64}, :335:25, :346:{24,58}, :347:25
  assign io_regWriteEnable = _GEN_33 | ~_GEN_26 & (_GEN_18 | ~_GEN_11 & _GEN_1);	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :45:{24,58}, :124:58, :126:31, :160:58, :162:31, :187:63, :189:31, :199:63, :201:31, :232:62, :234:31, :298:64, :300:31, :310:64, :312:31, :322:62, :324:31, :334:64, :336:31, :346:58, :348:31
  assign io_immSel =
    _GEN_32 ? 3'h4 : _GEN_31 ? 3'h2 : _GEN_27 ? 3'h3 : _GEN_10 ? 3'h1 : {~_GEN_5, 2'h0};	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :45:58, :124:{24,58}, :127:23, :160:{24,58}, :163:23, :187:63, :190:23, :199:63, :202:23, :232:62, :235:23, :298:64, :301:23, :310:64, :313:23, :322:62, :324:31, :325:23, :334:64, :336:31, :337:23, :346:{24,58}, :349:23
  assign io_executePortASel =
    ~_GEN_33 & (_GEN_25 | _GEN_24 | _GEN_17 | _GEN_15 | ~_GEN_5 & _GEN_1);	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :45:{24,58}, :124:{24,58}, :127:23, :128:32, :160:58, :164:32, :187:63, :191:32, :199:63, :203:32, :232:{24,62}, :236:32, :298:{24,64}, :302:32, :310:{24,64}, :314:32, :322:62, :324:31, :326:32, :334:64, :336:31, :338:32, :346:58, :348:31, :350:32
  assign io_executePortBSel =
    ~_GEN_34
    & (_GEN_17
         ? ~_GEN_23 & (_GEN_19 | _GEN_12)
         : ~_GEN_16 & _GEN_1 & (_GEN_4 | ~_GEN_3 & v != 4'h2));	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :38:28, :45:{24,58}, :58:28, :71:43, :77:{24,43}, :80:40, :83:{24,43}, :86:40, :89:43, :91:34, :92:40, :95:43, :97:34, :98:40, :101:43, :103:34, :104:40, :107:43, :109:34, :110:40, :113:43, :115:34, :116:40, :124:58, :129:32, :160:58, :165:32, :179:32, :187:63, :192:32, :199:63, :204:32, :232:{24,62}, :251:50, :257:{32,50}, :260:40, :263:50, :265:34, :266:40, :269:50, :271:34, :272:40, :275:50, :277:34, :278:40, :281:50, :283:34, :284:40, :287:50, :289:34, :290:40, :298:64, :303:32, :310:64, :315:32, :322:62, :327:32, :334:64, :339:32, :346:58, :351:32
  assign io_aluOpSel =
    _GEN_32 | _GEN_30
      ? 4'h0
      : _GEN_29
          ? 4'hF
          : _GEN_17 ? _GEN_22[io_funct3] : _GEN_16 ? 4'h0 : _GEN_1 ? _GEN_0[v] : 4'hF;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :39:21, :45:{24,58}, :58:28, :107:43, :113:43, :114:33, :124:58, :129:32, :130:25, :139:32, :142:32, :145:32, :148:32, :151:32, :160:58, :165:32, :166:25, :187:63, :192:32, :193:25, :199:63, :204:32, :205:25, :232:{24,62}, :257:50, :263:50, :264:33, :269:50, :270:33, :275:50, :276:33, :281:50, :282:33, :287:50, :288:33, :298:64, :303:32, :304:25, :310:64, :315:32, :316:25, :322:62, :327:32, :328:25, :334:{24,64}, :340:25, :346:{24,58}, :352:25
  assign io_compOpSel =
    _GEN_34
      ? 4'h8
      : _GEN_17
          ? (_GEN_23 ? 4'h8 : _GEN_19 ? 4'h2 : _GEN_12 ? 4'h4 : 4'h8)
          : _GEN_15
              ? 4'h8
              : _GEN_5
                  ? _GEN_9[io_funct3]
                  : ~_GEN_1 | _GEN_4 ? 4'h8 : _GEN_3 ? 4'h2 : _GEN_2 ? 4'h4 : 4'h8;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :40:22, :45:{24,58}, :71:43, :77:{24,43}, :79:34, :83:{24,43}, :85:34, :89:43, :91:34, :95:43, :97:34, :101:43, :103:34, :107:43, :109:34, :113:43, :115:34, :124:{24,58}, :136:50, :139:{32,50}, :140:34, :142:{32,50}, :143:34, :145:{32,50}, :146:34, :148:{32,50}, :149:34, :151:{32,50}, :152:34, :160:58, :164:32, :167:26, :179:32, :187:63, :191:32, :194:26, :199:63, :203:32, :206:26, :232:{24,62}, :245:50, :251:50, :253:34, :257:{32,50}, :259:34, :263:50, :265:34, :269:50, :271:34, :275:50, :277:34, :281:50, :283:34, :287:50, :289:34, :298:64, :303:32, :305:26, :310:64, :315:32, :317:26, :322:62, :327:32, :329:26, :334:64, :339:32, :341:26, :346:58, :351:32, :353:26
  assign io_lsType =
    _GEN_32 | _GEN_30 | _GEN_28 | _GEN_25 | _GEN_24 | _GEN_17
      ? 4'h8
      : _GEN_14
          ? _GEN[io_funct3]
          : _GEN_13 | ~_GEN_10
              ? 4'h8
              : _GEN_12 ? 4'h5 : _GEN_8 ? 4'h6 : _GEN_6 ? 4'h7 : 4'h8;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :124:58, :136:32, :139:32, :160:{24,58}, :161:25, :171:27, :173:50, :174:31, :176:50, :177:31, :179:{32,50}, :180:31, :187:{24,63}, :195:23, :199:{24,63}, :221:50, :224:50, :225:31, :232:{24,62}, :294:27, :298:{24,64}, :306:23, :310:{24,64}, :318:23, :322:{24,62}, :330:23, :334:{24,64}, :342:23, :346:{24,58}, :354:23
  assign io_dataMemWriteEnable = ~(_GEN_32 | _GEN_30 | _GEN_28 | _GEN_27) & _GEN_10;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :160:{24,58}, :187:63, :190:23, :196:35, :199:63, :202:23, :229:35, :232:62, :235:23, :295:39, :298:64, :301:23, :307:35, :310:64, :313:23, :319:35, :322:{24,62}, :331:35, :334:{24,64}, :343:35, :346:{24,58}, :355:35
  assign io_regWriteDataSel =
    _GEN_32
      ? 3'h4
      : _GEN_30
          ? 3'h1
          : _GEN_28
              ? 3'h3
              : _GEN_26
                  ? 3'h5
                  : _GEN_17
                      ? (_GEN_23 | ~_GEN_20 ? 3'h1 : 3'h2)
                      : _GEN_14
                          ? 3'h0
                          : _GEN_13
                              ? 3'h4
                              : _GEN_11 | ~_GEN_1
                                  ? 3'h5
                                  : _GEN_4 | ~(_GEN_3 | _GEN_2) ? 3'h1 : 3'h2;	// src/main/scala/top/srcres258/ysyx/npc/ControlUnit.scala:9:7, :40:22, :45:{24,58}, :71:43, :77:{24,43}, :78:33, :83:{24,43}, :84:33, :89:43, :91:34, :93:40, :95:43, :97:34, :99:40, :101:43, :103:34, :105:40, :107:43, :109:34, :111:40, :113:43, :115:34, :117:40, :124:58, :126:31, :158:32, :160:58, :162:31, :185:32, :187:{24,63}, :197:32, :199:{24,63}, :230:32, :232:{24,62}, :245:50, :251:50, :252:33, :257:50, :258:33, :263:50, :265:34, :267:40, :269:50, :271:34, :273:40, :275:50, :277:34, :279:40, :281:50, :283:34, :285:40, :287:50, :289:34, :291:40, :298:64, :300:31, :308:32, :310:64, :312:31, :320:32, :322:{24,62}, :332:32, :334:{24,64}, :344:32, :346:{24,58}, :356:32
endmodule

