// Seed: 2021399044
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output tri0  id_4
);
  wire id_6;
  assign id_4 = id_0;
  assign id_4 = 1;
  uwire id_7, id_8;
  assign id_4 = id_7 != 1'h0;
endmodule
module module_0 (
    output logic id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3
);
  wire module_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1;
  timeunit 1ps;
  always id_0 <= #1 1;
endmodule
