TimeQuest Timing Analyzer report for VGA
Mon Aug 06 20:33:39 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 36. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 37. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 38. Slow 1200mV 0C Model Setup: 'clk'
 39. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 40. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 41. Slow 1200mV 0C Model Hold: 'clk'
 42. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 58. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 60. Fast 1200mV 0C Model Setup: 'clk'
 61. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 62. Fast 1200mV 0C Model Hold: 'clk'
 63. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 64. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
; Escrever:Escrever|state.enviar_dado ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.enviar_dado } ;
; Escrever:Escrever|state.idle        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.idle }        ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -3.183 ; -3.183        ;
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -99.070       ;
; Escrever:Escrever|state.enviar_dado ; -0.657 ; -5.412        ;
; clk                                 ; -0.072 ; -0.072        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.209 ; -0.344        ;
; Escrever:Escrever|state.enviar_dado ; -0.141 ; -1.001        ;
; clk                                 ; 0.009  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.780  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.idle        ; 0.422  ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.454  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -3.183 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.747     ; 0.791      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.475 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.395      ;
; -2.473 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.393      ;
; -2.291 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.211      ;
; -2.291 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.211      ;
; -2.283 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.203      ;
; -2.210 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.130      ;
; -2.166 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.086      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.141 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.061      ;
; -2.137 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.057      ;
; -2.135 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.055      ;
; -2.120 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.040      ;
; -2.115 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.035      ;
; -2.099 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.019      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.073 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.992      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.071 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.966      ;
; -2.042 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.962      ;
; -2.034 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.954      ;
; -1.990 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.910      ;
; -1.986 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.906      ;
; -1.986 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.906      ;
; -1.982 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.902      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.959 ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.879      ;
; -1.942 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.861      ;
; -1.940 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.860      ;
; -1.913 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.833      ;
; -1.900 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.820      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
; -1.896 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.815      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                             ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.657 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.008      ; 1.168      ;
; -0.625 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.008      ; 1.127      ;
; -0.614 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.010      ; 1.127      ;
; -0.613 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.009      ; 1.125      ;
; -0.383 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.259      ; 0.990      ;
; -0.379 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.258      ; 0.993      ;
; -0.376 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.259      ; 0.993      ;
; -0.375 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.258      ; 0.989      ;
; -0.355 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.257      ; 0.960      ;
; -0.354 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.257      ; 0.959      ;
; -0.342 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.258      ; 0.958      ;
; -0.339 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.258      ; 0.954      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.072 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.846      ; 2.670      ;
; 0.489  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.846      ; 2.609      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.209 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 2.705      ;
; -0.123 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 2.791      ;
; -0.006 ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.145      ; 1.903      ;
; -0.003 ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.138      ; 1.899      ;
; -0.003 ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.138      ; 1.899      ;
; 0.059  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 2.983      ;
; 0.074  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 2.998      ;
; 0.140  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 2.554      ;
; 0.258  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 2.672      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.319  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.431      ; 3.243      ;
; 0.452  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Escrever:Escrever|state.termina       ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.746      ;
; 0.481  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 2.905      ;
; 0.508  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.801      ;
; 0.529  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 2.953      ;
; 0.716  ; Escrever:Escrever|contador[11]        ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.010      ;
; 0.725  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.017      ;
; 0.745  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.041      ;
; 0.748  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.041      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.759  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.431      ; 3.183      ;
; 0.762  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.766  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.059      ;
; 0.769  ; Escrever:Escrever|contador[3]         ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.063      ;
; 0.769  ; Escrever:Escrever|contador[1]         ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.063      ;
; 0.769  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.063      ;
; 0.770  ; Escrever:Escrever|contador[9]         ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.064      ;
; 0.771  ; Escrever:Escrever|contador[7]         ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.771  ; Escrever:Escrever|contador[5]         ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.771  ; Escrever:Escrever|contador[4]         ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.771  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.772  ; Escrever:Escrever|contador[2]         ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.772  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.773  ; Escrever:Escrever|contador[10]        ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.067      ;
; 0.773  ; Escrever:Escrever|contador[6]         ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.067      ;
; 0.774  ; Escrever:Escrever|contador[8]         ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.068      ;
; 0.776  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.070      ;
; 0.780  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.421      ;
; 0.780  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.073      ;
; 0.793  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.086      ;
; 0.795  ; Escrever:Escrever|contador[0]         ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.089      ;
; 0.808  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.449      ;
; 0.905  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.197      ;
; 0.932  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.226      ;
; 0.940  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.233      ;
; 0.987  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.280      ;
; 1.017  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.658      ;
; 1.023  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.317      ;
; 1.046  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.338      ;
; 1.055  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.349      ;
; 1.057  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.698      ;
; 1.061  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.355      ;
; 1.073  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.714      ;
; 1.078  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.719      ;
; 1.085  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.726      ;
; 1.092  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.733      ;
; 1.100  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.100  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.387      ; 1.742      ;
; 1.107  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.401      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.141 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.532      ; 0.911      ;
; -0.139 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.531      ; 0.912      ;
; -0.138 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.531      ; 0.913      ;
; -0.136 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.532      ; 0.916      ;
; -0.113 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.533      ; 0.940      ;
; -0.112 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.533      ; 0.941      ;
; -0.111 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.531      ; 0.940      ;
; -0.111 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.531      ; 0.940      ;
; 0.276  ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.273      ; 1.069      ;
; 0.286  ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.273      ; 1.079      ;
; 0.293  ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.271      ; 1.084      ;
; 0.331  ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.271      ; 1.122      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.009 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.914      ; 2.426      ;
; 0.572 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.914      ; 2.489      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.780 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.599     ; 0.691      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.174  ; 0.409        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.174  ; 0.409        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.176  ; 0.411        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.191  ; 0.426        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.192  ; 0.427        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                     ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.626 ; 3.958 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -2.859 ; -3.069 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.161 ; 7.285 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.580 ; 7.380 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.580 ; 7.380 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.306 ; 7.207 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.278 ; 7.127 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.329 ; 7.440 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.881 ; 7.001 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.998 ; 6.851 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.288 ; 7.094 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.020 ; 6.923 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.998 ; 6.851 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.043 ; 7.150 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -2.862 ; -2.862        ;
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -87.822       ;
; Escrever:Escrever|state.enviar_dado ; -0.645 ; -5.435        ;
; clk                                 ; -0.014 ; -0.014        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.enviar_dado ; -0.056 ; -0.341        ;
; divisor_clock:divisor_clock|clk_out ; -0.056 ; -0.089        ;
; clk                                 ; 0.014  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.588  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.enviar_dado ; 0.328  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.437  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -2.862 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.589     ; 0.720      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -2.230 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 3.161      ;
; -2.230 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 3.161      ;
; -2.068 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.999      ;
; -2.058 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.989      ;
; -2.057 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.988      ;
; -1.958 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.889      ;
; -1.956 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.886      ;
; -1.917 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.847      ;
; -1.916 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.847      ;
; -1.915 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.846      ;
; -1.908 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.839      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.863 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.794      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.766      ;
; -1.830 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.760      ;
; -1.784 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.715      ;
; -1.783 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.712      ;
; -1.765 ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.696      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.690      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.685      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.679      ;
; -1.745 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.675      ;
; -1.744 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.674      ;
; -1.709 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.639      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.705 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.635      ;
; -1.691 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.330     ; 2.363      ;
; -1.682 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.612      ;
; -1.680 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.610      ;
; -1.678 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.608      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.605      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.645 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.873      ; 1.096      ;
; -0.604 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.873      ; 1.051      ;
; -0.595 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.875      ; 1.049      ;
; -0.588 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.875      ; 1.042      ;
; -0.395 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.108      ; 0.944      ;
; -0.393 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.107      ; 0.945      ;
; -0.391 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.107      ; 0.943      ;
; -0.389 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.109      ; 0.944      ;
; -0.364 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.106      ; 0.910      ;
; -0.363 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.106      ; 0.909      ;
; -0.355 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.107      ; 0.909      ;
; -0.353 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.107      ; 0.906      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.726      ; 2.472      ;
; 0.529  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.726      ; 2.429      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                               ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.056 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.353      ; 0.817      ;
; -0.053 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.352      ; 0.819      ;
; -0.052 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.352      ; 0.820      ;
; -0.051 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.353      ; 0.822      ;
; -0.034 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.355      ; 0.841      ;
; -0.032 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.353      ; 0.841      ;
; -0.032 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.354      ; 0.842      ;
; -0.031 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.353      ; 0.842      ;
; 0.353  ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.112      ; 0.985      ;
; 0.354  ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.112      ; 0.986      ;
; 0.356  ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.110      ; 0.986      ;
; 0.388  ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.110      ; 1.018      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.056 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 2.597      ;
; -0.033 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 2.620      ;
; 0.048  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.937      ; 1.725      ;
; 0.051  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.931      ; 1.722      ;
; 0.051  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.931      ; 1.722      ;
; 0.107  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.260      ;
; 0.163  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 2.826      ;
; 0.215  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 2.878      ;
; 0.273  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.426      ;
; 0.402  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; Escrever:Escrever|state.termina       ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.669      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.429  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.208      ; 3.092      ;
; 0.437  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.600      ;
; 0.469  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.736      ;
; 0.479  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.642      ;
; 0.643  ; Escrever:Escrever|contador[11]        ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.910      ;
; 0.671  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.938      ;
; 0.694  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.961      ;
; 0.696  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.964      ;
; 0.699  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.966      ;
; 0.699  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.966      ;
; 0.700  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.967      ;
; 0.707  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.712  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; Escrever:Escrever|contador[1]         ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.715  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.982      ;
; 0.715  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.982      ;
; 0.716  ; Escrever:Escrever|contador[9]         ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; Escrever:Escrever|contador[3]         ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; Escrever:Escrever|contador[4]         ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; Escrever:Escrever|contador[7]         ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.718  ; Escrever:Escrever|contador[5]         ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.719  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.986      ;
; 0.719  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.986      ;
; 0.720  ; Escrever:Escrever|contador[8]         ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; Escrever:Escrever|contador[6]         ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.721  ; Escrever:Escrever|contador[10]        ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; Escrever:Escrever|contador[2]         ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.287      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.721  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.208      ; 2.884      ;
; 0.726  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.993      ;
; 0.729  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.996      ;
; 0.738  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.005      ;
; 0.744  ; Escrever:Escrever|contador[0]         ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.011      ;
; 0.745  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.311      ;
; 0.813  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.080      ;
; 0.846  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.114      ;
; 0.850  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.116      ;
; 0.895  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.161      ;
; 0.930  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.496      ;
; 0.931  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.198      ;
; 0.946  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.213      ;
; 0.964  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.232      ;
; 0.973  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.539      ;
; 0.976  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.244      ;
; 0.983  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.549      ;
; 0.987  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.553      ;
; 0.995  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.561      ;
; 1.001  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.567      ;
; 1.011  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.336      ; 1.577      ;
; 1.015  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.282      ;
; 1.016  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.016  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.017  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.284      ;
; 1.018  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.285      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.787      ; 2.266      ;
; 0.553 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.787      ; 2.305      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.588 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.457     ; 0.641      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.609 ; 0.609        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.610 ; 0.610        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.666 ; 0.666        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.667 ; 0.667        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.667 ; 0.667        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.667 ; 0.667        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.234 ; 3.522 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -2.571 ; -2.649 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.419 ; 6.672 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.934 ; 6.627 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.934 ; 6.627 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.662 ; 6.474 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.641 ; 6.406 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.576 ; 6.802 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.150 ; 6.394 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.364 ; 6.137 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.645 ; 6.349 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.380 ; 6.199 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.364 ; 6.137 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.300 ; 6.518 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -1.122 ; -1.122        ;
; divisor_clock:divisor_clock|clk_out ; -0.595 ; -12.678       ;
; Escrever:Escrever|state.enviar_dado ; 0.135  ; 0.000         ;
; clk                                 ; 0.314  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.260 ; -0.482        ;
; clk                                 ; -0.090 ; -0.090        ;
; Escrever:Escrever|state.enviar_dado ; 0.011  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 1.505  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -4.042        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -57.000       ;
; Escrever:Escrever|state.enviar_dado ; 0.328  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.455  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -1.122 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -0.799     ; 0.330      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.595 ; Escrever:Escrever|wraddress[9]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.652     ; 0.452      ;
; -0.572 ; Escrever:Escrever|wraddress[5]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.653     ; 0.428      ;
; -0.569 ; Escrever:Escrever|wraddress[2]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.653     ; 0.425      ;
; -0.564 ; Escrever:Escrever|wraddress[8]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.653     ; 0.420      ;
; -0.558 ; Escrever:Escrever|wraddress[3]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.654     ; 0.413      ;
; -0.558 ; Escrever:Escrever|wraddress[10]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.655     ; 0.412      ;
; -0.554 ; Escrever:Escrever|wraddress[7]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.652     ; 0.411      ;
; -0.553 ; Escrever:Escrever|wraddress[4]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.653     ; 0.409      ;
; -0.487 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.439      ;
; -0.446 ; Escrever:Escrever|wraddress[1]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.532     ; 0.423      ;
; -0.437 ; Escrever:Escrever|wraddress[6]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.530     ; 0.416      ;
; -0.434 ; Escrever:Escrever|wraddress[11]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.530     ; 0.413      ;
; -0.433 ; Escrever:Escrever|wraddress[0]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.532     ; 0.410      ;
; -0.412 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.364      ;
; -0.394 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.346      ;
; -0.392 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.344      ;
; -0.359 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.309      ;
; -0.359 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.311      ;
; -0.356 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.306      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.344 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.294      ;
; -0.329 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.279      ;
; -0.323 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.275      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.319 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.269      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.266      ;
; -0.314 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.266      ;
; -0.313 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.263      ;
; -0.303 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.173     ; 1.117      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.245      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.285 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.235      ;
; -0.282 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.231      ;
; -0.275 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.224      ;
; -0.265 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.217      ;
; -0.265 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.215      ;
; -0.264 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.214      ;
; -0.261 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.211      ;
; -0.260 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.210      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.205      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.199      ;
; -0.246 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.196      ;
; -0.246 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.196      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.244 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.193      ;
; -0.243 ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.195      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                             ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.135 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.580      ; 0.503      ;
; 0.156 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.580      ; 0.482      ;
; 0.158 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.583      ; 0.483      ;
; 0.159 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.582      ; 0.481      ;
; 0.275 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.698      ; 0.420      ;
; 0.275 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.698      ; 0.420      ;
; 0.275 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.699      ; 0.421      ;
; 0.277 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.700      ; 0.420      ;
; 0.285 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.697      ; 0.409      ;
; 0.286 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.697      ; 0.408      ;
; 0.288 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.699      ; 0.409      ;
; 0.290 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.699      ; 0.406      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.314 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 0.815      ; 1.083      ;
; 0.844 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 0.815      ; 1.053      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.260 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.091      ; 1.030      ;
; -0.164 ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.091      ; 1.126      ;
; -0.107 ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.091      ; 1.193      ;
; -0.058 ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.091      ; 1.242      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.051  ; Escrever:Escrever|state.enviar_dado   ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.090      ; 1.350      ;
; 0.186  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Escrever:Escrever|state.termina       ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.203  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.324      ;
; 0.274  ; Escrever:Escrever|contador[11]        ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.394      ;
; 0.284  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.404      ;
; 0.284  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.980      ; 0.878      ;
; 0.284  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.982      ; 0.880      ;
; 0.284  ; Escrever:Escrever|wren                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.980      ; 0.878      ;
; 0.298  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.421      ;
; 0.304  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; Escrever:Escrever|contador[1]         ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; Escrever:Escrever|contador[3]         ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.588      ;
; 0.310  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[9]         ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[7]         ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[5]         ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[4]         ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[6]         ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; Escrever:Escrever|contador[10]        ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; Escrever:Escrever|contador[8]         ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; Escrever:Escrever|contador[2]         ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.433      ;
; 0.314  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.319  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.597      ;
; 0.321  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.442      ;
; 0.323  ; Escrever:Escrever|contador[0]         ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.443      ;
; 0.349  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.469      ;
; 0.350  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.091      ; 1.140      ;
; 0.360  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.481      ;
; 0.365  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.485      ;
; 0.386  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.506      ;
; 0.392  ; Escrever:Escrever|state.idle          ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.091      ; 1.182      ;
; 0.409  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.530      ;
; 0.410  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.531      ;
; 0.411  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.531      ;
; 0.413  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.691      ;
; 0.420  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.541      ;
; 0.434  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.712      ;
; 0.443  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.721      ;
; 0.447  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.569      ;
; 0.449  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.727      ;
; 0.453  ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.734      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.736      ;
; 0.458  ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; Escrever:Escrever|contador[1]         ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.737      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.090 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 0.845      ; 0.974      ;
; 0.438  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 0.845      ; 1.002      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.011 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.826      ; 0.357      ;
; 0.014 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.825      ; 0.359      ;
; 0.014 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.826      ; 0.360      ;
; 0.015 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.825      ; 0.360      ;
; 0.020 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.828      ; 0.368      ;
; 0.022 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.826      ; 0.368      ;
; 0.022 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.826      ; 0.368      ;
; 0.022 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.827      ; 0.369      ;
; 0.194 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.705      ; 0.419      ;
; 0.195 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.705      ; 0.420      ;
; 0.198 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.703      ; 0.421      ;
; 0.211 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.703      ; 0.434      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 1.505 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -0.734     ; 0.281      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.640  ; 0.856        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.642 ; 0.642        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datac                 ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 1.686 ; 2.207 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.314 ; -1.875 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.477 ; 3.368 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.489 ; 3.583 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.489 ; 3.583 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.389 ; 3.490 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.380 ; 3.461 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.559 ; 3.440 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.355 ; 3.249 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.260 ; 3.337 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.364 ; 3.454 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.269 ; 3.366 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.260 ; 3.337 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.434 ; 3.319 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.183   ; -0.260 ; N/A      ; N/A     ; -3.201              ;
;  Escrever:Escrever|state.enviar_dado ; -0.657   ; -0.141 ; N/A      ; N/A     ; 0.328               ;
;  Escrever:Escrever|state.idle        ; -3.183   ; 1.505  ; N/A      ; N/A     ; 0.422               ;
;  clk                                 ; -0.072   ; -0.090 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611   ; -0.260 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -107.737 ; -1.345 ; 0.0      ; 0.0     ; -97.816             ;
;  Escrever:Escrever|state.enviar_dado ; -5.435   ; -1.001 ; N/A      ; N/A     ; 0.000               ;
;  Escrever:Escrever|state.idle        ; -3.183   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                 ; -0.072   ; -0.090 ; N/A      ; N/A     ; -4.487              ;
;  divisor_clock:divisor_clock|clk_out ; -99.070  ; -0.482 ; N/A      ; N/A     ; -93.329             ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.626 ; 3.958 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.314 ; -1.875 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.161 ; 7.285 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.580 ; 7.380 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.580 ; 7.380 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.306 ; 7.207 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.278 ; 7.127 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.329 ; 7.440 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.355 ; 3.249 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.260 ; 3.337 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.364 ; 3.454 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.269 ; 3.366 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.260 ; 3.337 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.434 ; 3.319 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataa                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datab                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Aug 06 20:33:36 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.enviar_dado Escrever:Escrever|state.enviar_dado
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.idle Escrever:Escrever|state.idle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.183              -3.183 Escrever:Escrever|state.idle 
    Info (332119):    -2.611             -99.070 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.657              -5.412 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.072              -0.072 clk 
Info (332146): Worst-case hold slack is -0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.209              -0.344 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.141              -1.001 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.009               0.000 clk 
    Info (332119):     2.780               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.422               0.000 Escrever:Escrever|state.idle 
    Info (332119):     0.454               0.000 Escrever:Escrever|state.enviar_dado 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.862              -2.862 Escrever:Escrever|state.idle 
    Info (332119):    -2.275             -87.822 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.645              -5.435 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.014              -0.014 clk 
Info (332146): Worst-case hold slack is -0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.056              -0.341 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.056              -0.089 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.014               0.000 clk 
    Info (332119):     2.588               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.328               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.437               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.122              -1.122 Escrever:Escrever|state.idle 
    Info (332119):    -0.595             -12.678 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.135               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.314               0.000 clk 
Info (332146): Worst-case hold slack is -0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.260              -0.482 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.090              -0.090 clk 
    Info (332119):     0.011               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     1.505               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.042 clk 
    Info (332119):    -1.000             -57.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.328               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.455               0.000 Escrever:Escrever|state.idle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Mon Aug 06 20:33:39 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


