Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Oct  5 14:19:23 2010

/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -w -g TdoPin:PULLNONE -g DriveDone:No -g StartUpClk:JTAGCLK -g DONE_cycle:4 -g GTS_cycle:5 -g TckPin:PULLUP -g TdiPin:PULLUP -g TmsPin:PULLUP -g DonePipe:No -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:NONE -g Persist:No system.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 2*                   |
+----------------------+----------------------+
| StartupClk           | JtagClk              |
+----------------------+----------------------+
| CclkPin              | Pullup*              |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup*              |
+----------------------+----------------------+
| M1Pin                | Pullup*              |
+----------------------+----------------------+
| M2Pin                | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup*              |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| CsPin                | Pullup*              |
+----------------------+----------------------+
| DinPin               | Pullup*              |
+----------------------+----------------------+
| BusyPin              | Pullup*              |
+----------------------+----------------------+
| RdWrPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullnone             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| OverTempPowerDown    | Disable*             |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | 2                    |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No**                 |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| ConfigFallback       | Enable*              |
+----------------------+----------------------+
| SelectMAPAbort       | Enable*              |
+----------------------+----------------------+
| BPI_page_size        | 1*                   |
+----------------------+----------------------+
| BPI_1st_read_cycle   | 1*                   |
+----------------------+----------------------+
| JTAG_SysMon          | Enable*              |
+----------------------+----------------------+
| TIMER_CFG            | None*                |
+----------------------+----------------------+
| TIMER_USR            | None*                |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from system.pcf.



INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X3Y11' from design.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/slv_error_or0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/rty_en_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_mux0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
