# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Note: (vish-4074) File vsim.wlf is still open, viewing file in live viewing mode.
# vsim.wlf opened as dataset "vsim"
add wave -position end  vsim:/stopwatch_tb/clk
add wave -position end  vsim:/stopwatch_tb/hex0
add wave -position end  vsim:/stopwatch_tb/hex1
add wave -position end  vsim:/stopwatch_tb/hex2
add wave -position end  vsim:/stopwatch_tb/hex3
add wave -position end  vsim:/stopwatch_tb/hex4
add wave -position end  vsim:/stopwatch_tb/hex5
add wave -position end  vsim:/stopwatch_tb/rst_l
run -over
# No Design Loaded!
