/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu Apr 27 15:08:21 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_10("\n", 1u);
static std::string const __str_literal_26(" ALU output: %x", 15u);
static std::string const __str_literal_24(" Ctrl instr ", 12u);
static std::string const __str_literal_23(" MEM ", 5u);
static std::string const __str_literal_15(" MMIO ", 6u);
static std::string const __str_literal_13(" Potential r1: %x, Potential r2: %x", 35u);
static std::string const __str_literal_25(" Standard instr ", 16u);
static std::string const __str_literal_22(" }", 2u);
static std::string const __str_literal_18("'h%h", 4u);
static std::string const __str_literal_19(", ", 2u);
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_11("D", 1u);
static std::string const __str_literal_14("E", 1u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_12("Instr bits: %x", 14u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("L\t%d\t%d\t", 8u);
static std::string const __str_literal_16("Mem { ", 6u);
static std::string const __str_literal_9("PC %x", 5u);
static std::string const __str_literal_28("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_27("W", 1u);
static std::string const __str_literal_20("addr: ", 6u);
static std::string const __str_literal_17("byte_en: ", 9u);
static std::string const __str_literal_21("data: ", 6u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_count(simHdl, "count", this, 32u, 0u, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 222u, 2u, (tUInt8)1u, 0u),
    INST_e2w(simHdl, "e2w", this, 126u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mEpoch(simHdl, "mEpoch", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_program_counter_port_0(simHdl, "program_counter_port_0", this, 32u, (tUInt8)0u),
    INST_program_counter_port_1(simHdl, "program_counter_port_1", this, 32u, (tUInt8)0u),
    INST_program_counter_readBeforeLaterWrites_0(simHdl,
						 "program_counter_readBeforeLaterWrites_0",
						 this,
						 1u,
						 (tUInt8)1u),
    INST_program_counter_readBeforeLaterWrites_1(simHdl,
						 "program_counter_readBeforeLaterWrites_1",
						 this,
						 1u,
						 (tUInt8)1u),
    INST_program_counter_register(simHdl, "program_counter_register", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_scoreboard(simHdl, "scoreboard", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_squashed2(simHdl, "squashed2", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d570(69u),
    DEF_toDmem_rv_port1__read____d566(69u),
    DEF_toImem_rv_port1__read____d562(69u),
    DEF_d2e_first____d236(222u),
    DEF_e2w_first____d422(126u),
    DEF_f2d_first____d34(113u),
    DEF_fromMMIO_rv_port1__read____d435(69u),
    DEF_fromMMIO_rv_port0__read____d572(69u),
    DEF_toMMIO_rv_port0__read____d292(69u),
    DEF_fromDmem_rv_port1__read____d437(69u),
    DEF_fromDmem_rv_port0__read____d568(69u),
    DEF_toDmem_rv_port0__read____d295(69u),
    DEF_fromImem_rv_port1__read____d37(69u),
    DEF_fromImem_rv_port0__read____d564(69u),
    DEF_toImem_rv_port0__read____d13(69u),
    DEF_TASK_fopen___d11(2863311530u),
    DEF_f2d_first__4_BITS_112_TO_48___d231(65u),
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234(222u),
    DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233(117u),
    DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412(126u),
    DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411(88u),
    DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32(113u),
    DEF__16_CONCAT_program_counter_register_CONCAT_0___d29(69u),
    DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318(69u),
    DEF__1_CONCAT_getMMIOResp_a___d571(69u),
    DEF__1_CONCAT_getDResp_a___d567(69u),
    DEF__1_CONCAT_getIResp_a___d563(69u),
    DEF__0_CONCAT_DONTCARE___d62(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 86u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "count", SYM_MODULE, &INST_count);
  init_symbol(&symbols[2u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[3u], "dEpoch__h9366", SYM_DEF, &DEF_dEpoch__h9366, 1u);
  init_symbol(&symbols[4u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[5u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[6u], "fEpoch__h6088", SYM_DEF, &DEF_fEpoch__h6088, 1u);
  init_symbol(&symbols[7u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[8u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[9u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[10u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[11u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[12u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[13u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[14u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[15u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[16u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[17u], "imm__h9538", SYM_DEF, &DEF_imm__h9538, 32u);
  init_symbol(&symbols[18u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[19u], "mEpoch", SYM_MODULE, &INST_mEpoch);
  init_symbol(&symbols[20u], "program_counter_port_0", SYM_MODULE, &INST_program_counter_port_0);
  init_symbol(&symbols[21u], "program_counter_port_1", SYM_MODULE, &INST_program_counter_port_1);
  init_symbol(&symbols[22u],
	      "program_counter_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_program_counter_readBeforeLaterWrites_0);
  init_symbol(&symbols[23u],
	      "program_counter_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_program_counter_readBeforeLaterWrites_1);
  init_symbol(&symbols[24u], "program_counter_register", SYM_MODULE, &INST_program_counter_register);
  init_symbol(&symbols[25u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[26u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[27u], "RL_administrative_konata_flush2", SYM_RULE);
  init_symbol(&symbols[28u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[29u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[30u], "RL_doTic", SYM_RULE);
  init_symbol(&symbols[31u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[32u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[33u], "RL_program_counter_canonicalize", SYM_RULE);
  init_symbol(&symbols[34u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[35u], "rd_idx__h13077", SYM_DEF, &DEF_rd_idx__h13077, 5u);
  init_symbol(&symbols[36u], "rd_idx__h6114", SYM_DEF, &DEF_rd_idx__h6114, 5u);
  init_symbol(&symbols[37u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[38u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[39u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[40u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[41u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[42u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[43u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[44u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[45u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[46u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[47u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[48u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[49u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[50u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[51u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[52u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[53u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[54u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[55u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[56u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[57u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[58u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[59u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[60u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[61u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[62u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[63u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[64u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[65u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[66u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[67u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[68u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[69u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[70u], "rs1_idx__h6112", SYM_DEF, &DEF_rs1_idx__h6112, 5u);
  init_symbol(&symbols[71u], "rs2_idx__h6113", SYM_DEF, &DEF_rs2_idx__h6113, 5u);
  init_symbol(&symbols[72u], "rv1__h9369", SYM_DEF, &DEF_rv1__h9369, 32u);
  init_symbol(&symbols[73u], "scoreboard", SYM_MODULE, &INST_scoreboard);
  init_symbol(&symbols[74u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[75u], "squashed2", SYM_MODULE, &INST_squashed2);
  init_symbol(&symbols[76u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[77u], "starting__h4803", SYM_DEF, &DEF_starting__h4803, 1u);
  init_symbol(&symbols[78u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[79u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[80u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[81u], "x__h10139", SYM_DEF, &DEF_x__h10139, 21u);
  init_symbol(&symbols[82u], "x__h9858", SYM_DEF, &DEF_x__h9858, 12u);
  init_symbol(&symbols[83u], "x__h9906", SYM_DEF, &DEF_x__h9906, 12u);
  init_symbol(&symbols[84u], "x__h9976", SYM_DEF, &DEF_x__h9976, 13u);
  init_symbol(&symbols[85u], "y__h9534", SYM_DEF, &DEF_y__h9534, 1u);
}


/* Rule actions */

void MOD_mkpipelined::RL_program_counter_canonicalize()
{
  tUInt32 DEF_x__h1726;
  tUInt32 DEF_x_wget__h1489;
  DEF_def__h11904 = INST_program_counter_register.METH_read();
  DEF_x_wget__h1489 = INST_program_counter_port_1.METH_wget();
  DEF_x_wget__h1440 = INST_program_counter_port_0.METH_wget();
  DEF_def__h1753 = INST_program_counter_port_0.METH_whas() ? DEF_x_wget__h1440 : DEF_def__h11904;
  DEF_x__h1726 = INST_program_counter_port_1.METH_whas() ? DEF_x_wget__h1489 : DEF_def__h1753;
  INST_program_counter_register.METH_write(DEF_x__h1726);
}

void MOD_mkpipelined::RL_doTic()
{
  tUInt32 DEF_x__h4764;
  tUInt32 DEF_x__h4783;
  DEF_x__h4783 = INST_count.METH_read();
  DEF_x__h4764 = DEF_x__h4783 + 1u;
  INST_count.METH_write(DEF_x__h4764);
}

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_starting__h4803 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4803)
      DEF_TASK_fopen___d11 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d11 = 2863311530u;
  if (DEF_starting__h4803)
    INST_lfh.METH_write(DEF_TASK_fopen___d11);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4803)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d11, &__str_literal_3);
  if (DEF_starting__h4803)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt64 DEF_x__h5552;
  tUInt32 DEF_x__h5307;
  tUInt32 DEF_x__h5432;
  tUInt32 DEF_x__h6022;
  tUInt64 DEF_v__h5538;
  DEF_signed_0___d28 = 0u;
  DEF_v__h5538 = INST_fresh_id.METH_read();
  DEF_def__h11904 = INST_program_counter_register.METH_read();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_y__h9534 = INST_mEpoch.METH_read();
  DEF_x__h6022 = DEF_def__h11904;
  DEF_x__h5307 = DEF_x__h6022 + 4u;
  DEF_x__h5432 = INST_program_counter_readBeforeLaterWrites_0.METH_read() ? DEF_x__h5307 : DEF_def__h11904;
  DEF_x__h5552 = 281474976710655llu & (DEF_v__h5538 + 1llu);
  DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32.set_bits_in_word((tUInt32)(DEF_def__h11904 >> 15u),
										3u,
										0u,
										17u).set_whole_word((((tUInt32)(32767u & DEF_def__h11904)) << 17u) | (tUInt32)(DEF_x__h5307 >> 15u),
												    2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h5307)) << 17u) | (((tUInt32)(DEF_y__h9534)) << 16u)) | (tUInt32)(DEF_v__h5538 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF_v__h5538),
																	  0u);
  DEF__16_CONCAT_program_counter_register_CONCAT_0___d29.set_bits_in_word((tUInt8)16u,
									  2u,
									  0u,
									  5u).set_whole_word(DEF_def__h11904,
											     1u).set_whole_word(0u, 0u);
  INST_program_counter_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  INST_fresh_id.METH_write(DEF_x__h5552);
  INST_program_counter_port_0.METH_wset(DEF_x__h5432);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d12,
		    &__str_literal_5,
		    DEF_v__h5538,
		    DEF_v__h5538,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d12,
		    &__str_literal_6,
		    DEF_v__h5538,
		    DEF_signed_0___d28,
		    &__str_literal_7);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d12,
		  &__str_literal_8,
		  DEF_v__h5538,
		  DEF_signed_0___d28);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d12, &__str_literal_9, DEF_x__h6022);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_program_counter_register_CONCAT_0___d29);
  INST_f2d.METH_enq(DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d123;
  tUInt8 DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d122;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__7_BIT_25_47___d148;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d61;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d129;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d130;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d138;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d134;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d141;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d143;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d118;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0b0___d107;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d110;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d111;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d202;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d108;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d105;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d109;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d106;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_45_EQ_ETC___d146;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d161;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d128;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d163;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_80_ETC___d188;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d194;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_ETC___d170;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d131;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d197;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d200;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d201;
  tUInt8 DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d65;
  tUInt32 DEF_rs1__h6115;
  tUInt32 DEF_rs2__h6116;
  tUInt8 DEF_x__h8116;
  tUInt8 DEF_x__h7729;
  tUInt8 DEF_x__h8202;
  tUInt8 DEF_x__h8076;
  tUInt8 DEF_x__h8405;
  tUInt32 DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d180;
  tUInt32 DEF_imemInst__h6084;
  tUInt64 DEF_current_id__h6089;
  tUInt32 DEF__read__h2837;
  tUInt32 DEF__read__h2868;
  tUInt32 DEF__read__h2899;
  tUInt32 DEF__read__h2930;
  tUInt32 DEF__read__h2961;
  tUInt32 DEF__read__h2992;
  tUInt32 DEF__read__h3023;
  tUInt32 DEF__read__h3054;
  tUInt32 DEF__read__h3085;
  tUInt32 DEF__read__h3116;
  tUInt32 DEF__read__h3147;
  tUInt32 DEF__read__h3178;
  tUInt32 DEF__read__h3209;
  tUInt32 DEF__read__h3240;
  tUInt32 DEF__read__h3271;
  tUInt32 DEF__read__h3302;
  tUInt32 DEF__read__h3333;
  tUInt32 DEF__read__h3364;
  tUInt32 DEF__read__h3395;
  tUInt32 DEF__read__h3426;
  tUInt32 DEF__read__h3457;
  tUInt32 DEF__read__h3488;
  tUInt32 DEF__read__h3519;
  tUInt32 DEF__read__h3550;
  tUInt32 DEF__read__h3581;
  tUInt32 DEF__read__h3612;
  tUInt32 DEF__read__h3643;
  tUInt32 DEF__read__h3674;
  tUInt32 DEF__read__h3705;
  tUInt32 DEF__read__h3736;
  tUInt32 DEF__read__h3767;
  tUInt8 DEF_NOT_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6___d60;
  tUInt8 DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d117;
  DEF_signed_0___d28 = 0u;
  DEF_f2d_first____d34 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d37 = INST_fromImem_rv.METH_port1__read();
  DEF_rd_idx__h6114 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 7u, 5u);
  DEF_rs1_idx__h6112 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 15u, 5u);
  DEF_rs2_idx__h6113 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 20u, 5u);
  DEF__read__h3767 = INST_rf_31.METH_read();
  DEF__read__h3736 = INST_rf_30.METH_read();
  DEF__read__h3705 = INST_rf_29.METH_read();
  DEF__read__h3643 = INST_rf_27.METH_read();
  DEF__read__h3674 = INST_rf_28.METH_read();
  DEF__read__h3612 = INST_rf_26.METH_read();
  DEF__read__h3581 = INST_rf_25.METH_read();
  DEF__read__h3550 = INST_rf_24.METH_read();
  DEF__read__h3519 = INST_rf_23.METH_read();
  DEF__read__h3488 = INST_rf_22.METH_read();
  DEF__read__h3457 = INST_rf_21.METH_read();
  DEF__read__h3426 = INST_rf_20.METH_read();
  DEF__read__h3395 = INST_rf_19.METH_read();
  DEF__read__h3364 = INST_rf_18.METH_read();
  DEF__read__h3302 = INST_rf_16.METH_read();
  DEF__read__h3333 = INST_rf_17.METH_read();
  DEF__read__h3271 = INST_rf_15.METH_read();
  DEF__read__h3240 = INST_rf_14.METH_read();
  DEF__read__h3209 = INST_rf_13.METH_read();
  DEF__read__h3178 = INST_rf_12.METH_read();
  DEF__read__h3085 = INST_rf_9.METH_read();
  DEF__read__h3147 = INST_rf_11.METH_read();
  DEF__read__h3116 = INST_rf_10.METH_read();
  DEF__read__h3054 = INST_rf_8.METH_read();
  DEF__read__h3023 = INST_rf_7.METH_read();
  DEF__read__h2992 = INST_rf_6.METH_read();
  DEF__read__h2961 = INST_rf_5.METH_read();
  DEF__read__h2868 = INST_rf_2.METH_read();
  DEF__read__h2930 = INST_rf_4.METH_read();
  DEF__read__h2899 = INST_rf_3.METH_read();
  DEF__read__h2837 = INST_rf_1.METH_read();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = INST_scoreboard.METH_search3(DEF_rd_idx__h6114);
  DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = INST_scoreboard.METH_search2(DEF_rs2_idx__h6113);
  DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = INST_scoreboard.METH_search1(DEF_rs1_idx__h6112);
  DEF_y__h9534 = INST_mEpoch.METH_read();
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d34,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__4_BITS_112_TO_48___d231);
  DEF_current_id__h6089 = primExtract64(48u, 113u, DEF_f2d_first____d34, 32u, 47u, 32u, 0u);
  DEF_imemInst__h6084 = DEF_fromImem_rv_port1__read____d37.get_whole_word(0u);
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d180 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word32(0u,
													      20u,
													      12u);
  DEF_x__h8405 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h8202 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h8076 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h7729 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h8116 = DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u, 12u, 3u);
  DEF_fEpoch__h6088 = DEF_f2d_first____d34.get_bits_in_word8(1u, 16u, 1u);
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_fEpoch__h6088 == DEF_y__h9534;
  DEF_NOT_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6___d60 = !DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
  switch (DEF_rs2_idx__h6113) {
  case (tUInt8)0u:
    DEF_rs2__h6116 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs2__h6116 = DEF__read__h2837;
    break;
  case (tUInt8)2u:
    DEF_rs2__h6116 = DEF__read__h2868;
    break;
  case (tUInt8)3u:
    DEF_rs2__h6116 = DEF__read__h2899;
    break;
  case (tUInt8)4u:
    DEF_rs2__h6116 = DEF__read__h2930;
    break;
  case (tUInt8)5u:
    DEF_rs2__h6116 = DEF__read__h2961;
    break;
  case (tUInt8)6u:
    DEF_rs2__h6116 = DEF__read__h2992;
    break;
  case (tUInt8)7u:
    DEF_rs2__h6116 = DEF__read__h3023;
    break;
  case (tUInt8)8u:
    DEF_rs2__h6116 = DEF__read__h3054;
    break;
  case (tUInt8)9u:
    DEF_rs2__h6116 = DEF__read__h3085;
    break;
  case (tUInt8)10u:
    DEF_rs2__h6116 = DEF__read__h3116;
    break;
  case (tUInt8)11u:
    DEF_rs2__h6116 = DEF__read__h3147;
    break;
  case (tUInt8)12u:
    DEF_rs2__h6116 = DEF__read__h3178;
    break;
  case (tUInt8)13u:
    DEF_rs2__h6116 = DEF__read__h3209;
    break;
  case (tUInt8)14u:
    DEF_rs2__h6116 = DEF__read__h3240;
    break;
  case (tUInt8)15u:
    DEF_rs2__h6116 = DEF__read__h3271;
    break;
  case (tUInt8)16u:
    DEF_rs2__h6116 = DEF__read__h3302;
    break;
  case (tUInt8)17u:
    DEF_rs2__h6116 = DEF__read__h3333;
    break;
  case (tUInt8)18u:
    DEF_rs2__h6116 = DEF__read__h3364;
    break;
  case (tUInt8)19u:
    DEF_rs2__h6116 = DEF__read__h3395;
    break;
  case (tUInt8)20u:
    DEF_rs2__h6116 = DEF__read__h3426;
    break;
  case (tUInt8)21u:
    DEF_rs2__h6116 = DEF__read__h3457;
    break;
  case (tUInt8)22u:
    DEF_rs2__h6116 = DEF__read__h3488;
    break;
  case (tUInt8)23u:
    DEF_rs2__h6116 = DEF__read__h3519;
    break;
  case (tUInt8)24u:
    DEF_rs2__h6116 = DEF__read__h3550;
    break;
  case (tUInt8)25u:
    DEF_rs2__h6116 = DEF__read__h3581;
    break;
  case (tUInt8)26u:
    DEF_rs2__h6116 = DEF__read__h3612;
    break;
  case (tUInt8)27u:
    DEF_rs2__h6116 = DEF__read__h3643;
    break;
  case (tUInt8)28u:
    DEF_rs2__h6116 = DEF__read__h3674;
    break;
  case (tUInt8)29u:
    DEF_rs2__h6116 = DEF__read__h3705;
    break;
  case (tUInt8)30u:
    DEF_rs2__h6116 = DEF__read__h3736;
    break;
  case (tUInt8)31u:
    DEF_rs2__h6116 = DEF__read__h3767;
    break;
  default:
    DEF_rs2__h6116 = 2863311530u;
  }
  switch (DEF_rs1_idx__h6112) {
  case (tUInt8)0u:
    DEF_rs1__h6115 = 0u;
    break;
  case (tUInt8)1u:
    DEF_rs1__h6115 = DEF__read__h2837;
    break;
  case (tUInt8)2u:
    DEF_rs1__h6115 = DEF__read__h2868;
    break;
  case (tUInt8)3u:
    DEF_rs1__h6115 = DEF__read__h2899;
    break;
  case (tUInt8)4u:
    DEF_rs1__h6115 = DEF__read__h2930;
    break;
  case (tUInt8)5u:
    DEF_rs1__h6115 = DEF__read__h2961;
    break;
  case (tUInt8)6u:
    DEF_rs1__h6115 = DEF__read__h2992;
    break;
  case (tUInt8)7u:
    DEF_rs1__h6115 = DEF__read__h3023;
    break;
  case (tUInt8)8u:
    DEF_rs1__h6115 = DEF__read__h3054;
    break;
  case (tUInt8)9u:
    DEF_rs1__h6115 = DEF__read__h3085;
    break;
  case (tUInt8)10u:
    DEF_rs1__h6115 = DEF__read__h3116;
    break;
  case (tUInt8)11u:
    DEF_rs1__h6115 = DEF__read__h3147;
    break;
  case (tUInt8)12u:
    DEF_rs1__h6115 = DEF__read__h3178;
    break;
  case (tUInt8)13u:
    DEF_rs1__h6115 = DEF__read__h3209;
    break;
  case (tUInt8)14u:
    DEF_rs1__h6115 = DEF__read__h3240;
    break;
  case (tUInt8)15u:
    DEF_rs1__h6115 = DEF__read__h3271;
    break;
  case (tUInt8)16u:
    DEF_rs1__h6115 = DEF__read__h3302;
    break;
  case (tUInt8)17u:
    DEF_rs1__h6115 = DEF__read__h3333;
    break;
  case (tUInt8)18u:
    DEF_rs1__h6115 = DEF__read__h3364;
    break;
  case (tUInt8)19u:
    DEF_rs1__h6115 = DEF__read__h3395;
    break;
  case (tUInt8)20u:
    DEF_rs1__h6115 = DEF__read__h3426;
    break;
  case (tUInt8)21u:
    DEF_rs1__h6115 = DEF__read__h3457;
    break;
  case (tUInt8)22u:
    DEF_rs1__h6115 = DEF__read__h3488;
    break;
  case (tUInt8)23u:
    DEF_rs1__h6115 = DEF__read__h3519;
    break;
  case (tUInt8)24u:
    DEF_rs1__h6115 = DEF__read__h3550;
    break;
  case (tUInt8)25u:
    DEF_rs1__h6115 = DEF__read__h3581;
    break;
  case (tUInt8)26u:
    DEF_rs1__h6115 = DEF__read__h3612;
    break;
  case (tUInt8)27u:
    DEF_rs1__h6115 = DEF__read__h3643;
    break;
  case (tUInt8)28u:
    DEF_rs1__h6115 = DEF__read__h3674;
    break;
  case (tUInt8)29u:
    DEF_rs1__h6115 = DEF__read__h3705;
    break;
  case (tUInt8)30u:
    DEF_rs1__h6115 = DEF__read__h3736;
    break;
  case (tUInt8)31u:
    DEF_rs1__h6115 = DEF__read__h3767;
    break;
  default:
    DEF_rs1__h6115 = 2863311530u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d65 = DEF_rs1_idx__h6112 == (tUInt8)0u;
  switch (DEF_x__h7729) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d201 = DEF_x__h7729 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127 = DEF_x__h8116 == (tUInt8)0u;
  switch (DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d180) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_80_ETC___d188 = DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d65;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_80_ETC___d188 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_20___d180 == 261u && DEF_fromImem_rv_port1__read__7_BITS_19_TO_15_9_EQ_0___d65;
  }
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d128 = DEF_x__h8116 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d161 = DEF_x__h8405 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d163 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d161 || DEF_x__h8405 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_45_EQ_ETC___d146 = DEF_x__h8202 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d106 = DEF_x__h7729 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d109 = DEF_x__h7729 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d108 = DEF_x__h7729 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d105 = DEF_x__h7729 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d202 = DEF_x__h7729 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d111 = DEF_x__h7729 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d110 = DEF_x__h7729 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0b0___d107 = DEF_x__h7729 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d117 = DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d105 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d106 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0b0___d107 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d108 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d109 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d110 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d111)))));
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d143 = DEF_x__h8116 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d118 = DEF_rd_idx__h6114 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d141 = DEF_x__h8116 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d134 = DEF_x__h8116 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132 = DEF_x__h8116 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d138 = DEF_x__h8116 == (tUInt8)3u;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d130 = DEF_x__h8116 == (tUInt8)2u;
  switch (DEF_x__h8116) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_ETC___d170 = DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d163;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_ETC___d170 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d128 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d130) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d138) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d141) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d143) && DEF_fromImem_rv_port1__read__7_BITS_31_TO_25_60_EQ_ETC___d161;
  }
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d129 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d128;
  DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d131 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d129 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d130;
  switch (DEF_x__h8076) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d194 = (((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d129 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d134) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d141) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d143;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d194 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d194 = DEF_x__h8076 == (tUInt8)111u || (DEF_x__h8076 == (tUInt8)115u && (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127 && (DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d118 && DEF_IF_fromImem_rv_port1__read__7_BITS_31_TO_20_80_ETC___d188)));
  }
  switch (DEF_x__h8076) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d197 = DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d131;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d197 = DEF_IF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_ETC___d170;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d197 = DEF_x__h8076 == (tUInt8)55u || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d194;
  }
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59 = (!DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 && !DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42) && !DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d61 = DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59 || DEF_NOT_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6___d60;
  DEF_NOT_fromImem_rv_port1__read__7_BIT_25_47___d148 = !DEF_fromImem_rv_port1__read____d37.get_bits_in_word8(0u,
													      25u,
													      1u);
  switch (DEF_x__h8076) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d200 = (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d131 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d134;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d200 = (((((DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d127 || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d130) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d138) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d132) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d141) || DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d143) || (DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d128 ? DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_45_EQ_ETC___d146 && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_47___d148 : DEF_fromImem_rv_port1__read__7_BITS_14_TO_12_26_EQ_ETC___d134 && ((DEF_fromImem_rv_port1__read__7_BITS_31_TO_26_45_EQ_ETC___d146 || DEF_x__h8202 == (tUInt8)16u) && DEF_NOT_fromImem_rv_port1__read__7_BIT_25_47___d148));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d200 = DEF_x__h8076 == (tUInt8)23u || DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d197;
  }
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d122 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 && (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59 && (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d117 && !DEF_fromImem_rv_port1__read__7_BITS_11_TO_7_4_EQ_0___d118));
  DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d123 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 && DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d59;
  DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233.set_bits_in_word((tUInt32)(DEF_rs1__h6115 >> 11u),
										 3u,
										 0u,
										 21u).set_whole_word((((tUInt32)(2047u & DEF_rs1__h6115)) << 21u) | (tUInt32)(DEF_rs2__h6116 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_rs2__h6116)) << 21u) | (((tUInt32)(DEF_rd_idx__h6114)) << 16u)) | (tUInt32)(DEF_current_id__h6089 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_current_id__h6089),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234.set_bits_in_word(1073741823u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d200)) << 29u) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d201 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0b0___d107 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d202 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d108 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d109 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d110)))))) << 28u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d201 || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d202 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d108))) << 27u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d117)) << 26u)) | (((tUInt32)(((((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0b0___d107 || DEF_x__h7729 == (tUInt8)1u) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d110) || DEF_x__h7729 == (tUInt8)6u) || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d109) || ((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d111 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d105) || ((DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d202 || DEF_x__h7729 == (tUInt8)9u) || (DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d201 || DEF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_EQ_0_ETC___d106))))) << 25u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_2_04_E_ETC___d227)) << 22u)) | (tUInt32)(DEF_imemInst__h6084 >> 10u)),
										 6u,
										 0u,
										 30u).set_whole_word((((tUInt32)(1023u & DEF_imemInst__h6084)) << 22u) | primExtract32(22u,
																				       65u,
																				       DEF_f2d_first__4_BITS_112_TO_48___d231,
																				       32u,
																				       64u,
																				       32u,
																				       43u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__4_BITS_112_TO_48___d231,
																      32u,
																      42u,
																      32u,
																      11u),
															4u).set_whole_word((DEF_f2d_first__4_BITS_112_TO_48___d231.get_bits_in_word32(0u,
																								      0u,
																								      11u) << 21u) | DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233.get_bits_in_word32(3u,
																																				      0u,
																																				      21u),
																	   3u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233.get_whole_word(0u),
																								    0u);
  DEF__0_CONCAT_DONTCARE___d62.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d61)
    INST_f2d.METH_deq();
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d61)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fdisplay(sim_hdl,
		      this,
		      "32,s,48,-32,s",
		      DEF_lfh___d12,
		      &__str_literal_6,
		      DEF_current_id__h6089,
		      DEF_signed_0___d28,
		      &__str_literal_11);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h6089,
		    DEF_signed_0___d28);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d12, &__str_literal_12, DEF_imemInst__h6084);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h6089,
		    DEF_signed_0___d28);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d12,
		    &__str_literal_13,
		    DEF_rs1__h6115,
		    DEF_rs2__h6116);
    if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
  }
  if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d122)
    INST_scoreboard.METH_insert(DEF_rd_idx__h6114);
  if (DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6_AND_NOT_sc_ETC___d123)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234);
  if (DEF_NOT_f2d_first__4_BIT_48_5_EQ_mEpoch_0_6___d60)
    INST_squashed.METH_enq(DEF_current_id__h6089);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt32 DEF_x__h10388;
  tUInt8 DEF_x__h11779;
  tUInt8 DEF_shift_amount__h9737;
  tUInt8 DEF_x__h11393;
  tUInt8 DEF_x__h11386;
  tUInt8 DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309;
  tUInt8 DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325;
  tUInt8 DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d329;
  tUInt8 DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d332;
  tUInt8 DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d367;
  tUInt8 DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d308;
  tUInt8 DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38___d413;
  tUInt8 DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_13_ETC___d419;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d287;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d288;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d289;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_ULT_d2e_first__ETC___d353;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_SLT_d2e_first__ETC___d349;
  tUInt8 DEF_d2e_first__36_BITS_116_TO_85_45_EQ_d2e_first___ETC___d345;
  tUInt8 DEF_req_byte_en__h10362;
  tUInt32 DEF_x__h11874;
  tUInt32 DEF_x__h10389;
  tUInt8 DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307;
  tUInt32 DEF_data__h11457;
  tUInt32 DEF_v__h10818;
  tUInt8 DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327;
  tUInt32 DEF_nextPc__h11460;
  tUInt32 DEF_v__h10853;
  tUInt8 DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359;
  tUInt32 DEF__theResult___snd__h11657;
  tUInt32 DEF_nextPC__h11640;
  tUInt32 DEF__theResult___snd__h11638;
  tUInt32 DEF__theResult___snd__h11572;
  tUInt32 DEF_rd_val__h11233;
  tUInt32 DEF_rd_val__h11229;
  tUInt32 DEF_data__h9540;
  tUInt8 DEF_d2e_first__36_BIT_184___d334;
  tUInt8 DEF_d2e_first__36_BIT_185___d335;
  tUInt8 DEF_d2e_first__36_BIT_187___d310;
  tUInt8 DEF_d2e_first__36_BIT_212___d373;
  tUInt8 DEF_offset__h9545;
  tUInt8 DEF_x__h12131;
  tUInt8 DEF_funct3__h11231;
  tUInt32 DEF_alu_src2__h11230;
  tUInt8 DEF_shamt__h11236;
  tUInt8 DEF_rd_idx__h9371;
  tUInt32 DEF_rv2__h9370;
  tUInt32 DEF_ppc__h9368;
  tUInt32 DEF_pc__h9367;
  tUInt64 DEF_current_id__h9372;
  DEF_signed_0___d28 = 0u;
  DEF_d2e_first____d236 = INST_d2e.METH_first();
  DEF_d2e_first__36_BIT_188___d240 = DEF_d2e_first____d236.get_bits_in_word8(5u, 28u, 1u);
  DEF_def__h11904 = INST_program_counter_register.METH_read();
  DEF_x_wget__h1440 = INST_program_counter_port_0.METH_wget();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_y__h9534 = INST_mEpoch.METH_read();
  DEF_current_id__h9372 = primExtract64(48u, 222u, DEF_d2e_first____d236, 32u, 47u, 32u, 0u);
  DEF_rv1__h9369 = primExtract32(32u, 222u, DEF_d2e_first____d236, 32u, 116u, 32u, 85u);
  DEF_pc__h9367 = primExtract32(32u, 222u, DEF_d2e_first____d236, 32u, 181u, 32u, 150u);
  DEF_ppc__h9368 = primExtract32(32u, 222u, DEF_d2e_first____d236, 32u, 149u, 32u, 118u);
  DEF_rv2__h9370 = primExtract32(32u, 222u, DEF_d2e_first____d236, 32u, 84u, 32u, 53u);
  DEF_x__h9858 = DEF_d2e_first____d236.get_bits_in_word32(6u, 10u, 12u);
  DEF_rd_idx__h9371 = DEF_d2e_first____d236.get_bits_in_word8(1u, 16u, 5u);
  DEF_d2e_first__36_BIT_217___d246 = DEF_d2e_first____d236.get_bits_in_word8(6u, 25u, 1u);
  DEF_funct3__h11231 = DEF_d2e_first____d236.get_bits_in_word8(6u, 2u, 3u);
  DEF_x__h12131 = DEF_d2e_first____d236.get_bits_in_word8(6u, 2u, 2u);
  DEF_d2e_first__36_BIT_213___d261 = DEF_d2e_first____d236.get_bits_in_word8(6u, 21u, 1u);
  DEF_d2e_first__36_BIT_212___d373 = DEF_d2e_first____d236.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__36_BIT_187___d310 = DEF_d2e_first____d236.get_bits_in_word8(5u, 27u, 1u);
  DEF_d2e_first__36_BIT_185___d335 = DEF_d2e_first____d236.get_bits_in_word8(5u, 25u, 1u);
  DEF_dEpoch__h9366 = DEF_d2e_first____d236.get_bits_in_word8(3u, 21u, 1u);
  DEF_d2e_first__36_BIT_184___d334 = DEF_d2e_first____d236.get_bits_in_word8(5u, 24u, 1u);
  DEF_v__h10853 = DEF_pc__h9367 + 4u;
  DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327 = DEF_d2e_first____d236.get_bits_in_word8(5u,
												 26u,
												 3u) == (tUInt8)6u;
  DEF_def__h1753 = INST_program_counter_port_0.METH_whas() ? DEF_x_wget__h1440 : DEF_def__h11904;
  DEF_req_byte_en__h10362 = DEF_d2e_first__36_BIT_187___d310 ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 = DEF_d2e_first____d236.get_bits_in_word8(6u,
													  22u,
													  3u);
  DEF_d2e_first__36_BITS_116_TO_85_45_EQ_d2e_first___ETC___d345 = DEF_rv1__h9369 == DEF_rv2__h9370;
  DEF_d2e_first__36_BITS_116_TO_85_45_SLT_d2e_first__ETC___d349 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rv1__h9369),
									   32u,
									   (tUInt32)(DEF_rv2__h9370));
  DEF_d2e_first__36_BITS_116_TO_85_45_ULT_d2e_first__ETC___d353 = DEF_rv1__h9369 < DEF_rv2__h9370;
  switch (DEF_funct3__h11231) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = DEF_d2e_first__36_BITS_116_TO_85_45_EQ_d2e_first___ETC___d345;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = !DEF_d2e_first__36_BITS_116_TO_85_45_EQ_d2e_first___ETC___d345;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = DEF_d2e_first__36_BITS_116_TO_85_45_SLT_d2e_first__ETC___d349;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = !DEF_d2e_first__36_BITS_116_TO_85_45_SLT_d2e_first__ETC___d349;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = DEF_d2e_first__36_BITS_116_TO_85_45_ULT_d2e_first__ETC___d353;
    break;
  default:
    DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 = !DEF_d2e_first__36_BITS_116_TO_85_45_ULT_d2e_first__ETC___d353;
  }
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 = DEF_dEpoch__h9366 == DEF_y__h9534;
  DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242 = DEF_d2e_first____d236.get_bits_in_word8(5u,
											       25u,
											       2u) == (tUInt8)0u;
  DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244 = DEF_d2e_first__36_BIT_188___d240 || !DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242;
  DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307 = !DEF_d2e_first__36_BIT_188___d240 && DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242;
  DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38___d413 = !DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238;
  DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_13_ETC___d419 = DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38___d413 && (DEF_d2e_first____d236.get_bits_in_word8(6u,
																				     26u,
																				     1u) && !(DEF_rd_idx__h9371 == (tUInt8)0u));
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d332 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 && (DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244 && !DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327);
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d329 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 && (DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244 && DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327);
  DEF_x__h9976 = 8191u & (((((((tUInt32)(DEF_d2e_first__36_BIT_213___d261)) << 12u) | (((tUInt32)(DEF_d2e_first____d236.get_bits_in_word8(5u,
																	  29u,
																	  1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d236.get_bits_in_word8(6u,
																									       15u,
																									       6u))) << 5u)) | (((tUInt32)(primExtract8(4u,
																															222u,
																															DEF_d2e_first____d236,
																															32u,
																															193u,
																															32u,
																															190u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h10139 = 2097151u & (((((((tUInt32)(DEF_d2e_first__36_BIT_213___d261)) << 20u) | (((tUInt32)(DEF_d2e_first____d236.get_bits_in_word8(6u,
																	      2u,
																	      8u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d236.get_bits_in_word8(6u,
																										   10u,
																										   1u))) << 11u)) | (DEF_d2e_first____d236.get_bits_in_word32(6u,
																																	      11u,
																																	      10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h9906 = 4095u & ((((tUInt32)(DEF_d2e_first____d236.get_bits_in_word8(6u,
									      15u,
									      7u))) << 5u) | (tUInt32)(primExtract8(5u,
														    222u,
														    DEF_d2e_first____d236,
														    32u,
														    193u,
														    32u,
														    189u)));
  DEF_imm__h9538 = DEF_d2e_first__36_BIT_217___d246 && DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 == (tUInt8)0u ? primSignExt32(32u,
																		   12u,
																		   (tUInt32)(DEF_x__h9858)) : (DEF_d2e_first__36_BIT_217___d246 && DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 == (tUInt8)1u ? primSignExt32(32u,
																																					       12u,
																																					       (tUInt32)(DEF_x__h9906)) : (DEF_d2e_first__36_BIT_217___d246 && DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 == (tUInt8)2u ? primSignExt32(32u,
																																																									   13u,
																																																									   (tUInt32)(DEF_x__h9976)) : (DEF_d2e_first__36_BIT_217___d246 && DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 == (tUInt8)3u ? DEF_d2e_first____d236.get_bits_in_word32(6u,
																																																																																  2u,
																																																																																  20u) << 12u : (DEF_d2e_first__36_BIT_217___d246 && DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																		 21u,
																																																																																																		 (tUInt32)(DEF_x__h10139)) : 0u))));
  DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285 = DEF_rv1__h9369 + DEF_imm__h9538;
  DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 = (tUInt32)(DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285 >> 2u);
  DEF_alu_src2__h11230 = DEF_d2e_first__36_BIT_187___d310 ? DEF_rv2__h9370 : DEF_imm__h9538;
  DEF_shamt__h11236 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h11230);
  DEF_offset__h9545 = (tUInt8)((tUInt8)3u & DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285);
  DEF_rd_val__h11229 = DEF_pc__h9367 + DEF_imm__h9538;
  DEF_nextPC__h11640 = (((tUInt32)(DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___snd__h11657 = DEF_IF_d2e_first__36_BITS_196_TO_194_43_EQ_0b0_44__ETC___d359 ? DEF_rd_val__h11229 : DEF_v__h10853;
  DEF__theResult___snd__h11638 = DEF_d2e_first__36_BIT_184___d334 && !DEF_d2e_first__36_BIT_185___d335 ? DEF_nextPC__h11640 : DEF__theResult___snd__h11657;
  DEF__theResult___snd__h11572 = DEF_d2e_first__36_BIT_184___d334 && DEF_d2e_first__36_BIT_185___d335 ? DEF_rd_val__h11229 : DEF__theResult___snd__h11638;
  DEF_nextPc__h11460 = DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327 ? DEF__theResult___snd__h11572 : DEF_v__h10853;
  DEF_x__h11874 = INST_program_counter_readBeforeLaterWrites_1.METH_read() ? DEF_nextPc__h11460 : DEF_def__h1753;
  DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d289 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 == 1006649342u;
  DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d288 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 == 1006649341u;
  DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d287 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 == 1006649340u;
  DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d308 = DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307 && (DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d287 || (DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d288 || DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d289));
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d367 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 && !(DEF_ppc__h9368 == DEF_nextPc__h11460);
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 && (DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307 && (!DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d287 && (!DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d288 && !DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d289)));
  DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 && DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d308;
  DEF_x__h11386 = primSLT8(1u, 32u, (tUInt32)(DEF_rv1__h9369), 32u, (tUInt32)(DEF_alu_src2__h11230));
  DEF_x__h11393 = DEF_rv1__h9369 < DEF_alu_src2__h11230;
  switch (DEF_funct3__h11231) {
  case (tUInt8)0u:
    DEF_rd_val__h11233 = DEF_d2e_first__36_BIT_187___d310 && DEF_d2e_first__36_BIT_212___d373 ? DEF_rv1__h9369 - DEF_alu_src2__h11230 : DEF_rv1__h9369 + DEF_alu_src2__h11230;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h11233 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_rv1__h9369),
				      5u,
				      (tUInt8)(DEF_shamt__h11236));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h11233 = (tUInt32)(DEF_x__h11386);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h11233 = (tUInt32)(DEF_x__h11393);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h11233 = DEF_rv1__h9369 ^ DEF_alu_src2__h11230;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h11233 = DEF_d2e_first__36_BIT_212___d373 ? primShiftRA32(32u,
									  32u,
									  (tUInt32)(DEF_rv1__h9369),
									  5u,
									  (tUInt8)(DEF_shamt__h11236)) : primShiftR32(32u,
														      32u,
														      (tUInt32)(DEF_rv1__h9369),
														      5u,
														      (tUInt8)(DEF_shamt__h11236));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h11233 = DEF_rv1__h9369 | DEF_alu_src2__h11230;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h11233 = DEF_rv1__h9369 & DEF_alu_src2__h11230;
    break;
  default:
    DEF_rd_val__h11233 = 0u;
  }
  DEF_data__h9540 = DEF_d2e_first__36_BIT_184___d334 && DEF_d2e_first__36_BIT_187___d310 ? DEF_imm__h9538 : (DEF_d2e_first__36_BIT_184___d334 && !DEF_d2e_first__36_BIT_187___d310 ? DEF_rd_val__h11229 : DEF_rd_val__h11233);
  DEF_v__h10818 = DEF_d2e_first__36_BITS_188_TO_186_26_EQ_0b110___d327 ? DEF_v__h10853 : DEF_data__h9540;
  DEF_shift_amount__h9737 = (tUInt8)31u & (DEF_offset__h9545 << 3u);
  DEF_x__h10389 = primShiftL32(32u,
			       32u,
			       (tUInt32)(DEF_rv2__h9370),
			       5u,
			       (tUInt8)(DEF_shift_amount__h9737));
  DEF_data__h11457 = DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307 ? DEF_x__h10389 : DEF_v__h10818;
  DEF_x__h11779 = (tUInt8)1u & (DEF_y__h9534 + (tUInt8)1u);
  DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411.set_bits_in_word(DEF_d2e_first____d236.get_bits_in_word32(6u,
															  6u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    222u,
														    DEF_d2e_first____d236,
														    32u,
														    197u,
														    32u,
														    182u) << 16u) | (tUInt32)(DEF_current_id__h9372 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_current_id__h9372),
															0u);
  DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d307 && DEF_d2e_first____d236.get_bits_in_word8(6u,
																											4u,
																											1u))) << 29u) | (((tUInt32)(DEF_x__h12131)) << 27u)) | (((tUInt32)(DEF_offset__h9545)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d308)) << 24u)) | (tUInt32)(DEF_data__h11457 >> 8u)),
										 3u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h11457))) << 24u) | DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411.get_bits_in_word32(2u,
																															0u,
																															24u),
												     2u).set_whole_word(DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411.get_whole_word(1u),
															1u).set_whole_word(DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411.get_whole_word(0u),
																	   0u);
  DEF_x__h10388 = (DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h10362,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h10388,
															  1u).set_whole_word(DEF_x__h10389,
																	     0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d12,
		    &__str_literal_6,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28,
		    &__str_literal_14);
  INST_d2e.METH_deq();
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_15);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_16, &__str_literal_17);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d12, &__str_literal_18, DEF_req_byte_en__h10362);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_19, &__str_literal_20);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d12, &__str_literal_18, DEF_x__h10388);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_19, &__str_literal_21);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d12,
		    &__str_literal_18,
		    DEF_x__h10389,
		    &__str_literal_22);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d309)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_23);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_16, &__str_literal_17);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s,4", DEF_lfh___d12, &__str_literal_18, DEF_req_byte_en__h10362);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_19, &__str_literal_20);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d12, &__str_literal_18, DEF_x__h10388);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s,s", DEF_lfh___d12, &__str_literal_19, &__str_literal_21);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,s",
		    DEF_lfh___d12,
		    &__str_literal_18,
		    DEF_x__h10389,
		    &__str_literal_22);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
  }
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d325)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d329)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d329)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_24);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d329)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d332)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d332)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_25);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_d2_ETC___d332)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
  }
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d367)
    INST_mEpoch.METH_write(DEF_x__h11779);
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d367)
    INST_program_counter_readBeforeLaterWrites_1.METH_write((tUInt8)1u);
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_AND_NO_ETC___d367)
    INST_program_counter_port_1.METH_wset(DEF_x__h11874);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_8,
		    DEF_current_id__h9372,
		    DEF_signed_0___d28);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238)
      dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d12, &__str_literal_26, DEF_data__h11457);
    if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d12, &__str_literal_10);
  }
  if (DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412);
  if (DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38___d413)
    INST_squashed2.METH_enq(DEF_current_id__h9372);
  if (DEF_NOT_d2e_first__36_BIT_117_37_EQ_mEpoch_0_38_13_ETC___d419)
    INST_scoreboard.METH_remove1(DEF_rd_idx__h9371);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt8 DEF_x__h12883;
  tUInt8 DEF_e2w_first__22_BIT_84_30_AND_NOT_e2w_first__22__ETC___d470;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0_42_AND_e2w_ETC___d471;
  tUInt8 DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d465;
  tUInt8 DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d464;
  tUInt8 DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d468;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_1_91_AND_e2w_ETC___d492;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_2_93_AND_e2w_ETC___d494;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_3_95_AND_e2w_ETC___d496;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_4_97_AND_e2w_ETC___d498;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_5_99_AND_e2w_ETC___d500;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_6_01_AND_e2w_ETC___d502;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_7_03_AND_e2w_ETC___d504;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_8_05_AND_e2w_ETC___d506;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_9_07_AND_e2w_ETC___d508;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_10_09_AND_e2_ETC___d510;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_11_11_AND_e2_ETC___d512;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_12_13_AND_e2_ETC___d514;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_13_15_AND_e2_ETC___d516;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_14_17_AND_e2_ETC___d518;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_15_19_AND_e2_ETC___d520;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_16_21_AND_e2_ETC___d522;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_17_23_AND_e2_ETC___d524;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_18_25_AND_e2_ETC___d526;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_19_27_AND_e2_ETC___d528;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_20_29_AND_e2_ETC___d530;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_21_31_AND_e2_ETC___d532;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_22_33_AND_e2_ETC___d534;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_23_35_AND_e2_ETC___d536;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_24_37_AND_e2_ETC___d538;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_25_39_AND_e2_ETC___d540;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_26_41_AND_e2_ETC___d542;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_27_43_AND_e2_ETC___d544;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_28_45_AND_e2_ETC___d546;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_29_47_AND_e2_ETC___d548;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_30_49_AND_e2_ETC___d550;
  tUInt8 DEF_e2w_first__22_BITS_59_TO_55_41_EQ_31_51_AND_e2_ETC___d552;
  tUInt32 DEF_mem_data__h12831;
  tUInt32 DEF_v__h12538;
  tUInt8 DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d467;
  tUInt32 DEF_v__h12439;
  tUInt8 DEF_x__h12853;
  tUInt32 DEF_mem_data__h12832;
  tUInt32 DEF_x__h12912;
  tUInt32 DEF_x_first_data__h12676;
  tUInt32 DEF_x_first_data__h12801;
  tUInt32 DEF_data__h12266;
  tUInt64 DEF_current_id__h12268;
  DEF_signed_0___d28 = 0u;
  DEF_e2w_first____d422 = INST_e2w.METH_first();
  DEF_rd_idx__h13077 = DEF_e2w_first____d422.get_bits_in_word8(1u, 23u, 5u);
  DEF_fromMMIO_rv_port1__read____d435 = INST_fromMMIO_rv.METH_port1__read();
  DEF_fromDmem_rv_port1__read____d437 = INST_fromDmem_rv.METH_port1__read();
  DEF_current_id__h12268 = primExtract64(48u, 126u, DEF_e2w_first____d422, 32u, 47u, 32u, 0u);
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_data__h12266 = primExtract32(32u, 126u, DEF_e2w_first____d422, 32u, 119u, 32u, 88u);
  DEF_x_first_data__h12801 = DEF_fromDmem_rv_port1__read____d437.get_whole_word(0u);
  DEF_x_first_data__h12676 = DEF_fromMMIO_rv_port1__read____d435.get_whole_word(0u);
  DEF_e2w_first__22_BITS_125_TO_123___d443 = DEF_e2w_first____d422.get_bits_in_word8(3u, 27u, 3u);
  DEF_e2w_first__22_BIT_120___d428 = DEF_e2w_first____d422.get_bits_in_word8(3u, 24u, 1u);
  DEF_e2w_first__22_BIT_84___d430 = DEF_e2w_first____d422.get_bits_in_word8(2u, 20u, 1u);
  DEF_e2w_first__22_BIT_54___d423 = DEF_e2w_first____d422.get_bits_in_word8(1u, 22u, 1u);
  DEF_mem_data__h12831 = DEF_e2w_first__22_BIT_120___d428 ? DEF_x_first_data__h12676 : DEF_x_first_data__h12801;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442 = DEF_rd_idx__h13077 == (tUInt8)0u;
  DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425 = DEF_e2w_first____d422.get_bits_in_word8(1u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_30_49_AND_e2_ETC___d550 = DEF_rd_idx__h13077 == (tUInt8)30u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_31_51_AND_e2_ETC___d552 = DEF_rd_idx__h13077 == (tUInt8)31u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_29_47_AND_e2_ETC___d548 = DEF_rd_idx__h13077 == (tUInt8)29u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_28_45_AND_e2_ETC___d546 = DEF_rd_idx__h13077 == (tUInt8)28u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_27_43_AND_e2_ETC___d544 = DEF_rd_idx__h13077 == (tUInt8)27u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_26_41_AND_e2_ETC___d542 = DEF_rd_idx__h13077 == (tUInt8)26u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_25_39_AND_e2_ETC___d540 = DEF_rd_idx__h13077 == (tUInt8)25u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_23_35_AND_e2_ETC___d536 = DEF_rd_idx__h13077 == (tUInt8)23u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_24_37_AND_e2_ETC___d538 = DEF_rd_idx__h13077 == (tUInt8)24u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_22_33_AND_e2_ETC___d534 = DEF_rd_idx__h13077 == (tUInt8)22u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_21_31_AND_e2_ETC___d532 = DEF_rd_idx__h13077 == (tUInt8)21u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_20_29_AND_e2_ETC___d530 = DEF_rd_idx__h13077 == (tUInt8)20u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_19_27_AND_e2_ETC___d528 = DEF_rd_idx__h13077 == (tUInt8)19u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_18_25_AND_e2_ETC___d526 = DEF_rd_idx__h13077 == (tUInt8)18u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_13_15_AND_e2_ETC___d516 = DEF_rd_idx__h13077 == (tUInt8)13u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_17_23_AND_e2_ETC___d524 = DEF_rd_idx__h13077 == (tUInt8)17u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_16_21_AND_e2_ETC___d522 = DEF_rd_idx__h13077 == (tUInt8)16u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_15_19_AND_e2_ETC___d520 = DEF_rd_idx__h13077 == (tUInt8)15u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_14_17_AND_e2_ETC___d518 = DEF_rd_idx__h13077 == (tUInt8)14u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_12_13_AND_e2_ETC___d514 = DEF_rd_idx__h13077 == (tUInt8)12u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_11_11_AND_e2_ETC___d512 = DEF_rd_idx__h13077 == (tUInt8)11u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_10_09_AND_e2_ETC___d510 = DEF_rd_idx__h13077 == (tUInt8)10u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_9_07_AND_e2w_ETC___d508 = DEF_rd_idx__h13077 == (tUInt8)9u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_8_05_AND_e2w_ETC___d506 = DEF_rd_idx__h13077 == (tUInt8)8u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_7_03_AND_e2w_ETC___d504 = DEF_rd_idx__h13077 == (tUInt8)7u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_6_01_AND_e2w_ETC___d502 = DEF_rd_idx__h13077 == (tUInt8)6u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_5_99_AND_e2w_ETC___d500 = DEF_rd_idx__h13077 == (tUInt8)5u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_4_97_AND_e2w_ETC___d498 = DEF_rd_idx__h13077 == (tUInt8)4u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_3_95_AND_e2w_ETC___d496 = DEF_rd_idx__h13077 == (tUInt8)3u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_2_93_AND_e2w_ETC___d494 = DEF_rd_idx__h13077 == (tUInt8)2u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_1_91_AND_e2w_ETC___d492 = DEF_rd_idx__h13077 == (tUInt8)1u && DEF_e2w_first__22_BIT_84___d430;
  DEF_e2w_first__22_BIT_84_30_AND_NOT_e2w_first__22__ETC___d470 = DEF_e2w_first__22_BIT_84___d430 && !DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442;
  DEF_NOT_e2w_first__22_BIT_120_28___d429 = !DEF_e2w_first__22_BIT_120___d428;
  DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d464 = !DEF_e2w_first__22_BIT_54___d423 && DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425;
  DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d467 = DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d464 && (DEF_e2w_first__22_BIT_120___d428 || DEF_e2w_first__22_BIT_84___d430);
  DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d468 = DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d467 && DEF_NOT_e2w_first__22_BIT_120_28___d429;
  DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d465 = DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d464 && DEF_e2w_first__22_BIT_120___d428;
  DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0_42_AND_e2w_ETC___d471 = DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442 && DEF_e2w_first__22_BIT_84_30_AND_NOT_e2w_first__22__ETC___d470;
  DEF_x__h12883 = (tUInt8)31u & (DEF_e2w_first____d422.get_bits_in_word8(3u, 25u, 2u) << 3u);
  DEF_mem_data__h12832 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h12831),
				      5u,
				      (tUInt8)(DEF_x__h12883));
  DEF_x__h12912 = (tUInt32)(65535u & DEF_mem_data__h12832);
  DEF_x__h12853 = (tUInt8)((tUInt8)255u & DEF_mem_data__h12832);
  switch (DEF_e2w_first__22_BITS_125_TO_123___d443) {
  case (tUInt8)0u:
    DEF_v__h12538 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h12853));
    break;
  case (tUInt8)1u:
    DEF_v__h12538 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h12912));
    break;
  case (tUInt8)4u:
    DEF_v__h12538 = (tUInt32)(DEF_x__h12853);
    break;
  case (tUInt8)5u:
    DEF_v__h12538 = DEF_x__h12912;
    break;
  case (tUInt8)2u:
    DEF_v__h12538 = DEF_mem_data__h12832;
    break;
  default:
    DEF_v__h12538 = DEF_data__h12266;
  }
  DEF_v__h12439 = DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d467 ? DEF_v__h12538 : DEF_data__h12266;
  INST_e2w.METH_deq();
  DEF__0_CONCAT_DONTCARE___d62.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d12,
		    &__str_literal_6,
		    DEF_current_id__h12268,
		    DEF_signed_0___d28,
		    &__str_literal_27);
  INST_retired.METH_enq(DEF_current_id__h12268);
  if (DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d465)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  if (DEF_NOT_e2w_first__22_BIT_54_23_63_AND_e2w_first___ETC___d468)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_1_91_AND_e2w_ETC___d492)
    INST_rf_1.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0_42_AND_e2w_ETC___d471)
    INST_rf_0.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_2_93_AND_e2w_ETC___d494)
    INST_rf_2.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_3_95_AND_e2w_ETC___d496)
    INST_rf_3.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_4_97_AND_e2w_ETC___d498)
    INST_rf_4.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_5_99_AND_e2w_ETC___d500)
    INST_rf_5.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_6_01_AND_e2w_ETC___d502)
    INST_rf_6.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_7_03_AND_e2w_ETC___d504)
    INST_rf_7.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_8_05_AND_e2w_ETC___d506)
    INST_rf_8.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_9_07_AND_e2w_ETC___d508)
    INST_rf_9.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_10_09_AND_e2_ETC___d510)
    INST_rf_10.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_11_11_AND_e2_ETC___d512)
    INST_rf_11.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_12_13_AND_e2_ETC___d514)
    INST_rf_12.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_14_17_AND_e2_ETC___d518)
    INST_rf_14.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_13_15_AND_e2_ETC___d516)
    INST_rf_13.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_15_19_AND_e2_ETC___d520)
    INST_rf_15.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_16_21_AND_e2_ETC___d522)
    INST_rf_16.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_17_23_AND_e2_ETC___d524)
    INST_rf_17.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_18_25_AND_e2_ETC___d526)
    INST_rf_18.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_19_27_AND_e2_ETC___d528)
    INST_rf_19.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_20_29_AND_e2_ETC___d530)
    INST_rf_20.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_21_31_AND_e2_ETC___d532)
    INST_rf_21.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_22_33_AND_e2_ETC___d534)
    INST_rf_22.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_23_35_AND_e2_ETC___d536)
    INST_rf_23.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_24_37_AND_e2_ETC___d538)
    INST_rf_24.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_26_41_AND_e2_ETC___d542)
    INST_rf_26.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_25_39_AND_e2_ETC___d540)
    INST_rf_25.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_27_43_AND_e2_ETC___d544)
    INST_rf_27.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_28_45_AND_e2_ETC___d546)
    INST_rf_28.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_29_47_AND_e2_ETC___d548)
    INST_rf_29.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_30_49_AND_e2_ETC___d550)
    INST_rf_30.METH_write(DEF_v__h12439);
  if (DEF_e2w_first__22_BIT_84_30_AND_NOT_e2w_first__22__ETC___d470)
    INST_scoreboard.METH_remove2(DEF_rd_idx__h13077);
  if (DEF_e2w_first__22_BITS_59_TO_55_41_EQ_31_51_AND_e2_ETC___d552)
    INST_rf_31.METH_write(DEF_v__h12439);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h13823;
  tUInt64 DEF__read__h4387;
  tUInt64 DEF_f__h13812;
  DEF_signed_0___d28 = 0u;
  DEF_f__h13812 = INST_retired.METH_first();
  DEF__read__h4387 = INST_commit_id.METH_read();
  DEF_lfh___d12 = INST_lfh.METH_read();
  DEF_x__h13823 = 281474976710655llu & (DEF__read__h4387 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h13823);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d12,
		    &__str_literal_28,
		    DEF_f__h13812,
		    DEF__read__h4387,
		    DEF_signed_0___d28);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h13948;
  DEF_signed_1___d559 = 1u;
  DEF_signed_0___d28 = 0u;
  DEF_f__h13948 = INST_squashed.METH_first();
  DEF_lfh___d12 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d12,
		    &__str_literal_28,
		    DEF_f__h13948,
		    DEF_signed_0___d28,
		    DEF_signed_1___d559);
}

void MOD_mkpipelined::RL_administrative_konata_flush2()
{
  tUInt64 DEF_f__h14053;
  DEF_signed_1___d559 = 1u;
  DEF_signed_0___d28 = 0u;
  DEF_f__h14053 = INST_squashed2.METH_first();
  DEF_lfh___d12 = INST_lfh.METH_read();
  INST_squashed2.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d12,
		    &__str_literal_28,
		    DEF_f__h14053,
		    DEF_signed_0___d28,
		    DEF_signed_1___d559);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF_toImem_rv_port1__read____d562 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d562, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d62.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d562 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d562.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d563.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d563);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d564 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d564.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF_toDmem_rv_port1__read____d566 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d566, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d62.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d566 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d566.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d567.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d567);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d568 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d568.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF_toMMIO_rv_port1__read____d570 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d570,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d62.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d62);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d570 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d570.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d571.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d571);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d572 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d572.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed2.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_scoreboard.reset_RST_N(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_program_counter_register.reset_RST(ARG_rst_in);
  INST_mEpoch.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_count.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_count.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mEpoch.dump_state(indent + 2u);
  INST_program_counter_port_0.dump_state(indent + 2u);
  INST_program_counter_port_1.dump_state(indent + 2u);
  INST_program_counter_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_program_counter_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_program_counter_register.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_scoreboard.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_squashed2.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 130u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_e2w_first__22_BIT_120_28___d429", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d11", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d62", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_program_counter_register_CONCAT_0___d29", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d567", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d563", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d571", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BIT_188___d240", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BIT_213___d261", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__36_BIT_217___d246", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d236", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dEpoch__h9366", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h11904", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h1753", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BITS_125_TO_123___d443", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BITS_59_TO_55_41_EQ_0___d442", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BIT_120___d428", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BIT_54___d423", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__22_BIT_84___d430", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d422", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__4_BITS_112_TO_48___d231", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d34", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fEpoch__h6088", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d568", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d437", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d564", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d37", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d572", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d435", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h9538", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d12", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "program_counter_register_CONCAT_IF_program_cou_ETC___d32", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h13077", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h6114", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h6112", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h6113", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1__h9369", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d28", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_1___d559", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4803", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d295", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d566", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d13", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d562", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d292", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d570", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10139", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9858", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9906", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9976", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1440", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h9534", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_count.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mEpoch.dump_VCD_defs(num);
  num = INST_program_counter_port_0.dump_VCD_defs(num);
  num = INST_program_counter_port_1.dump_VCD_defs(num);
  num = INST_program_counter_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_program_counter_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_program_counter_register.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_squashed2.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_scoreboard.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248) != DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248, 3u);
	backing.DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 = DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233) != DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233, 117u);
	backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233 = DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234) != DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234, 222u);
	backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234 = DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412) != DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412, 126u);
	backing.DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412 = DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412;
      }
      ++num;
      if ((backing.DEF_NOT_e2w_first__22_BIT_120_28___d429) != DEF_NOT_e2w_first__22_BIT_120_28___d429)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_e2w_first__22_BIT_120_28___d429, 1u);
	backing.DEF_NOT_e2w_first__22_BIT_120_28___d429 = DEF_NOT_e2w_first__22_BIT_120_28___d429;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d11) != DEF_TASK_fopen___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d11, 32u);
	backing.DEF_TASK_fopen___d11 = DEF_TASK_fopen___d11;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d62) != DEF__0_CONCAT_DONTCARE___d62)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d62, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d62 = DEF__0_CONCAT_DONTCARE___d62;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29) != DEF__16_CONCAT_program_counter_register_CONCAT_0___d29)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_program_counter_register_CONCAT_0___d29, 69u);
	backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29 = DEF__16_CONCAT_program_counter_register_CONCAT_0___d29;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318) != DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318 = DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d567) != DEF__1_CONCAT_getDResp_a___d567)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d567, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d567 = DEF__1_CONCAT_getDResp_a___d567;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d563) != DEF__1_CONCAT_getIResp_a___d563)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d563, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d563 = DEF__1_CONCAT_getIResp_a___d563;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d571) != DEF__1_CONCAT_getMMIOResp_a___d571)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d571, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d571 = DEF__1_CONCAT_getMMIOResp_a___d571;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285) != DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285, 32u);
	backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286) != DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286, 30u);
	backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242) != DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242, 1u);
	backing.DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242 = DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411) != DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411, 88u);
	backing.DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411 = DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238) != DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238, 1u);
	backing.DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244) != DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244, 1u);
	backing.DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244 = DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BIT_188___d240) != DEF_d2e_first__36_BIT_188___d240)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BIT_188___d240, 1u);
	backing.DEF_d2e_first__36_BIT_188___d240 = DEF_d2e_first__36_BIT_188___d240;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BIT_213___d261) != DEF_d2e_first__36_BIT_213___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BIT_213___d261, 1u);
	backing.DEF_d2e_first__36_BIT_213___d261 = DEF_d2e_first__36_BIT_213___d261;
      }
      ++num;
      if ((backing.DEF_d2e_first__36_BIT_217___d246) != DEF_d2e_first__36_BIT_217___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__36_BIT_217___d246, 1u);
	backing.DEF_d2e_first__36_BIT_217___d246 = DEF_d2e_first__36_BIT_217___d246;
      }
      ++num;
      if ((backing.DEF_d2e_first____d236) != DEF_d2e_first____d236)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d236, 222u);
	backing.DEF_d2e_first____d236 = DEF_d2e_first____d236;
      }
      ++num;
      if ((backing.DEF_dEpoch__h9366) != DEF_dEpoch__h9366)
      {
	vcd_write_val(sim_hdl, num, DEF_dEpoch__h9366, 1u);
	backing.DEF_dEpoch__h9366 = DEF_dEpoch__h9366;
      }
      ++num;
      if ((backing.DEF_def__h11904) != DEF_def__h11904)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h11904, 32u);
	backing.DEF_def__h11904 = DEF_def__h11904;
      }
      ++num;
      if ((backing.DEF_def__h1753) != DEF_def__h1753)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h1753, 32u);
	backing.DEF_def__h1753 = DEF_def__h1753;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BITS_125_TO_123___d443) != DEF_e2w_first__22_BITS_125_TO_123___d443)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BITS_125_TO_123___d443, 3u);
	backing.DEF_e2w_first__22_BITS_125_TO_123___d443 = DEF_e2w_first__22_BITS_125_TO_123___d443;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425) != DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425, 1u);
	backing.DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425 = DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442) != DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442, 1u);
	backing.DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442 = DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BIT_120___d428) != DEF_e2w_first__22_BIT_120___d428)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BIT_120___d428, 1u);
	backing.DEF_e2w_first__22_BIT_120___d428 = DEF_e2w_first__22_BIT_120___d428;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BIT_54___d423) != DEF_e2w_first__22_BIT_54___d423)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BIT_54___d423, 1u);
	backing.DEF_e2w_first__22_BIT_54___d423 = DEF_e2w_first__22_BIT_54___d423;
      }
      ++num;
      if ((backing.DEF_e2w_first__22_BIT_84___d430) != DEF_e2w_first__22_BIT_84___d430)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__22_BIT_84___d430, 1u);
	backing.DEF_e2w_first__22_BIT_84___d430 = DEF_e2w_first__22_BIT_84___d430;
      }
      ++num;
      if ((backing.DEF_e2w_first____d422) != DEF_e2w_first____d422)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d422, 126u);
	backing.DEF_e2w_first____d422 = DEF_e2w_first____d422;
      }
      ++num;
      if ((backing.DEF_f2d_first__4_BITS_112_TO_48___d231) != DEF_f2d_first__4_BITS_112_TO_48___d231)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__4_BITS_112_TO_48___d231, 65u);
	backing.DEF_f2d_first__4_BITS_112_TO_48___d231 = DEF_f2d_first__4_BITS_112_TO_48___d231;
      }
      ++num;
      if ((backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36) != DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36, 1u);
	backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
      }
      ++num;
      if ((backing.DEF_f2d_first____d34) != DEF_f2d_first____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d34, 113u);
	backing.DEF_f2d_first____d34 = DEF_f2d_first____d34;
      }
      ++num;
      if ((backing.DEF_fEpoch__h6088) != DEF_fEpoch__h6088)
      {
	vcd_write_val(sim_hdl, num, DEF_fEpoch__h6088, 1u);
	backing.DEF_fEpoch__h6088 = DEF_fEpoch__h6088;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d568) != DEF_fromDmem_rv_port0__read____d568)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d568, 69u);
	backing.DEF_fromDmem_rv_port0__read____d568 = DEF_fromDmem_rv_port0__read____d568;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d437) != DEF_fromDmem_rv_port1__read____d437)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d437, 69u);
	backing.DEF_fromDmem_rv_port1__read____d437 = DEF_fromDmem_rv_port1__read____d437;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d564) != DEF_fromImem_rv_port0__read____d564)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d564, 69u);
	backing.DEF_fromImem_rv_port0__read____d564 = DEF_fromImem_rv_port0__read____d564;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d37) != DEF_fromImem_rv_port1__read____d37)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d37, 69u);
	backing.DEF_fromImem_rv_port1__read____d37 = DEF_fromImem_rv_port1__read____d37;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d572) != DEF_fromMMIO_rv_port0__read____d572)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d572, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d572 = DEF_fromMMIO_rv_port0__read____d572;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d435) != DEF_fromMMIO_rv_port1__read____d435)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d435, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d435 = DEF_fromMMIO_rv_port1__read____d435;
      }
      ++num;
      if ((backing.DEF_imm__h9538) != DEF_imm__h9538)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h9538, 32u);
	backing.DEF_imm__h9538 = DEF_imm__h9538;
      }
      ++num;
      if ((backing.DEF_lfh___d12) != DEF_lfh___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d12, 32u);
	backing.DEF_lfh___d12 = DEF_lfh___d12;
      }
      ++num;
      if ((backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32) != DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32, 113u);
	backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32 = DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32;
      }
      ++num;
      if ((backing.DEF_rd_idx__h13077) != DEF_rd_idx__h13077)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h13077, 5u);
	backing.DEF_rd_idx__h13077 = DEF_rd_idx__h13077;
      }
      ++num;
      if ((backing.DEF_rd_idx__h6114) != DEF_rd_idx__h6114)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h6114, 5u);
	backing.DEF_rd_idx__h6114 = DEF_rd_idx__h6114;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h6112) != DEF_rs1_idx__h6112)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h6112, 5u);
	backing.DEF_rs1_idx__h6112 = DEF_rs1_idx__h6112;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h6113) != DEF_rs2_idx__h6113)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h6113, 5u);
	backing.DEF_rs2_idx__h6113 = DEF_rs2_idx__h6113;
      }
      ++num;
      if ((backing.DEF_rv1__h9369) != DEF_rv1__h9369)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1__h9369, 32u);
	backing.DEF_rv1__h9369 = DEF_rv1__h9369;
      }
      ++num;
      if ((backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40) != DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40, 1u);
	backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40;
      }
      ++num;
      if ((backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42) != DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42, 1u);
	backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42;
      }
      ++num;
      if ((backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45) != DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45, 1u);
	backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
      }
      ++num;
      if ((backing.DEF_signed_0___d28) != DEF_signed_0___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d28, 32u);
	backing.DEF_signed_0___d28 = DEF_signed_0___d28;
      }
      ++num;
      if ((backing.DEF_signed_1___d559) != DEF_signed_1___d559)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_1___d559, 32u);
	backing.DEF_signed_1___d559 = DEF_signed_1___d559;
      }
      ++num;
      if ((backing.DEF_starting__h4803) != DEF_starting__h4803)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4803, 1u);
	backing.DEF_starting__h4803 = DEF_starting__h4803;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d295) != DEF_toDmem_rv_port0__read____d295)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d295, 69u);
	backing.DEF_toDmem_rv_port0__read____d295 = DEF_toDmem_rv_port0__read____d295;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d566) != DEF_toDmem_rv_port1__read____d566)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d566, 69u);
	backing.DEF_toDmem_rv_port1__read____d566 = DEF_toDmem_rv_port1__read____d566;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d13) != DEF_toImem_rv_port0__read____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d13, 69u);
	backing.DEF_toImem_rv_port0__read____d13 = DEF_toImem_rv_port0__read____d13;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d562) != DEF_toImem_rv_port1__read____d562)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d562, 69u);
	backing.DEF_toImem_rv_port1__read____d562 = DEF_toImem_rv_port1__read____d562;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d292) != DEF_toMMIO_rv_port0__read____d292)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d292, 69u);
	backing.DEF_toMMIO_rv_port0__read____d292 = DEF_toMMIO_rv_port0__read____d292;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d570) != DEF_toMMIO_rv_port1__read____d570)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d570, 69u);
	backing.DEF_toMMIO_rv_port1__read____d570 = DEF_toMMIO_rv_port1__read____d570;
      }
      ++num;
      if ((backing.DEF_x__h10139) != DEF_x__h10139)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10139, 21u);
	backing.DEF_x__h10139 = DEF_x__h10139;
      }
      ++num;
      if ((backing.DEF_x__h9858) != DEF_x__h9858)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9858, 12u);
	backing.DEF_x__h9858 = DEF_x__h9858;
      }
      ++num;
      if ((backing.DEF_x__h9906) != DEF_x__h9906)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9906, 12u);
	backing.DEF_x__h9906 = DEF_x__h9906;
      }
      ++num;
      if ((backing.DEF_x__h9976) != DEF_x__h9976)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9976, 13u);
	backing.DEF_x__h9976 = DEF_x__h9976;
      }
      ++num;
      if ((backing.DEF_x_wget__h1440) != DEF_x_wget__h1440)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1440, 32u);
	backing.DEF_x_wget__h1440 = DEF_x_wget__h1440;
      }
      ++num;
      if ((backing.DEF_y__h9534) != DEF_y__h9534)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h9534, 1u);
	backing.DEF_y__h9534 = DEF_y__h9534;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248, 3u);
      backing.DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248 = DEF_IF_d2e_first__36_BIT_217_46_THEN_d2e_first__36_ETC___d248;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233, 117u);
      backing.DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233 = DEF_IF_fromImem_rv_port1__read__7_BITS_19_TO_15_9__ETC___d233;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234, 222u);
      backing.DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234 = DEF_IF_fromImem_rv_port1__read__7_BITS_6_TO_0_24_E_ETC___d234;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412, 126u);
      backing.DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412 = DEF_NOT_d2e_first__36_BIT_188_40_06_AND_d2e_first__ETC___d412;
      vcd_write_val(sim_hdl, num++, DEF_NOT_e2w_first__22_BIT_120_28___d429, 1u);
      backing.DEF_NOT_e2w_first__22_BIT_120_28___d429 = DEF_NOT_e2w_first__22_BIT_120_28___d429;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d11, 32u);
      backing.DEF_TASK_fopen___d11 = DEF_TASK_fopen___d11;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d62, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d62 = DEF__0_CONCAT_DONTCARE___d62;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_program_counter_register_CONCAT_0___d29, 69u);
      backing.DEF__16_CONCAT_program_counter_register_CONCAT_0___d29 = DEF__16_CONCAT_program_counter_register_CONCAT_0___d29;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318 = DEF__1_CONCAT_IF_d2e_first__36_BIT_187_10_THEN_1_EL_ETC___d318;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d567, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d567 = DEF__1_CONCAT_getDResp_a___d567;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d563, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d563 = DEF__1_CONCAT_getIResp_a___d563;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d571, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d571 = DEF__1_CONCAT_getMMIOResp_a___d571;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285, 32u);
      backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286, 30u);
      backing.DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286 = DEF_d2e_first__36_BITS_116_TO_85_45_PLUS_IF_d2e_fi_ETC___d286;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242, 1u);
      backing.DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242 = DEF_d2e_first__36_BITS_186_TO_185_41_EQ_0b0___d242;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411, 88u);
      backing.DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411 = DEF_d2e_first__36_BITS_221_TO_182_10_CONCAT_d2e_fi_ETC___d411;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238, 1u);
      backing.DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238 = DEF_d2e_first__36_BIT_117_37_EQ_mEpoch_0___d238;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244, 1u);
      backing.DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244 = DEF_d2e_first__36_BIT_188_40_OR_NOT_d2e_first__36__ETC___d244;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BIT_188___d240, 1u);
      backing.DEF_d2e_first__36_BIT_188___d240 = DEF_d2e_first__36_BIT_188___d240;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BIT_213___d261, 1u);
      backing.DEF_d2e_first__36_BIT_213___d261 = DEF_d2e_first__36_BIT_213___d261;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__36_BIT_217___d246, 1u);
      backing.DEF_d2e_first__36_BIT_217___d246 = DEF_d2e_first__36_BIT_217___d246;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d236, 222u);
      backing.DEF_d2e_first____d236 = DEF_d2e_first____d236;
      vcd_write_val(sim_hdl, num++, DEF_dEpoch__h9366, 1u);
      backing.DEF_dEpoch__h9366 = DEF_dEpoch__h9366;
      vcd_write_val(sim_hdl, num++, DEF_def__h11904, 32u);
      backing.DEF_def__h11904 = DEF_def__h11904;
      vcd_write_val(sim_hdl, num++, DEF_def__h1753, 32u);
      backing.DEF_def__h1753 = DEF_def__h1753;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BITS_125_TO_123___d443, 3u);
      backing.DEF_e2w_first__22_BITS_125_TO_123___d443 = DEF_e2w_first__22_BITS_125_TO_123___d443;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425, 1u);
      backing.DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425 = DEF_e2w_first__22_BITS_52_TO_51_24_EQ_0b0___d425;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442, 1u);
      backing.DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442 = DEF_e2w_first__22_BITS_59_TO_55_41_EQ_0___d442;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BIT_120___d428, 1u);
      backing.DEF_e2w_first__22_BIT_120___d428 = DEF_e2w_first__22_BIT_120___d428;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BIT_54___d423, 1u);
      backing.DEF_e2w_first__22_BIT_54___d423 = DEF_e2w_first__22_BIT_54___d423;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__22_BIT_84___d430, 1u);
      backing.DEF_e2w_first__22_BIT_84___d430 = DEF_e2w_first__22_BIT_84___d430;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d422, 126u);
      backing.DEF_e2w_first____d422 = DEF_e2w_first____d422;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__4_BITS_112_TO_48___d231, 65u);
      backing.DEF_f2d_first__4_BITS_112_TO_48___d231 = DEF_f2d_first__4_BITS_112_TO_48___d231;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36, 1u);
      backing.DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36 = DEF_f2d_first__4_BIT_48_5_EQ_mEpoch_0___d36;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d34, 113u);
      backing.DEF_f2d_first____d34 = DEF_f2d_first____d34;
      vcd_write_val(sim_hdl, num++, DEF_fEpoch__h6088, 1u);
      backing.DEF_fEpoch__h6088 = DEF_fEpoch__h6088;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d568, 69u);
      backing.DEF_fromDmem_rv_port0__read____d568 = DEF_fromDmem_rv_port0__read____d568;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d437, 69u);
      backing.DEF_fromDmem_rv_port1__read____d437 = DEF_fromDmem_rv_port1__read____d437;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d564, 69u);
      backing.DEF_fromImem_rv_port0__read____d564 = DEF_fromImem_rv_port0__read____d564;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d37, 69u);
      backing.DEF_fromImem_rv_port1__read____d37 = DEF_fromImem_rv_port1__read____d37;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d572, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d572 = DEF_fromMMIO_rv_port0__read____d572;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d435, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d435 = DEF_fromMMIO_rv_port1__read____d435;
      vcd_write_val(sim_hdl, num++, DEF_imm__h9538, 32u);
      backing.DEF_imm__h9538 = DEF_imm__h9538;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d12, 32u);
      backing.DEF_lfh___d12 = DEF_lfh___d12;
      vcd_write_val(sim_hdl, num++, DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32, 113u);
      backing.DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32 = DEF_program_counter_register_CONCAT_IF_program_cou_ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h13077, 5u);
      backing.DEF_rd_idx__h13077 = DEF_rd_idx__h13077;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h6114, 5u);
      backing.DEF_rd_idx__h6114 = DEF_rd_idx__h6114;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h6112, 5u);
      backing.DEF_rs1_idx__h6112 = DEF_rs1_idx__h6112;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h6113, 5u);
      backing.DEF_rs2_idx__h6113 = DEF_rs2_idx__h6113;
      vcd_write_val(sim_hdl, num++, DEF_rv1__h9369, 32u);
      backing.DEF_rv1__h9369 = DEF_rv1__h9369;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40, 1u);
      backing.DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40 = DEF_scoreboard_search1_fromImem_rv_port1__read__7__ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42, 1u);
      backing.DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42 = DEF_scoreboard_search2_fromImem_rv_port1__read__7__ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45, 1u);
      backing.DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45 = DEF_scoreboard_search3_fromImem_rv_port1__read__7__ETC___d45;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d28, 32u);
      backing.DEF_signed_0___d28 = DEF_signed_0___d28;
      vcd_write_val(sim_hdl, num++, DEF_signed_1___d559, 32u);
      backing.DEF_signed_1___d559 = DEF_signed_1___d559;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4803, 1u);
      backing.DEF_starting__h4803 = DEF_starting__h4803;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d295, 69u);
      backing.DEF_toDmem_rv_port0__read____d295 = DEF_toDmem_rv_port0__read____d295;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d566, 69u);
      backing.DEF_toDmem_rv_port1__read____d566 = DEF_toDmem_rv_port1__read____d566;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d13, 69u);
      backing.DEF_toImem_rv_port0__read____d13 = DEF_toImem_rv_port0__read____d13;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d562, 69u);
      backing.DEF_toImem_rv_port1__read____d562 = DEF_toImem_rv_port1__read____d562;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d292, 69u);
      backing.DEF_toMMIO_rv_port0__read____d292 = DEF_toMMIO_rv_port0__read____d292;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d570, 69u);
      backing.DEF_toMMIO_rv_port1__read____d570 = DEF_toMMIO_rv_port1__read____d570;
      vcd_write_val(sim_hdl, num++, DEF_x__h10139, 21u);
      backing.DEF_x__h10139 = DEF_x__h10139;
      vcd_write_val(sim_hdl, num++, DEF_x__h9858, 12u);
      backing.DEF_x__h9858 = DEF_x__h9858;
      vcd_write_val(sim_hdl, num++, DEF_x__h9906, 12u);
      backing.DEF_x__h9906 = DEF_x__h9906;
      vcd_write_val(sim_hdl, num++, DEF_x__h9976, 13u);
      backing.DEF_x__h9976 = DEF_x__h9976;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1440, 32u);
      backing.DEF_x_wget__h1440 = DEF_x_wget__h1440;
      vcd_write_val(sim_hdl, num++, DEF_y__h9534, 1u);
      backing.DEF_y__h9534 = DEF_y__h9534;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_count.dump_VCD(dt, backing.INST_count);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mEpoch.dump_VCD(dt, backing.INST_mEpoch);
  INST_program_counter_port_0.dump_VCD(dt, backing.INST_program_counter_port_0);
  INST_program_counter_port_1.dump_VCD(dt, backing.INST_program_counter_port_1);
  INST_program_counter_readBeforeLaterWrites_0.dump_VCD(dt,
							backing.INST_program_counter_readBeforeLaterWrites_0);
  INST_program_counter_readBeforeLaterWrites_1.dump_VCD(dt,
							backing.INST_program_counter_readBeforeLaterWrites_1);
  INST_program_counter_register.dump_VCD(dt, backing.INST_program_counter_register);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_squashed2.dump_VCD(dt, backing.INST_squashed2);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_scoreboard.dump_VCD(dt, levels, backing.INST_scoreboard);
}
