# LAB 2
## Overview

In this lab we used system verilog language for synthesis and implimentation of our circuit and also verified its truth table using FPGA

# CONTENT
The rtl file, constraint file, testbench file,draw.io file and readme.md files are contained in this directory