/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  reg [2:0] celloutsig_0_3z;
  wire [27:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[1] & celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_12z[10] & celloutsig_0_23z);
  assign celloutsig_1_18z = !(celloutsig_1_8z[14] ? 1'h1 : celloutsig_1_16z[3]);
  assign celloutsig_0_33z = celloutsig_0_27z | ~(celloutsig_0_8z[12]);
  assign celloutsig_0_7z = celloutsig_0_2z[3] ^ celloutsig_0_4z[2];
  assign celloutsig_1_0z = ~(in_data[105] ^ in_data[122]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z ^ celloutsig_0_9z);
  assign celloutsig_0_19z = ~(celloutsig_0_13z[5] ^ celloutsig_0_7z);
  assign celloutsig_1_1z = { in_data[113:112], celloutsig_1_0z } / { 1'h1, in_data[136], in_data[96] };
  assign celloutsig_0_4z = { celloutsig_0_2z[16], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[38:35] / { 1'h1, in_data[10:9], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[26:9], celloutsig_0_0z } / { 1'h1, in_data[73:63], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_12z[3:1] === { celloutsig_0_22z[2:1], celloutsig_0_33z };
  assign celloutsig_0_5z = celloutsig_0_4z[10:1] === { celloutsig_0_2z[10:2], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[5:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } > { in_data[182:177], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[10:8], celloutsig_0_7z } && celloutsig_0_8z[12:9];
  assign celloutsig_0_27z = celloutsig_0_16z[4:2] && { celloutsig_0_8z[7:6], celloutsig_0_25z };
  assign celloutsig_0_6z = { celloutsig_0_3z[1], celloutsig_0_3z, celloutsig_0_0z } || { celloutsig_0_4z[23], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_2z[11:3] || celloutsig_0_4z[15:7];
  assign celloutsig_0_30z = celloutsig_0_9z & ~(celloutsig_0_6z);
  assign celloutsig_0_8z = { celloutsig_0_4z[10:3], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[14:7], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_2z[6:1], celloutsig_1_3z } * celloutsig_1_2z;
  assign celloutsig_1_8z = { in_data[180:176], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z } * { in_data[133:130], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_5z[5:1] * { in_data[186:183], 1'h1 };
  assign celloutsig_0_13z = { in_data[89:88], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z } * { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_8z[5:4], celloutsig_0_7z } * { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_1z[0] ? { in_data[98:96], celloutsig_1_0z, celloutsig_1_1z[2:1], 1'h1 } : { in_data[164:159], celloutsig_1_0z };
  assign celloutsig_0_16z[4:1] = celloutsig_0_8z[3] ? { celloutsig_0_2z[13:11], celloutsig_0_6z } : celloutsig_0_14z[7:4];
  assign celloutsig_1_19z = & { celloutsig_1_8z[6:4], celloutsig_1_6z };
  assign celloutsig_1_7z = | { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_0z = ~^ in_data[68:60];
  assign celloutsig_0_36z = ~^ { celloutsig_0_0z, celloutsig_0_13z, 1'h1, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_4z[21:17], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_12z } >> { celloutsig_0_13z[7:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_23z = ~((celloutsig_0_13z[5] & celloutsig_0_13z[3]) | celloutsig_0_7z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_12z = { celloutsig_0_4z[10:1], celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_16z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
