INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ArchLab/Arch lab/Arch lab.srcs/sim_1/new/inverter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter_tb
