;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <-1, #-20
	ADD 818, 60
	JMN 200, 190
	CMP @127, 106
	SPL 100, 90
	ADD 1, <-320
	SUB -12, @0
	ADD 1, <-320
	ADD 1, <-320
	SUB -12, @0
	MOV -1, <-20
	SUB @121, 106
	SUB -207, <-120
	ADD 1, <-320
	SPL 0, <2
	SUB 1, <-320
	SUB @-121, 802
	SUB @-121, 802
	SUB -12, @0
	JMP <121, 106
	SUB @-127, 100
	ADD 10, 20
	SLT #-12, @2
	SUB @-121, 802
	MOV -1, <-20
	SUB -207, <-120
	SUB @-127, 100
	SUB 12, @10
	SUB @0, @2
	SUB @408, @2
	SLT 10, 9
	SLT 10, 9
	SPL 100, 90
	SPL 100, 90
	ADD 818, 60
	ADD 818, 60
	SPL 0, #2
	ADD 818, 60
	ADD 818, 60
	SLT 20, @12
	SLT 20, @12
	SPL 0, #2
	SLT 818, 60
	SPL 0, #2
	CMP -207, <-120
	SPL 0, #2
	MOV -1, <-20
	MOV -7, <-20
