// Seed: 4250113787
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  wire id_3;
  assign id_3 = id_1 - 1 ? id_3 : id_0;
endmodule
module module_1 #(
    parameter id_11 = 32'd61,
    parameter id_4  = 32'd83,
    parameter id_5  = 32'd51,
    parameter id_8  = 32'd12,
    parameter id_9  = 32'd0
) (
    input  wor   id_0,
    output wire  id_1,
    output wor   id_2,
    input  wand  id_3,
    output tri1  _id_4,
    output uwire _id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  tri1  _id_8,
    input  wand  _id_9
);
  logic [id_8 : id_8] _id_11;
  logic id_12 = id_12 == id_12;
  logic id_13;
  ;
  wire [1  ==  -1 : (  -1  +  1  )] id_14;
  assign id_6 = id_7;
  logic [id_5  #  (  .  id_4  (  id_9  )  ) : id_11] id_15, id_16;
  tri0 id_17 = 1;
  assign id_12 = -1 | id_16;
  module_0 modCall_1 (
      id_7,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic id_18;
endmodule
