Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@121:131@HdlStmAssign
/* Reset signal generation for the JESD core */
reg [4:0] core_reset_vector = 5'b11111;
assign core_reset = core_reset_vector[0];

reg [4:0] device_reset_vector = 5'b11111;
assign device_reset = device_reset_vector[0];

/* Transfer the reset signal back to the up domain, used to keep the
 * synchronizers in reset until the core is ready. This is done in order to
 * prevent bogus data to propagate to the register map. */
reg [1:0] up_reset_synchronizer_vector = 2'b11;

Diff Content:
- 126 assign device_reset = device_reset_vector[0];
+ 126   reg [4:0] device_reset_vector = 5'b11111;
+ 126   assign device_reset = device_reset_vector[0];

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@120:130

/* Reset signal generation for the JESD core */
reg [4:0] core_reset_vector = 5'b11111;
assign core_reset = core_reset_vector[0];

reg [4:0] device_reset_vector = 5'b11111;
assign device_reset = device_reset_vector[0];

/* Transfer the reset signal back to the up domain, used to keep the
 * synchronizers in reset until the core is ready. This is done in order to
 * prevent bogus data to propagate to the register map. */

Clone Blocks 2:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@117:127
/* Reset for the register map */
reg [2:0] up_reset_vector = 3'b111;
assign up_reset = up_reset_vector[0];

/* Reset signal generation for the JESD core */
reg [4:0] core_reset_vector = 5'b11111;
assign core_reset = core_reset_vector[0];

reg [4:0] device_reset_vector = 5'b11111;
assign device_reset = device_reset_vector[0];


