Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May 31 13:09:05 2024
| Host         : DESKTOP-V8TE6SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.383        0.000                      0                  616        0.174        0.000                      0                  616        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.383        0.000                      0                  616        0.174        0.000                      0                  616        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 2.502ns (44.335%)  route 3.141ns (55.665%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.798 r  signal_generate_unit/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.798    signal_generate_unit/counter_reg[28]_i_1_n_6
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[29]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.062    15.181    signal_generate_unit/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 2.481ns (44.127%)  route 3.141ns (55.873%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.777 r  signal_generate_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.777    signal_generate_unit/counter_reg[28]_i_1_n_4
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[31]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.062    15.181    signal_generate_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.388ns (43.188%)  route 3.141ns (56.812%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.684 r  signal_generate_unit/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.684    signal_generate_unit/counter_reg[24]_i_1_n_6
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDCE (Setup_fdce_C_D)        0.062    15.156    signal_generate_unit/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.407ns (43.382%)  route 3.141ns (56.618%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.703 r  signal_generate_unit/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.703    signal_generate_unit/counter_reg[28]_i_1_n_5
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[30]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.062    15.181    signal_generate_unit/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.367ns (42.971%)  route 3.141ns (57.029%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.663 r  signal_generate_unit/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.663    signal_generate_unit/counter_reg[24]_i_1_n_4
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDCE (Setup_fdce_C_D)        0.062    15.156    signal_generate_unit/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.391ns (43.218%)  route 3.141ns (56.782%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.687 r  signal_generate_unit/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.687    signal_generate_unit/counter_reg[28]_i_1_n_7
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.062    15.181    signal_generate_unit/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 2.293ns (42.194%)  route 3.141ns (57.806%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.589 r  signal_generate_unit/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.589    signal_generate_unit/counter_reg[24]_i_1_n_5
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDCE (Setup_fdce_C_D)        0.062    15.156    signal_generate_unit/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.277ns (42.024%)  route 3.141ns (57.976%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.573 r  signal_generate_unit/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.573    signal_generate_unit/counter_reg[24]_i_1_n_7
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514    14.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y13         FDCE                                         r  signal_generate_unit/counter_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDCE (Setup_fdce_C_D)        0.062    15.156    signal_generate_unit/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.274ns (41.992%)  route 3.141ns (58.008%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.570 r  signal_generate_unit/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.570    signal_generate_unit/counter_reg[20]_i_1_n_6
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.515    14.856    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y12         FDCE (Setup_fdce_C_D)        0.062    15.157    signal_generate_unit/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.253ns (41.766%)  route 3.141ns (58.234%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.154    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  signal_generate_unit/counter_reg[28]/Q
                         net (fo=2, routed)           1.029     6.639    signal_generate_unit/counter_reg[28]
    SLICE_X62Y7          LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  signal_generate_unit/in0_reg[3]_i_7/O
                         net (fo=1, routed)           0.443     7.207    signal_generate_unit/in0_reg[3]_i_7_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  signal_generate_unit/in0_reg[3]_i_3/O
                         net (fo=1, routed)           0.649     7.980    signal_generate_unit/in0_reg[3]_i_3_n_0
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.104 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.020     9.124    signal_generate_unit/counter_reg[4]_0
    SLICE_X63Y7          LUT2 (Prop_lut2_I1_O)        0.124     9.248 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.248    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.780 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.780    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.894 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.894    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.008 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.549 r  signal_generate_unit/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.549    signal_generate_unit/counter_reg[20]_i_1_n_4
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.515    14.856    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[23]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y12         FDCE (Setup_fdce_C_D)        0.062    15.157    signal_generate_unit/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.592     1.475    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X61Y10         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Inst_UART_TX_CTRL/txData_reg[8]/Q
                         net (fo=1, routed)           0.095     1.711    Inst_UART_TX_CTRL/txData[8]
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.756    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X59Y10         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.862     1.989    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y10         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y10         FDSE (Hold_fdse_C_D)         0.091     1.582    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.477    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  signal_generate_unit/in2_reg_reg[0]/Q
                         net (fo=12, routed)          0.110     1.728    signal_generate_unit/in2_reg[0]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  signal_generate_unit/in2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    signal_generate_unit/in2_reg[1]_i_1_n_0
    SLICE_X59Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X59Y4          FDCE (Hold_fdce_C_D)         0.091     1.581    signal_generate_unit/in2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.186%)  route 0.153ns (44.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.477    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=11, routed)          0.153     1.772    signal_generate_unit/in2_reg[1]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.048     1.820 r  signal_generate_unit/in2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    signal_generate_unit/in2_reg[2]_i_1_n_0
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y4          FDCE (Hold_fdce_C_D)         0.107     1.597    signal_generate_unit/in2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.629%)  route 0.154ns (45.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.477    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=11, routed)          0.154     1.773    signal_generate_unit/in2_reg[1]
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.818 r  signal_generate_unit/in2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.818    signal_generate_unit/in2_reg[3]_i_2_n_0
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y4          FDCE (Hold_fdce_C_D)         0.092     1.582    signal_generate_unit/in2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.593     1.476    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  signal_generate_unit/counter_out_reg_reg[2]/Q
                         net (fo=6, routed)           0.168     1.785    signal_generate_unit/Q[2]
    SLICE_X59Y8          LUT5 (Prop_lut5_I3_O)        0.042     1.827 r  signal_generate_unit/counter_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    signal_generate_unit/counter_out0_in[3]
    SLICE_X59Y8          FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.863     1.990    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y8          FDCE (Hold_fdce_C_D)         0.107     1.583    signal_generate_unit/counter_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  displayer_unit/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    displayer_unit/q_reg_reg_n_0_[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  displayer_unit/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    displayer_unit/q_reg_reg[8]_i_1_n_4
    SLICE_X63Y3          FDCE                                         r  displayer_unit/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.866     1.993    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y3          FDCE                                         r  displayer_unit/q_reg_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y3          FDCE (Hold_fdce_C_D)         0.105     1.583    displayer_unit/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y4          FDCE                                         r  displayer_unit/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    displayer_unit/q_reg_reg_n_0_[15]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  displayer_unit/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    displayer_unit/q_reg_reg[12]_i_1_n_4
    SLICE_X63Y4          FDCE                                         r  displayer_unit/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.866     1.993    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y4          FDCE                                         r  displayer_unit/q_reg_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y4          FDCE (Hold_fdce_C_D)         0.105     1.583    displayer_unit/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.479    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y1          FDCE                                         r  displayer_unit/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  displayer_unit/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    displayer_unit/q_reg_reg_n_0_[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  displayer_unit/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    displayer_unit/q_reg_reg[0]_i_1_n_4
    SLICE_X63Y1          FDCE                                         r  displayer_unit/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.867     1.994    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y1          FDCE                                         r  displayer_unit/q_reg_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.105     1.584    displayer_unit/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displayer_unit/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayer_unit/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.596     1.479    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y2          FDCE                                         r  displayer_unit/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  displayer_unit/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.728    displayer_unit/q_reg_reg_n_0_[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  displayer_unit/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    displayer_unit/q_reg_reg[4]_i_1_n_4
    SLICE_X63Y2          FDCE                                         r  displayer_unit/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.867     1.994    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y2          FDCE                                         r  displayer_unit/q_reg_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y2          FDCE (Hold_fdce_C_D)         0.105     1.584    displayer_unit/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 signal_generate_unit/edge_detect_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/edge_detect_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.944%)  route 0.205ns (52.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/edge_detect_2_reg[0]/Q
                         net (fo=3, routed)           0.205     1.819    signal_generate_unit/edge_detect_2[0]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.048     1.867 r  signal_generate_unit/edge_detect_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    signal_generate_unit/edge_detect_2[1]_i_1_n_0
    SLICE_X61Y14         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.105     1.613    signal_generate_unit/edge_detect_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y12   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y11   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 3.974ns (40.943%)  route 5.732ns (59.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.635     5.156    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y10         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDSE (Prop_fdse_C_Q)         0.456     5.612 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.732    11.344    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.862 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.862    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 4.488ns (46.465%)  route 5.170ns (53.535%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.005     6.621    displayer_unit/sel[0]
    SLICE_X64Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.745 r  displayer_unit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.603     7.347    signal_generate_unit/sseg_OBUF[0]_inst_i_1_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.124     7.471 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.806     8.277    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.650     9.052    signal_generate_unit/sseg_OBUF[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.176 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.106    11.282    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.817 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.817    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.339ns (46.660%)  route 4.960ns (53.340%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.005     6.621    displayer_unit/sel[0]
    SLICE_X64Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.745 r  displayer_unit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.603     7.347    signal_generate_unit/sseg_OBUF[0]_inst_i_1_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I4_O)        0.124     7.471 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.806     8.277    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.546    10.947    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.458 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.458    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 4.359ns (49.340%)  route 4.476ns (50.660%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          1.214     6.829    signal_generate_unit/sel[1]
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.282     7.235    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.359 r  signal_generate_unit/sseg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.978     8.337    signal_generate_unit/sseg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.461 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.002    10.463    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.995 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.995    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 4.239ns (48.315%)  route 4.535ns (51.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          1.317     6.932    signal_generate_unit/sel[1]
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.056 r  signal_generate_unit/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.963     8.019    signal_generate_unit/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.124     8.143 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.256    10.398    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.933 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.933    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.483ns  (logic 4.233ns (49.904%)  route 4.249ns (50.096%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.420     7.035    signal_generate_unit/sel[0]
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.159 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.593    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.717 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.396    10.113    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.642 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.642    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 4.208ns (50.096%)  route 4.192ns (49.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          1.197     6.813    signal_generate_unit/sel[1]
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.799     7.736    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.860 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.196    10.056    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.560 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.560    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 4.224ns (50.621%)  route 4.120ns (49.379%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.637     5.158    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y4          FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  signal_generate_unit/in2_reg_reg[3]/Q
                         net (fo=10, routed)          1.057     6.671    signal_generate_unit/in2_reg[3]
    SLICE_X60Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.795 r  signal_generate_unit/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.800     7.595    signal_generate_unit/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I2_O)        0.124     7.719 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.264     9.983    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.502 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.502    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.333ns (55.272%)  route 3.506ns (44.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.008     6.624    displayer_unit/sel[0]
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.152     6.776 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.498     9.274    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.999 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.999    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 4.335ns (56.156%)  route 3.384ns (43.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.638     5.159    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          1.005     6.621    displayer_unit/sel[0]
    SLICE_X64Y6          LUT2 (Prop_lut2_I1_O)        0.152     6.773 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.379     9.152    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.879 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.879    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.459ns (67.437%)  route 0.705ns (32.563%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y5          FDCE                                         r  signal_generate_unit/in3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  signal_generate_unit/in3_reg_reg[3]/Q
                         net (fo=10, routed)          0.234     1.840    signal_generate_unit/in3_reg[3]
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.099     1.939 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.410    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.642 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.642    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.467ns (65.008%)  route 0.790ns (34.992%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.159     1.778    signal_generate_unit/sel[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  signal_generate_unit/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.875    signal_generate_unit/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.045     1.920 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.499    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.735 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.735    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.437ns (63.647%)  route 0.820ns (36.353%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.136     1.755    signal_generate_unit/sel[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.937    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.982 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.548     2.530    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.735 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.735    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.422ns (61.700%)  route 0.883ns (38.300%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=30, routed)          0.359     1.978    signal_generate_unit/sel[0]
    SLICE_X65Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.547    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.784 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.784    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.461ns (63.232%)  route 0.850ns (36.768%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          0.081     1.700    signal_generate_unit/sel[1]
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.745 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.883    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.045     1.928 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.559    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.789 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.789    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.493ns (64.465%)  route 0.823ns (35.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y3          FDCE                                         r  signal_generate_unit/in0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDCE (Prop_fdce_C_Q)         0.128     1.606 r  signal_generate_unit/in0_reg_reg[3]/Q
                         net (fo=12, routed)          0.202     1.809    signal_generate_unit/in0_reg_reg_n_0_[3]
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.099     1.908 r  signal_generate_unit/sseg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.049     1.957    signal_generate_unit/sseg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.045     2.002 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.572     2.573    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.794 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.794    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.397ns (60.249%)  route 0.922ns (39.751%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          0.275     1.894    displayer_unit/sel[1]
    SLICE_X64Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.939 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.647     2.586    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.797 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.797    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.466ns (62.293%)  route 0.887ns (37.707%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          0.279     1.898    displayer_unit/sel[1]
    SLICE_X64Y6          LUT2 (Prop_lut2_I0_O)        0.048     1.946 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.555    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.832 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.832    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.386ns (57.258%)  route 1.035ns (42.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.478    displayer_unit/clk_IBUF_BUFG
    SLICE_X63Y5          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=30, routed)          0.344     1.963    displayer_unit/sel[1]
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.691     2.699    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.899 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.899    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.398ns (56.567%)  route 1.073ns (43.433%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.477    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y4          FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          0.367     1.986    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X64Y3          LUT6 (Prop_lut6_I3_O)        0.045     2.031 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.706     2.736    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.948 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.948    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.577ns (23.189%)  route 5.223ns (76.811%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.168     6.800    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.577ns (23.189%)  route 5.223ns (76.811%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.168     6.800    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 1.577ns (23.189%)  route 5.223ns (76.811%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.168     6.800    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  signal_generate_unit/counter_idle1_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.662ns  (logic 1.577ns (23.671%)  route 5.085ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.029     6.662    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.662ns  (logic 1.577ns (23.671%)  route 5.085ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.029     6.662    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.662ns  (logic 1.577ns (23.671%)  route 5.085ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.029     6.662    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.662ns  (logic 1.577ns (23.671%)  route 5.085ns (76.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          1.029     6.662    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.514     4.855    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  signal_generate_unit/counter_idle1_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.577ns (24.210%)  route 4.936ns (75.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          0.881     6.513    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.515     4.856    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.577ns (24.210%)  route 4.936ns (75.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          0.881     6.513    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.515     4.856    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.577ns (24.210%)  route 4.936ns (75.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          4.055     5.508    signal_generate_unit/reset_IBUF
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.124     5.632 r  signal_generate_unit/counter_idle1[31]_i_1/O
                         net (fo=32, routed)          0.881     6.513    signal_generate_unit/counter_idle1[31]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.515     4.856    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  signal_generate_unit/counter_idle1_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.221ns (16.691%)  route 1.105ns (83.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (IN)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.105     1.326    signal_generate_unit/JA_IBUF[2]
    SLICE_X63Y16         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.859     1.986    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.229ns (16.544%)  route 1.156ns (83.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.156     1.386    signal_generate_unit/JA_IBUF[1]
    SLICE_X65Y13         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.861     1.988    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.218ns (14.286%)  route 1.310ns (85.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.310     1.528    signal_generate_unit/JA_IBUF[0]
    SLICE_X65Y13         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.861     1.988    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.221ns (13.828%)  route 1.377ns (86.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.377     1.598    signal_generate_unit/reset_IBUF
    SLICE_X63Y11         FDCE                                         f  signal_generate_unit/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y11         FDCE                                         r  signal_generate_unit/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.221ns (13.828%)  route 1.377ns (86.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.377     1.598    signal_generate_unit/reset_IBUF
    SLICE_X63Y11         FDCE                                         f  signal_generate_unit/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y11         FDCE                                         r  signal_generate_unit/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.221ns (13.828%)  route 1.377ns (86.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.377     1.598    signal_generate_unit/reset_IBUF
    SLICE_X63Y11         FDCE                                         f  signal_generate_unit/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y11         FDCE                                         r  signal_generate_unit/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.598ns  (logic 0.221ns (13.828%)  route 1.377ns (86.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.377     1.598    signal_generate_unit/reset_IBUF
    SLICE_X63Y11         FDCE                                         f  signal_generate_unit/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     1.991    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y11         FDCE                                         r  signal_generate_unit/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.266ns (16.211%)  route 1.375ns (83.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.375     1.596    rate_generator_unit/reset_IBUF
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.641 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.641    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.221ns (13.301%)  route 1.440ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.440     1.661    signal_generate_unit/reset_IBUF
    SLICE_X63Y12         FDCE                                         f  signal_generate_unit/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.862     1.989    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.221ns (13.301%)  route 1.440ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.440     1.661    signal_generate_unit/reset_IBUF
    SLICE_X63Y12         FDCE                                         f  signal_generate_unit/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.862     1.989    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y12         FDCE                                         r  signal_generate_unit/counter_reg[21]/C





