# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:57:35 on Sep 09,2025
# vlog -reportprogress 300 dl.v "+acc" 
# -- Compiling module dl
# -- Compiling module dl_tb
# 
# Top level modules:
# 	dl_tb
# End time: 15:57:35 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim dl_tb 
# Start time: 15:57:35 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.dl_tb(fast)
# Loading work.dl(fast)
# clk=0 rst=1 din=0 q=x qbar=x Time=0
# clk=1 rst=1 din=1 q=1 qbar=0 Time=5
# clk=0 rst=1 din=1 q=1 qbar=0 Time=10
# clk=1 rst=1 din=1 q=1 qbar=0 Time=15
# clk=0 rst=1 din=1 q=1 qbar=0 Time=20
# clk=1 rst=1 din=1 q=1 qbar=0 Time=25
# clk=0 rst=1 din=1 q=1 qbar=0 Time=30
# clk=1 rst=1 din=1 q=1 qbar=0 Time=35
# clk=0 rst=1 din=1 q=1 qbar=0 Time=40
# clk=1 rst=1 din=1 q=1 qbar=0 Time=45
# clk=0 rst=1 din=1 q=1 qbar=0 Time=50
# clk=1 rst=1 din=1 q=1 qbar=0 Time=55
# clk=0 rst=1 din=1 q=1 qbar=0 Time=60
# clk=1 rst=1 din=1 q=1 qbar=0 Time=65
# clk=0 rst=1 din=1 q=1 qbar=0 Time=70
# clk=1 rst=1 din=1 q=1 qbar=0 Time=75
# clk=0 rst=1 din=1 q=1 qbar=0 Time=80
# clk=1 rst=1 din=1 q=1 qbar=0 Time=85
# clk=0 rst=1 din=1 q=1 qbar=0 Time=90
# clk=1 rst=1 din=1 q=1 qbar=0 Time=95
# ** Note: $stop    : dl.v(52)
#    Time: 100 ns  Iteration: 0  Instance: /dl_tb
# Break in Module dl_tb at dl.v line 52
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:58:51 on Sep 09,2025
# vlog -reportprogress 300 dl.v "+acc" 
# -- Compiling module dl
# -- Compiling module dl_tb
# 
# Top level modules:
# 	dl_tb
# End time: 15:58:51 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:58:54 on Sep 09,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim dl_tb 
# Start time: 15:58:54 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.dl_tb(fast)
# Loading work.dl(fast)
# clk=0 rst=0 din=0 q=x qbar=x Time=0
# clk=1 rst=1 din=1 q=1 qbar=0 Time=5
# clk=0 rst=1 din=1 q=1 qbar=0 Time=10
# clk=1 rst=1 din=1 q=1 qbar=0 Time=15
# clk=0 rst=1 din=1 q=1 qbar=0 Time=20
# clk=1 rst=1 din=1 q=1 qbar=0 Time=25
# clk=0 rst=1 din=1 q=1 qbar=0 Time=30
# clk=1 rst=1 din=1 q=1 qbar=0 Time=35
# clk=0 rst=1 din=1 q=1 qbar=0 Time=40
# clk=1 rst=1 din=1 q=1 qbar=0 Time=45
# clk=0 rst=1 din=1 q=1 qbar=0 Time=50
# clk=1 rst=1 din=1 q=1 qbar=0 Time=55
# clk=0 rst=1 din=1 q=1 qbar=0 Time=60
# clk=1 rst=1 din=1 q=1 qbar=0 Time=65
# clk=0 rst=1 din=1 q=1 qbar=0 Time=70
# clk=1 rst=1 din=1 q=1 qbar=0 Time=75
# clk=0 rst=1 din=1 q=1 qbar=0 Time=80
# clk=1 rst=1 din=1 q=1 qbar=0 Time=85
# clk=0 rst=1 din=1 q=1 qbar=0 Time=90
# clk=1 rst=1 din=1 q=1 qbar=0 Time=95
# ** Note: $stop    : dl.v(52)
#    Time: 100 ns  Iteration: 0  Instance: /dl_tb
# Break in Module dl_tb at dl.v line 52
quit -sim
# End time: 15:59:14 on Sep 09,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
