<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2681" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2681{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2681{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2681{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2681{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2681{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_2681{left:360px;bottom:930px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2681{left:70px;bottom:842px;letter-spacing:0.13px;}
#t8_2681{left:70px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_2681{left:70px;bottom:802px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#ta_2681{left:70px;bottom:785px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_2681{left:70px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_2681{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_2681{left:70px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#te_2681{left:70px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_2681{left:70px;bottom:666px;letter-spacing:0.13px;}
#tg_2681{left:70px;bottom:648px;letter-spacing:-0.11px;}
#th_2681{left:70px;bottom:631px;letter-spacing:-0.12px;}
#ti_2681{left:70px;bottom:614px;letter-spacing:-0.12px;}
#tj_2681{left:70px;bottom:571px;letter-spacing:-0.16px;}
#tk_2681{left:70px;bottom:553px;letter-spacing:-0.11px;}
#tl_2681{left:91px;bottom:535px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_2681{left:70px;bottom:516px;letter-spacing:-0.15px;}
#tn_2681{left:91px;bottom:498px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#to_2681{left:70px;bottom:480px;letter-spacing:-0.09px;}
#tp_2681{left:91px;bottom:461px;letter-spacing:-0.12px;}
#tq_2681{left:70px;bottom:421px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tr_2681{left:128px;bottom:421px;letter-spacing:0.11px;}
#ts_2681{left:149px;bottom:421px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tt_2681{left:70px;bottom:396px;letter-spacing:-0.14px;}
#tu_2681{left:187px;bottom:396px;letter-spacing:-0.14px;}
#tv_2681{left:70px;bottom:356px;letter-spacing:0.12px;word-spacing:0.03px;}
#tw_2681{left:70px;bottom:331px;letter-spacing:-0.16px;}
#tx_2681{left:70px;bottom:292px;letter-spacing:0.13px;word-spacing:0.02px;}
#ty_2681{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tz_2681{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t10_2681{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t11_2681{left:402px;bottom:1065px;letter-spacing:-0.12px;}
#t12_2681{left:402px;bottom:1050px;}
#t13_2681{left:402px;bottom:1034px;letter-spacing:-0.09px;}
#t14_2681{left:440px;bottom:1065px;letter-spacing:-0.12px;}
#t15_2681{left:440px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t16_2681{left:440px;bottom:1034px;letter-spacing:-0.15px;}
#t17_2681{left:513px;bottom:1065px;letter-spacing:-0.12px;}
#t18_2681{left:513px;bottom:1050px;letter-spacing:-0.12px;}
#t19_2681{left:513px;bottom:1034px;letter-spacing:-0.17px;}
#t1a_2681{left:585px;bottom:1065px;letter-spacing:-0.12px;}
#t1b_2681{left:79px;bottom:1011px;letter-spacing:-0.13px;}
#t1c_2681{left:79px;bottom:990px;letter-spacing:-0.16px;}
#t1d_2681{left:402px;bottom:1011px;letter-spacing:-0.13px;}
#t1e_2681{left:440px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_2681{left:513px;bottom:1011px;letter-spacing:-0.21px;}
#t1g_2681{left:585px;bottom:1011px;letter-spacing:-0.11px;}
#t1h_2681{left:585px;bottom:995px;letter-spacing:-0.12px;}
#t1i_2681{left:89px;bottom:909px;letter-spacing:-0.14px;}
#t1j_2681{left:198px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1k_2681{left:372px;bottom:909px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1l_2681{left:548px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1m_2681{left:728px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1n_2681{left:99px;bottom:885px;letter-spacing:-0.19px;}
#t1o_2681{left:219px;bottom:885px;letter-spacing:-0.14px;}
#t1p_2681{left:393px;bottom:885px;letter-spacing:-0.11px;}
#t1q_2681{left:569px;bottom:885px;letter-spacing:-0.14px;}
#t1r_2681{left:749px;bottom:885px;letter-spacing:-0.11px;}

.s1_2681{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2681{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2681{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2681{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2681{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2681{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_2681{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2681{font-size:15px;font-family:Symbol_b5z;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2681" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2681Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2681" style="-webkit-user-select: none;"><object width="935" height="1210" data="2681/2681.svg" type="image/svg+xml" id="pdf2681" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2681" class="t s1_2681">VZEROUPPER—Zero Upper Bits of YMM and ZMM Registers </span>
<span id="t2_2681" class="t s2_2681">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2681" class="t s1_2681">Vol. 2C </span><span id="t4_2681" class="t s1_2681">5-719 </span>
<span id="t5_2681" class="t s3_2681">VZEROUPPER—Zero Upper Bits of YMM and ZMM Registers </span>
<span id="t6_2681" class="t s4_2681">Instruction Operand Encoding </span>
<span id="t7_2681" class="t s4_2681">Description </span>
<span id="t8_2681" class="t s5_2681">In 64-bit mode, the instruction zeroes the bits in positions 128 and higher in YMM0-YMM15 and ZMM0-ZMM15. </span>
<span id="t9_2681" class="t s5_2681">Outside 64-bit mode, it zeroes those bits only in YMM0-YMM7 and ZMM0-ZMM7. VZEROUPPER does not modify the </span>
<span id="ta_2681" class="t s5_2681">lower 128 bits of these registers and it does not modify ZMM16-ZMM31. </span>
<span id="tb_2681" class="t s5_2681">This instruction is recommended when transitioning between AVX and legacy SSE code; it will eliminate perfor- </span>
<span id="tc_2681" class="t s5_2681">mance penalties caused by false dependencies. </span>
<span id="td_2681" class="t s5_2681">Note: VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. In Compatibility and legacy 32-bit </span>
<span id="te_2681" class="t s5_2681">mode only the lower 8 registers are modified. </span>
<span id="tf_2681" class="t s4_2681">Operation </span>
<span id="tg_2681" class="t s6_2681">simd_reg_file[][] is a two dimensional array representing the SIMD register file containing all the overlapping xmm, ymm, and zmm </span>
<span id="th_2681" class="t s6_2681">registers present in that implementation. The major dimension is the register number: 0 for xmm0, ymm0, and zmm0; 1 for xmm1, </span>
<span id="ti_2681" class="t s6_2681">ymm1, and zmm1; etc. The minor dimension size is the width of the implemented SIMD state measured in bits. </span>
<span id="tj_2681" class="t s7_2681">VZEROUPPER </span>
<span id="tk_2681" class="t s6_2681">IF (64-bit mode) </span>
<span id="tl_2681" class="t s6_2681">limit :=15 </span>
<span id="tm_2681" class="t s6_2681">ELSE </span>
<span id="tn_2681" class="t s6_2681">limit := 7 </span>
<span id="to_2681" class="t s6_2681">FOR i in 0 .. limit: </span>
<span id="tp_2681" class="t s6_2681">simd_reg_file[i][MAXVL-1:128] := 0 </span>
<span id="tq_2681" class="t s4_2681">Intel C/C</span><span id="tr_2681" class="t s8_2681">++ </span><span id="ts_2681" class="t s4_2681">Compiler Intrinsic Equivalent </span>
<span id="tt_2681" class="t s6_2681">VZEROUPPER: </span><span id="tu_2681" class="t s6_2681">_mm256_zeroupper() </span>
<span id="tv_2681" class="t s4_2681">SIMD Floating-Point Exceptions </span>
<span id="tw_2681" class="t s5_2681">None. </span>
<span id="tx_2681" class="t s4_2681">Other Exceptions </span>
<span id="ty_2681" class="t s5_2681">See Table 2-25, “Type 8 Class Exception Conditions.” </span>
<span id="tz_2681" class="t s7_2681">Opcode/ </span>
<span id="t10_2681" class="t s7_2681">Instruction </span>
<span id="t11_2681" class="t s7_2681">Op </span>
<span id="t12_2681" class="t s7_2681">/ </span>
<span id="t13_2681" class="t s7_2681">En </span>
<span id="t14_2681" class="t s7_2681">64/32 </span>
<span id="t15_2681" class="t s7_2681">bit Mode </span>
<span id="t16_2681" class="t s7_2681">Support </span>
<span id="t17_2681" class="t s7_2681">CPUID </span>
<span id="t18_2681" class="t s7_2681">Feature </span>
<span id="t19_2681" class="t s7_2681">Flag </span>
<span id="t1a_2681" class="t s7_2681">Description </span>
<span id="t1b_2681" class="t s6_2681">VEX.128.0F.WIG 77 </span>
<span id="t1c_2681" class="t s6_2681">VZEROUPPER </span>
<span id="t1d_2681" class="t s6_2681">ZO </span><span id="t1e_2681" class="t s6_2681">V/V </span><span id="t1f_2681" class="t s6_2681">AVX </span><span id="t1g_2681" class="t s6_2681">Zero bits in positions 128 and higher of </span>
<span id="t1h_2681" class="t s6_2681">some YMM and ZMM registers. </span>
<span id="t1i_2681" class="t s7_2681">Op/En </span><span id="t1j_2681" class="t s7_2681">Operand 1 </span><span id="t1k_2681" class="t s7_2681">Operand 2 </span><span id="t1l_2681" class="t s7_2681">Operand 3 </span><span id="t1m_2681" class="t s7_2681">Operand 4 </span>
<span id="t1n_2681" class="t s6_2681">ZO </span><span id="t1o_2681" class="t s6_2681">N/A </span><span id="t1p_2681" class="t s6_2681">N/A </span><span id="t1q_2681" class="t s6_2681">N/A </span><span id="t1r_2681" class="t s6_2681">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
