<stg><name>compute_Pipeline_VITIS_LOOP_139_2</name>


<trans_list>

<trans id="1726" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %VITIS_LOOP_141_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_141_3:0 %j = load i7 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:1 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:2 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:3 %reg_file_7_1_addr_7 = getelementptr i16 %reg_file_7_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:4 %reg_file_7_0_addr_7 = getelementptr i16 %reg_file_7_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:5 %reg_file_7_1_addr_8 = getelementptr i16 %reg_file_7_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:6 %reg_file_7_0_addr_8 = getelementptr i16 %reg_file_7_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:7 %reg_file_7_1_addr_9 = getelementptr i16 %reg_file_7_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_9"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:8 %reg_file_7_0_addr_9 = getelementptr i16 %reg_file_7_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:9 %reg_file_7_1_addr_10 = getelementptr i16 %reg_file_7_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_10"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:10 %reg_file_7_0_addr_10 = getelementptr i16 %reg_file_7_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_10"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:11 %reg_file_7_1_addr_11 = getelementptr i16 %reg_file_7_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_11"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:12 %reg_file_7_0_addr_11 = getelementptr i16 %reg_file_7_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_11"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:13 %reg_file_7_1_addr_12 = getelementptr i16 %reg_file_7_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_12"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:14 %reg_file_7_0_addr_12 = getelementptr i16 %reg_file_7_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:15 %reg_file_7_1_addr_13 = getelementptr i16 %reg_file_7_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:16 %reg_file_7_0_addr_13 = getelementptr i16 %reg_file_7_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_13"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:17 %reg_file_7_1_addr_14 = getelementptr i16 %reg_file_7_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:18 %reg_file_7_0_addr_14 = getelementptr i16 %reg_file_7_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_14"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:19 %reg_file_7_1_addr_15 = getelementptr i16 %reg_file_7_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_15"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:20 %reg_file_7_0_addr_15 = getelementptr i16 %reg_file_7_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_15"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:21 %reg_file_7_1_addr_16 = getelementptr i16 %reg_file_7_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_16"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:22 %reg_file_7_0_addr_16 = getelementptr i16 %reg_file_7_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:23 %reg_file_7_1_addr_17 = getelementptr i16 %reg_file_7_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_17"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:24 %reg_file_7_0_addr_17 = getelementptr i16 %reg_file_7_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_17"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:25 %reg_file_7_1_addr_18 = getelementptr i16 %reg_file_7_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_18"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:26 %reg_file_7_0_addr_18 = getelementptr i16 %reg_file_7_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_18"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:27 %reg_file_7_1_addr_19 = getelementptr i16 %reg_file_7_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_19"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:28 %reg_file_7_0_addr_19 = getelementptr i16 %reg_file_7_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_19"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:29 %reg_file_7_1_addr_20 = getelementptr i16 %reg_file_7_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_20"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:30 %reg_file_7_0_addr_20 = getelementptr i16 %reg_file_7_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_20"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:31 %reg_file_7_1_addr_21 = getelementptr i16 %reg_file_7_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_21"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:32 %reg_file_7_0_addr_21 = getelementptr i16 %reg_file_7_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_21"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:33 %reg_file_7_1_addr_22 = getelementptr i16 %reg_file_7_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_22"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:34 %reg_file_7_0_addr_22 = getelementptr i16 %reg_file_7_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_22"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:35 %reg_file_7_1_addr_23 = getelementptr i16 %reg_file_7_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_23"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:36 %reg_file_7_0_addr_23 = getelementptr i16 %reg_file_7_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_23"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:37 %reg_file_7_1_addr_24 = getelementptr i16 %reg_file_7_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_24"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:38 %reg_file_7_0_addr_24 = getelementptr i16 %reg_file_7_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_24"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:39 %reg_file_7_1_addr_25 = getelementptr i16 %reg_file_7_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_25"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:40 %reg_file_7_0_addr_25 = getelementptr i16 %reg_file_7_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_25"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:41 %reg_file_7_1_addr_26 = getelementptr i16 %reg_file_7_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_26"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:42 %reg_file_7_0_addr_26 = getelementptr i16 %reg_file_7_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_26"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:43 %reg_file_7_1_addr_27 = getelementptr i16 %reg_file_7_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_27"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:44 %reg_file_7_0_addr_27 = getelementptr i16 %reg_file_7_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_27"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:45 %reg_file_7_1_addr_28 = getelementptr i16 %reg_file_7_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_28"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:46 %reg_file_7_0_addr_28 = getelementptr i16 %reg_file_7_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_28"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:47 %reg_file_7_1_addr_29 = getelementptr i16 %reg_file_7_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_29"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:48 %reg_file_7_0_addr_29 = getelementptr i16 %reg_file_7_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_29"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:49 %reg_file_7_1_addr_30 = getelementptr i16 %reg_file_7_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_30"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:50 %reg_file_7_0_addr_30 = getelementptr i16 %reg_file_7_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_30"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:51 %reg_file_7_1_addr_31 = getelementptr i16 %reg_file_7_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_31"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:52 %reg_file_7_0_addr_31 = getelementptr i16 %reg_file_7_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_31"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:53 %reg_file_7_1_addr_32 = getelementptr i16 %reg_file_7_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_32"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:54 %reg_file_7_0_addr_32 = getelementptr i16 %reg_file_7_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_32"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:55 %reg_file_7_1_addr_33 = getelementptr i16 %reg_file_7_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_33"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:56 %reg_file_7_0_addr_33 = getelementptr i16 %reg_file_7_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_33"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:57 %reg_file_7_1_addr_34 = getelementptr i16 %reg_file_7_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_34"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:58 %reg_file_7_0_addr_34 = getelementptr i16 %reg_file_7_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_34"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:59 %reg_file_7_1_addr_35 = getelementptr i16 %reg_file_7_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_35"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:60 %reg_file_7_0_addr_35 = getelementptr i16 %reg_file_7_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_35"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:61 %reg_file_7_1_addr_36 = getelementptr i16 %reg_file_7_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_36"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:62 %reg_file_7_0_addr_36 = getelementptr i16 %reg_file_7_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_36"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:63 %reg_file_7_1_addr_37 = getelementptr i16 %reg_file_7_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_37"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_141_3:64 %reg_file_7_0_addr_37 = getelementptr i16 %reg_file_7_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_37"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_141_3:65 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_141_3:66 %icmp_ln139 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_141_3:67 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_141_3:68 %add_ln139 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_141_3:69 %br_ln139 = br i1 %icmp_ln139, void %fpga_resource_limit_hint.for.inc26.1_begin, void %for.end31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1 %lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %j, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:3 %zext_ln140 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:8 %trunc_ln140_6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln140_6"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:9 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:10 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:11 %trunc_ln140 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:12 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:13 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:18 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:19 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:24 %reg_file_7_0_load = load i11 %reg_file_7_0_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:25 %reg_file_7_1_load = load i11 %reg_file_7_1_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:34 %zext_ln145_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %trunc_ln140_6

]]></Node>
<StgValue><ssdm name="zext_ln145_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:35 %zext_ln145 = zext i6 %zext_ln145_cast

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:36 %reg_file_2_0_addr_1 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:37 %reg_file_2_1_addr_1 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:38 %reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:39 %reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:58 %reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:59 %reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_4"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1103 %store_ln139 = store i7 %add_ln139, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0">
<![CDATA[
for.end31.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:12 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:13 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:14 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:15 %tmp = hmul i16 %reg_file_0_0_load_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:22 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:24 %reg_file_7_0_load = load i11 %reg_file_7_0_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:25 %reg_file_7_1_load = load i11 %reg_file_7_1_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:38 %reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:39 %reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:40 %tmp_36_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_1, i16 %reg_file_2_1_load_1, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:50 %zext_ln145_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_1_cast"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:51 %zext_ln145_1 = zext i7 %zext_ln145_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:52 %reg_file_2_0_addr_2 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:53 %reg_file_2_1_addr_2 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:54 %reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:55 %reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:58 %reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_4"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:59 %reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_4"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:68 %xor_ln145 = xor i6 %lshr_ln5, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:69 %sext_ln145 = sext i6 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:70 %zext_ln145_2 = zext i7 %sext_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145_2"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:71 %reg_file_2_0_addr_3 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_2

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:72 %reg_file_2_1_addr_3 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_2

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:73 %reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:74 %reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:93 %reg_file_7_0_load_5 = load i11 %reg_file_7_0_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_5"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:94 %reg_file_7_1_load_5 = load i11 %reg_file_7_1_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_5"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:127 %reg_file_7_0_load_6 = load i11 %reg_file_7_0_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_6"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:128 %reg_file_7_1_load_6 = load i11 %reg_file_7_1_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:2 %zext_ln140_5 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:5 %zext_ln140_2 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:15 %tmp = hmul i16 %reg_file_0_0_load_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:54 %reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:55 %reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:56 %tmp_36_2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_2, i16 %reg_file_2_1_load_2, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:73 %reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:74 %reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_3"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:75 %tmp_36_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_3, i16 %reg_file_2_1_load_3, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:85 %zext_ln145_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_3_cast"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:86 %zext_ln145_3 = zext i8 %zext_ln145_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_3"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:87 %reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_3

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:88 %reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_3

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_4"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:89 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_4

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:90 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_4

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:93 %reg_file_7_0_load_5 = load i11 %reg_file_7_0_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_5"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:94 %reg_file_7_1_load_5 = load i11 %reg_file_7_1_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_5"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:103 %add_ln145 = add i8 %zext_ln140_2, i8 160

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:104 %zext_ln145_4 = zext i8 %add_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:105 %reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_4

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_5"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:106 %reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_4

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_5"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:107 %reg_file_2_0_load_5 = load i11 %reg_file_2_0_addr_5

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_5"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:108 %reg_file_2_1_load_5 = load i11 %reg_file_2_1_addr_5

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_5"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:127 %reg_file_7_0_load_6 = load i11 %reg_file_7_0_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_6"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:128 %reg_file_7_1_load_6 = load i11 %reg_file_7_1_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_6"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:161 %reg_file_7_0_load_7 = load i11 %reg_file_7_0_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_7"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:162 %reg_file_7_1_load_7 = load i11 %reg_file_7_1_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_7"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:195 %reg_file_7_0_load_8 = load i11 %reg_file_7_0_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_8"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:196 %reg_file_7_1_load_8 = load i11 %reg_file_7_1_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="236" st_id="4" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:23 %mul2 = hmul i16 %tmp_35, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:89 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_4

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:90 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_4

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:91 %tmp_36_4 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:107 %reg_file_2_0_load_5 = load i11 %reg_file_2_0_addr_5

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_5"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:108 %reg_file_2_1_load_5 = load i11 %reg_file_2_1_addr_5

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:109 %tmp_36_5 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_5, i16 %reg_file_2_1_load_5, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:119 %sext_ln145_1 = sext i7 %zext_ln145_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_1"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:120 %zext_ln145_5 = zext i8 %sext_ln145_1

]]></Node>
<StgValue><ssdm name="zext_ln145_5"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:121 %reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_5

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:122 %reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_5

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_6"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:123 %reg_file_2_0_load_6 = load i11 %reg_file_2_0_addr_6

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_6"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:124 %reg_file_2_1_load_6 = load i11 %reg_file_2_1_addr_6

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_6"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:137 %sext_ln145_2 = sext i6 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_2"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:138 %zext_ln145_6 = zext i8 %sext_ln145_2

]]></Node>
<StgValue><ssdm name="zext_ln145_6"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:139 %reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_6

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_7"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:140 %reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_6

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_7"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:141 %reg_file_2_0_load_7 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_7"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:142 %reg_file_2_1_load_7 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_7"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:161 %reg_file_7_0_load_7 = load i11 %reg_file_7_0_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_7"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:162 %reg_file_7_1_load_7 = load i11 %reg_file_7_1_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_7"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:195 %reg_file_7_0_load_8 = load i11 %reg_file_7_0_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_8"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:196 %reg_file_7_1_load_8 = load i11 %reg_file_7_1_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_8"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:229 %reg_file_7_0_load_9 = load i11 %reg_file_7_0_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_9"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:230 %reg_file_7_1_load_9 = load i11 %reg_file_7_1_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_9"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:263 %reg_file_7_0_load_10 = load i11 %reg_file_7_0_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_10"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:264 %reg_file_7_1_load_10 = load i11 %reg_file_7_1_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:6 %zext_ln140_3 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:23 %mul2 = hmul i16 %tmp_35, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:41 %mul2_1 = hmul i16 %tmp_36_1, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:123 %reg_file_2_0_load_6 = load i11 %reg_file_2_0_addr_6

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:124 %reg_file_2_1_load_6 = load i11 %reg_file_2_1_addr_6

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_6"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:125 %tmp_36_6 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_6, i16 %reg_file_2_1_load_6, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:141 %reg_file_2_0_load_7 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_7"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:142 %reg_file_2_1_load_7 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_7"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:143 %tmp_36_7 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_7, i16 %reg_file_2_1_load_7, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:153 %zext_ln145_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_7_cast"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:154 %zext_ln145_7 = zext i9 %zext_ln145_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_7"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:155 %reg_file_2_0_addr_8 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_8"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:156 %reg_file_2_1_addr_8 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_8"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:157 %reg_file_2_0_load_8 = load i11 %reg_file_2_0_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_8"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:158 %reg_file_2_1_load_8 = load i11 %reg_file_2_1_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_8"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:171 %add_ln145_1 = add i9 %zext_ln140_3, i9 288

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:172 %zext_ln145_8 = zext i9 %add_ln145_1

]]></Node>
<StgValue><ssdm name="zext_ln145_8"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:173 %reg_file_2_0_addr_9 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_8

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_9"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:174 %reg_file_2_1_addr_9 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_8

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_9"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:175 %reg_file_2_0_load_9 = load i11 %reg_file_2_0_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_9"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:176 %reg_file_2_1_load_9 = load i11 %reg_file_2_1_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_9"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:229 %reg_file_7_0_load_9 = load i11 %reg_file_7_0_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_9"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:230 %reg_file_7_1_load_9 = load i11 %reg_file_7_1_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_9"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:263 %reg_file_7_0_load_10 = load i11 %reg_file_7_0_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_10"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:264 %reg_file_7_1_load_10 = load i11 %reg_file_7_1_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_10"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:297 %reg_file_7_0_load_11 = load i11 %reg_file_7_0_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_11"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:298 %reg_file_7_1_load_11 = load i11 %reg_file_7_1_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_11"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:331 %reg_file_7_0_load_12 = load i11 %reg_file_7_0_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_12"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:332 %reg_file_7_1_load_12 = load i11 %reg_file_7_1_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="292" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:26 %add = hadd i16 %reg_file_7_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:41 %mul2_1 = hmul i16 %tmp_36_1, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:57 %mul2_2 = hmul i16 %tmp_36_2, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:157 %reg_file_2_0_load_8 = load i11 %reg_file_2_0_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_8"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:158 %reg_file_2_1_load_8 = load i11 %reg_file_2_1_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_8"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:159 %tmp_36_8 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_8, i16 %reg_file_2_1_load_8, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:175 %reg_file_2_0_load_9 = load i11 %reg_file_2_0_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_9"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:176 %reg_file_2_1_load_9 = load i11 %reg_file_2_1_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_9"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:177 %tmp_36_9 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_9, i16 %reg_file_2_1_load_9, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:187 %zext_ln145_9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_9_cast"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:188 %zext_ln145_9 = zext i9 %zext_ln145_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_9"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:189 %reg_file_2_0_addr_10 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_9

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_10"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:190 %reg_file_2_1_addr_10 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_9

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_10"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:191 %reg_file_2_0_load_10 = load i11 %reg_file_2_0_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_10"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:192 %reg_file_2_1_load_10 = load i11 %reg_file_2_1_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_10"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:205 %add_ln145_2 = add i9 %zext_ln140_3, i9 352

]]></Node>
<StgValue><ssdm name="add_ln145_2"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:206 %zext_ln145_10 = zext i9 %add_ln145_2

]]></Node>
<StgValue><ssdm name="zext_ln145_10"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:207 %reg_file_2_0_addr_11 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_10

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_11"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:208 %reg_file_2_1_addr_11 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_10

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_11"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:209 %reg_file_2_0_load_11 = load i11 %reg_file_2_0_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_11"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:210 %reg_file_2_1_load_11 = load i11 %reg_file_2_1_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_11"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:297 %reg_file_7_0_load_11 = load i11 %reg_file_7_0_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_11"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:298 %reg_file_7_1_load_11 = load i11 %reg_file_7_1_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_11"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:331 %reg_file_7_0_load_12 = load i11 %reg_file_7_0_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_12"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:332 %reg_file_7_1_load_12 = load i11 %reg_file_7_1_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_12"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:365 %reg_file_7_0_load_13 = load i11 %reg_file_7_0_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_13"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:366 %reg_file_7_1_load_13 = load i11 %reg_file_7_1_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_13"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:399 %reg_file_7_0_load_14 = load i11 %reg_file_7_0_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_14"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:400 %reg_file_7_1_load_14 = load i11 %reg_file_7_1_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="321" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:26 %add = hadd i16 %reg_file_7_0_load, i16 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:42 %add_1 = hadd i16 %reg_file_7_1_load, i16 %mul2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:57 %mul2_2 = hmul i16 %tmp_36_2, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:76 %mul2_3 = hmul i16 %tmp_36_3, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:191 %reg_file_2_0_load_10 = load i11 %reg_file_2_0_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_10"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:192 %reg_file_2_1_load_10 = load i11 %reg_file_2_1_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_10"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:193 %tmp_36_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_10, i16 %reg_file_2_1_load_10, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:209 %reg_file_2_0_load_11 = load i11 %reg_file_2_0_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_11"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:210 %reg_file_2_1_load_11 = load i11 %reg_file_2_1_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_11"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:211 %tmp_36_10 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_11, i16 %reg_file_2_1_load_11, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:221 %sext_ln145_3 = sext i8 %zext_ln145_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_3"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:222 %zext_ln145_11 = zext i9 %sext_ln145_3

]]></Node>
<StgValue><ssdm name="zext_ln145_11"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:223 %reg_file_2_0_addr_12 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_11

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_12"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:224 %reg_file_2_1_addr_12 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_11

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_12"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:225 %reg_file_2_0_load_12 = load i11 %reg_file_2_0_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_12"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:226 %reg_file_2_1_load_12 = load i11 %reg_file_2_1_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_12"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:239 %sext_ln145_4 = sext i8 %add_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_4"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:240 %zext_ln145_12 = zext i9 %sext_ln145_4

]]></Node>
<StgValue><ssdm name="zext_ln145_12"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:241 %reg_file_2_0_addr_13 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_12

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_13"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:242 %reg_file_2_1_addr_13 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_12

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_13"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:243 %reg_file_2_0_load_13 = load i11 %reg_file_2_0_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_13"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:244 %reg_file_2_1_load_13 = load i11 %reg_file_2_1_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_13"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:365 %reg_file_7_0_load_13 = load i11 %reg_file_7_0_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_13"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:366 %reg_file_7_1_load_13 = load i11 %reg_file_7_1_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_13"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:399 %reg_file_7_0_load_14 = load i11 %reg_file_7_0_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_14"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:400 %reg_file_7_1_load_14 = load i11 %reg_file_7_1_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_14"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:433 %reg_file_7_0_load_15 = load i11 %reg_file_7_0_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_15"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:434 %reg_file_7_1_load_15 = load i11 %reg_file_7_1_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_15"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:467 %reg_file_7_0_load_16 = load i11 %reg_file_7_0_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_16"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:468 %reg_file_7_1_load_16 = load i11 %reg_file_7_1_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="351" st_id="8" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:42 %add_1 = hadd i16 %reg_file_7_1_load, i16 %mul2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:60 %add_2 = hadd i16 %reg_file_7_0_load_4, i16 %mul2_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:76 %mul2_3 = hmul i16 %tmp_36_3, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:92 %mul2_4 = hmul i16 %tmp_36_4, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:225 %reg_file_2_0_load_12 = load i11 %reg_file_2_0_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_12"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:226 %reg_file_2_1_load_12 = load i11 %reg_file_2_1_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_12"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:227 %tmp_36_11 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_12, i16 %reg_file_2_1_load_12, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:243 %reg_file_2_0_load_13 = load i11 %reg_file_2_0_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_13"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:244 %reg_file_2_1_load_13 = load i11 %reg_file_2_1_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_13"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:245 %tmp_36_12 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_13, i16 %reg_file_2_1_load_13, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:255 %sext_ln145_5 = sext i7 %zext_ln145_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_5"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:256 %zext_ln145_13 = zext i9 %sext_ln145_5

]]></Node>
<StgValue><ssdm name="zext_ln145_13"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:257 %reg_file_2_0_addr_14 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_13

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_14"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:258 %reg_file_2_1_addr_14 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_13

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_14"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:259 %reg_file_2_0_load_14 = load i11 %reg_file_2_0_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_14"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:260 %reg_file_2_1_load_14 = load i11 %reg_file_2_1_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_14"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:273 %sext_ln145_6 = sext i6 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_6"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:274 %zext_ln145_14 = zext i9 %sext_ln145_6

]]></Node>
<StgValue><ssdm name="zext_ln145_14"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:275 %reg_file_2_0_addr_15 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_14

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_15"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:276 %reg_file_2_1_addr_15 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_14

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_15"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:277 %reg_file_2_0_load_15 = load i11 %reg_file_2_0_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_15"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:278 %reg_file_2_1_load_15 = load i11 %reg_file_2_1_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_15"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:433 %reg_file_7_0_load_15 = load i11 %reg_file_7_0_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_15"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:434 %reg_file_7_1_load_15 = load i11 %reg_file_7_1_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_15"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:467 %reg_file_7_0_load_16 = load i11 %reg_file_7_0_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_16"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:468 %reg_file_7_1_load_16 = load i11 %reg_file_7_1_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_16"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:501 %reg_file_7_0_load_17 = load i11 %reg_file_7_0_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_17"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:502 %reg_file_7_1_load_17 = load i11 %reg_file_7_1_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_17"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:535 %reg_file_7_0_load_18 = load i11 %reg_file_7_0_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_18"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:536 %reg_file_7_1_load_18 = load i11 %reg_file_7_1_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:7 %zext_ln140_4 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140_4"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:60 %add_2 = hadd i16 %reg_file_7_0_load_4, i16 %mul2_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:77 %add_3 = hadd i16 %reg_file_7_1_load_4, i16 %mul2_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:92 %mul2_4 = hmul i16 %tmp_36_4, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:110 %mul2_5 = hmul i16 %tmp_36_5, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:259 %reg_file_2_0_load_14 = load i11 %reg_file_2_0_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_14"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:260 %reg_file_2_1_load_14 = load i11 %reg_file_2_1_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_14"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:261 %tmp_36_13 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_14, i16 %reg_file_2_1_load_14, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:277 %reg_file_2_0_load_15 = load i11 %reg_file_2_0_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_15"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:278 %reg_file_2_1_load_15 = load i11 %reg_file_2_1_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_15"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:279 %tmp_36_14 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_15, i16 %reg_file_2_1_load_15, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:289 %zext_ln145_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_15_cast"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:290 %zext_ln145_15 = zext i10 %zext_ln145_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_15"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:291 %reg_file_2_0_addr_16 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_15

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_16"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:292 %reg_file_2_1_addr_16 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_15

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_16"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:293 %reg_file_2_0_load_16 = load i11 %reg_file_2_0_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_16"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:294 %reg_file_2_1_load_16 = load i11 %reg_file_2_1_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_16"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:307 %add_ln145_3 = add i10 %zext_ln140_4, i10 544

]]></Node>
<StgValue><ssdm name="add_ln145_3"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:308 %zext_ln145_16 = zext i10 %add_ln145_3

]]></Node>
<StgValue><ssdm name="zext_ln145_16"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:309 %reg_file_2_0_addr_17 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_16

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_17"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:310 %reg_file_2_1_addr_17 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_16

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_17"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:311 %reg_file_2_0_load_17 = load i11 %reg_file_2_0_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_17"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:312 %reg_file_2_1_load_17 = load i11 %reg_file_2_1_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_17"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:501 %reg_file_7_0_load_17 = load i11 %reg_file_7_0_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_17"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:502 %reg_file_7_1_load_17 = load i11 %reg_file_7_1_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_17"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:535 %reg_file_7_0_load_18 = load i11 %reg_file_7_0_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_18"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:536 %reg_file_7_1_load_18 = load i11 %reg_file_7_1_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_18"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:569 %reg_file_7_0_load_19 = load i11 %reg_file_7_0_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_19"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:570 %reg_file_7_1_load_19 = load i11 %reg_file_7_1_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_19"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:603 %reg_file_7_0_load_20 = load i11 %reg_file_7_0_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_20"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:604 %reg_file_7_1_load_20 = load i11 %reg_file_7_1_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="412" st_id="10" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:77 %add_3 = hadd i16 %reg_file_7_1_load_4, i16 %mul2_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:95 %add_4 = hadd i16 %reg_file_7_0_load_5, i16 %mul2_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:110 %mul2_5 = hmul i16 %tmp_36_5, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:126 %mul2_6 = hmul i16 %tmp_36_6, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:293 %reg_file_2_0_load_16 = load i11 %reg_file_2_0_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_16"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:294 %reg_file_2_1_load_16 = load i11 %reg_file_2_1_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_16"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:295 %tmp_36_15 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_16, i16 %reg_file_2_1_load_16, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_15"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:311 %reg_file_2_0_load_17 = load i11 %reg_file_2_0_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_17"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:312 %reg_file_2_1_load_17 = load i11 %reg_file_2_1_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_17"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:313 %tmp_36_16 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_17, i16 %reg_file_2_1_load_17, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_16"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:323 %zext_ln145_17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_17_cast"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:324 %zext_ln145_17 = zext i10 %zext_ln145_17_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_17"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:325 %reg_file_2_0_addr_18 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_17

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_18"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:326 %reg_file_2_1_addr_18 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_17

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_18"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:327 %reg_file_2_0_load_18 = load i11 %reg_file_2_0_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_18"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:328 %reg_file_2_1_load_18 = load i11 %reg_file_2_1_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_18"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:341 %add_ln145_4 = add i10 %zext_ln140_4, i10 608

]]></Node>
<StgValue><ssdm name="add_ln145_4"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:342 %zext_ln145_18 = zext i10 %add_ln145_4

]]></Node>
<StgValue><ssdm name="zext_ln145_18"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:343 %reg_file_2_0_addr_19 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_18

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_19"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:344 %reg_file_2_1_addr_19 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_18

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_19"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:345 %reg_file_2_0_load_19 = load i11 %reg_file_2_0_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_19"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:346 %reg_file_2_1_load_19 = load i11 %reg_file_2_1_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_19"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:569 %reg_file_7_0_load_19 = load i11 %reg_file_7_0_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_19"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:570 %reg_file_7_1_load_19 = load i11 %reg_file_7_1_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_19"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:603 %reg_file_7_0_load_20 = load i11 %reg_file_7_0_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_20"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:604 %reg_file_7_1_load_20 = load i11 %reg_file_7_1_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_20"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:637 %reg_file_7_0_load_21 = load i11 %reg_file_7_0_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_21"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:638 %reg_file_7_1_load_21 = load i11 %reg_file_7_1_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_21"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:671 %reg_file_7_0_load_22 = load i11 %reg_file_7_0_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_22"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:672 %reg_file_7_1_load_22 = load i11 %reg_file_7_1_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_22"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="442" st_id="11" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:95 %add_4 = hadd i16 %reg_file_7_0_load_5, i16 %mul2_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:111 %add_5 = hadd i16 %reg_file_7_1_load_5, i16 %mul2_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:126 %mul2_6 = hmul i16 %tmp_36_6, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:144 %mul2_7 = hmul i16 %tmp_36_7, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:327 %reg_file_2_0_load_18 = load i11 %reg_file_2_0_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_18"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:328 %reg_file_2_1_load_18 = load i11 %reg_file_2_1_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_18"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:329 %tmp_36_17 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_18, i16 %reg_file_2_1_load_18, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_17"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:345 %reg_file_2_0_load_19 = load i11 %reg_file_2_0_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_19"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:346 %reg_file_2_1_load_19 = load i11 %reg_file_2_1_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_19"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:347 %tmp_36_18 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_19, i16 %reg_file_2_1_load_19, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_18"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:357 %zext_ln145_19_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_19_cast"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:358 %zext_ln145_19 = zext i10 %zext_ln145_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_19"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:359 %reg_file_2_0_addr_20 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_19

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_20"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:360 %reg_file_2_1_addr_20 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_19

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_20"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:361 %reg_file_2_0_load_20 = load i11 %reg_file_2_0_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_20"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:362 %reg_file_2_1_load_20 = load i11 %reg_file_2_1_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_20"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:375 %add_ln145_5 = add i10 %zext_ln140_4, i10 672

]]></Node>
<StgValue><ssdm name="add_ln145_5"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:376 %zext_ln145_20 = zext i10 %add_ln145_5

]]></Node>
<StgValue><ssdm name="zext_ln145_20"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:377 %reg_file_2_0_addr_21 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_20

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_21"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:378 %reg_file_2_1_addr_21 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_20

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_21"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:379 %reg_file_2_0_load_21 = load i11 %reg_file_2_0_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_21"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:380 %reg_file_2_1_load_21 = load i11 %reg_file_2_1_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_21"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:637 %reg_file_7_0_load_21 = load i11 %reg_file_7_0_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_21"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:638 %reg_file_7_1_load_21 = load i11 %reg_file_7_1_addr_19

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_21"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:671 %reg_file_7_0_load_22 = load i11 %reg_file_7_0_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_22"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:672 %reg_file_7_1_load_22 = load i11 %reg_file_7_1_addr_18

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_22"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:705 %reg_file_7_0_load_23 = load i11 %reg_file_7_0_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_23"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:706 %reg_file_7_1_load_23 = load i11 %reg_file_7_1_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_23"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:739 %reg_file_7_0_load_24 = load i11 %reg_file_7_0_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_24"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:740 %reg_file_7_1_load_24 = load i11 %reg_file_7_1_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_24"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="472" st_id="12" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:111 %add_5 = hadd i16 %reg_file_7_1_load_5, i16 %mul2_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:129 %add_6 = hadd i16 %reg_file_7_0_load_6, i16 %mul2_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:144 %mul2_7 = hmul i16 %tmp_36_7, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:160 %mul2_8 = hmul i16 %tmp_36_8, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:361 %reg_file_2_0_load_20 = load i11 %reg_file_2_0_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_20"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:362 %reg_file_2_1_load_20 = load i11 %reg_file_2_1_addr_20

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_20"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:363 %tmp_36_19 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_20, i16 %reg_file_2_1_load_20, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_19"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:379 %reg_file_2_0_load_21 = load i11 %reg_file_2_0_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_21"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:380 %reg_file_2_1_load_21 = load i11 %reg_file_2_1_addr_21

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_21"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:381 %tmp_36_20 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_21, i16 %reg_file_2_1_load_21, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_20"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:391 %zext_ln145_21_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_21_cast"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:392 %zext_ln145_21 = zext i10 %zext_ln145_21_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_21"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:393 %reg_file_2_0_addr_22 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_21

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_22"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:394 %reg_file_2_1_addr_22 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_21

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_22"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:395 %reg_file_2_0_load_22 = load i11 %reg_file_2_0_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_22"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:396 %reg_file_2_1_load_22 = load i11 %reg_file_2_1_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_22"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:409 %add_ln145_6 = add i10 %zext_ln140_4, i10 736

]]></Node>
<StgValue><ssdm name="add_ln145_6"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:410 %zext_ln145_22 = zext i10 %add_ln145_6

]]></Node>
<StgValue><ssdm name="zext_ln145_22"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:411 %reg_file_2_0_addr_23 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_22

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_23"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:412 %reg_file_2_1_addr_23 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_22

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_23"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:413 %reg_file_2_0_load_23 = load i11 %reg_file_2_0_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_23"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:414 %reg_file_2_1_load_23 = load i11 %reg_file_2_1_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_23"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:705 %reg_file_7_0_load_23 = load i11 %reg_file_7_0_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_23"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:706 %reg_file_7_1_load_23 = load i11 %reg_file_7_1_addr_17

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_23"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:739 %reg_file_7_0_load_24 = load i11 %reg_file_7_0_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_24"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:740 %reg_file_7_1_load_24 = load i11 %reg_file_7_1_addr_16

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_24"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:773 %reg_file_7_0_load_25 = load i11 %reg_file_7_0_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_25"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:774 %reg_file_7_1_load_25 = load i11 %reg_file_7_1_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_25"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:807 %reg_file_7_0_load_26 = load i11 %reg_file_7_0_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_26"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:808 %reg_file_7_1_load_26 = load i11 %reg_file_7_1_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="502" st_id="13" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:129 %add_6 = hadd i16 %reg_file_7_0_load_6, i16 %mul2_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:145 %add_7 = hadd i16 %reg_file_7_1_load_6, i16 %mul2_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:160 %mul2_8 = hmul i16 %tmp_36_8, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:178 %mul2_9 = hmul i16 %tmp_36_9, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:395 %reg_file_2_0_load_22 = load i11 %reg_file_2_0_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_22"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:396 %reg_file_2_1_load_22 = load i11 %reg_file_2_1_addr_22

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_22"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:397 %tmp_36_21 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_22, i16 %reg_file_2_1_load_22, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_21"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:413 %reg_file_2_0_load_23 = load i11 %reg_file_2_0_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_23"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:414 %reg_file_2_1_load_23 = load i11 %reg_file_2_1_addr_23

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_23"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:415 %tmp_36_22 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_23, i16 %reg_file_2_1_load_23, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_22"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:425 %sext_ln145_7 = sext i9 %zext_ln145_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_7"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:426 %zext_ln145_23 = zext i10 %sext_ln145_7

]]></Node>
<StgValue><ssdm name="zext_ln145_23"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:427 %reg_file_2_0_addr_24 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_23

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_24"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:428 %reg_file_2_1_addr_24 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_23

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_24"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:429 %reg_file_2_0_load_24 = load i11 %reg_file_2_0_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_24"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:430 %reg_file_2_1_load_24 = load i11 %reg_file_2_1_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_24"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:443 %sext_ln145_8 = sext i9 %add_ln145_1

]]></Node>
<StgValue><ssdm name="sext_ln145_8"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:444 %zext_ln145_24 = zext i10 %sext_ln145_8

]]></Node>
<StgValue><ssdm name="zext_ln145_24"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:445 %reg_file_2_0_addr_25 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_24

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_25"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:446 %reg_file_2_1_addr_25 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_24

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_25"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:447 %reg_file_2_0_load_25 = load i11 %reg_file_2_0_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_25"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:448 %reg_file_2_1_load_25 = load i11 %reg_file_2_1_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_25"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:773 %reg_file_7_0_load_25 = load i11 %reg_file_7_0_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_25"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:774 %reg_file_7_1_load_25 = load i11 %reg_file_7_1_addr_15

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_25"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:807 %reg_file_7_0_load_26 = load i11 %reg_file_7_0_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_26"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:808 %reg_file_7_1_load_26 = load i11 %reg_file_7_1_addr_14

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_26"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:841 %reg_file_7_0_load_27 = load i11 %reg_file_7_0_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_27"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:842 %reg_file_7_1_load_27 = load i11 %reg_file_7_1_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_27"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:875 %reg_file_7_0_load_28 = load i11 %reg_file_7_0_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_28"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:876 %reg_file_7_1_load_28 = load i11 %reg_file_7_1_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_28"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="532" st_id="14" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:145 %add_7 = hadd i16 %reg_file_7_1_load_6, i16 %mul2_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:163 %add_8 = hadd i16 %reg_file_7_0_load_7, i16 %mul2_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:178 %mul2_9 = hmul i16 %tmp_36_9, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:194 %mul2_s = hmul i16 %tmp_36_s, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:429 %reg_file_2_0_load_24 = load i11 %reg_file_2_0_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_24"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:430 %reg_file_2_1_load_24 = load i11 %reg_file_2_1_addr_24

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_24"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:431 %tmp_36_23 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_24, i16 %reg_file_2_1_load_24, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_23"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:447 %reg_file_2_0_load_25 = load i11 %reg_file_2_0_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_25"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:448 %reg_file_2_1_load_25 = load i11 %reg_file_2_1_addr_25

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_25"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:449 %tmp_36_24 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_25, i16 %reg_file_2_1_load_25, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_24"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:459 %sext_ln145_9 = sext i9 %zext_ln145_9_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_9"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:460 %zext_ln145_25 = zext i10 %sext_ln145_9

]]></Node>
<StgValue><ssdm name="zext_ln145_25"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:461 %reg_file_2_0_addr_26 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_25

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_26"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:462 %reg_file_2_1_addr_26 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_25

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_26"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:463 %reg_file_2_0_load_26 = load i11 %reg_file_2_0_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_26"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:464 %reg_file_2_1_load_26 = load i11 %reg_file_2_1_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_26"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:477 %sext_ln145_10 = sext i9 %add_ln145_2

]]></Node>
<StgValue><ssdm name="sext_ln145_10"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:478 %zext_ln145_26 = zext i10 %sext_ln145_10

]]></Node>
<StgValue><ssdm name="zext_ln145_26"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:479 %reg_file_2_0_addr_27 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_26

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_27"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:480 %reg_file_2_1_addr_27 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_26

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_27"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:481 %reg_file_2_0_load_27 = load i11 %reg_file_2_0_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_27"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:482 %reg_file_2_1_load_27 = load i11 %reg_file_2_1_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_27"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:841 %reg_file_7_0_load_27 = load i11 %reg_file_7_0_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_27"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:842 %reg_file_7_1_load_27 = load i11 %reg_file_7_1_addr_13

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_27"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:875 %reg_file_7_0_load_28 = load i11 %reg_file_7_0_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_28"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:876 %reg_file_7_1_load_28 = load i11 %reg_file_7_1_addr_12

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_28"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:909 %reg_file_7_0_load_29 = load i11 %reg_file_7_0_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_29"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:910 %reg_file_7_1_load_29 = load i11 %reg_file_7_1_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_29"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:943 %reg_file_7_0_load_30 = load i11 %reg_file_7_0_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_30"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:944 %reg_file_7_1_load_30 = load i11 %reg_file_7_1_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="562" st_id="15" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:163 %add_8 = hadd i16 %reg_file_7_0_load_7, i16 %mul2_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:179 %add_9 = hadd i16 %reg_file_7_1_load_7, i16 %mul2_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:194 %mul2_s = hmul i16 %tmp_36_s, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:212 %mul2_10 = hmul i16 %tmp_36_10, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:463 %reg_file_2_0_load_26 = load i11 %reg_file_2_0_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_26"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:464 %reg_file_2_1_load_26 = load i11 %reg_file_2_1_addr_26

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_26"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:465 %tmp_36_25 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_26, i16 %reg_file_2_1_load_26, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_25"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:481 %reg_file_2_0_load_27 = load i11 %reg_file_2_0_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_27"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:482 %reg_file_2_1_load_27 = load i11 %reg_file_2_1_addr_27

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_27"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:483 %tmp_36_26 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_27, i16 %reg_file_2_1_load_27, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_26"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:493 %sext_ln145_11 = sext i8 %zext_ln145_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_11"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:494 %zext_ln145_27 = zext i10 %sext_ln145_11

]]></Node>
<StgValue><ssdm name="zext_ln145_27"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:495 %reg_file_2_0_addr_28 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_27

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_28"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:496 %reg_file_2_1_addr_28 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_27

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_28"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:497 %reg_file_2_0_load_28 = load i11 %reg_file_2_0_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_28"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:498 %reg_file_2_1_load_28 = load i11 %reg_file_2_1_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_28"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:511 %sext_ln145_12 = sext i8 %add_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_12"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:512 %zext_ln145_28 = zext i10 %sext_ln145_12

]]></Node>
<StgValue><ssdm name="zext_ln145_28"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:513 %reg_file_2_0_addr_29 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_28

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_29"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:514 %reg_file_2_1_addr_29 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_28

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_29"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:515 %reg_file_2_0_load_29 = load i11 %reg_file_2_0_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_29"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:516 %reg_file_2_1_load_29 = load i11 %reg_file_2_1_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_29"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:909 %reg_file_7_0_load_29 = load i11 %reg_file_7_0_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_29"/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:910 %reg_file_7_1_load_29 = load i11 %reg_file_7_1_addr_11

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_29"/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:943 %reg_file_7_0_load_30 = load i11 %reg_file_7_0_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_30"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:944 %reg_file_7_1_load_30 = load i11 %reg_file_7_1_addr_10

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_30"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:977 %reg_file_7_0_load_31 = load i11 %reg_file_7_0_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_31"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:978 %reg_file_7_1_load_31 = load i11 %reg_file_7_1_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_31"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1011 %reg_file_7_0_load_32 = load i11 %reg_file_7_0_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_32"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1012 %reg_file_7_1_load_32 = load i11 %reg_file_7_1_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_32"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="592" st_id="16" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:179 %add_9 = hadd i16 %reg_file_7_1_load_7, i16 %mul2_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:197 %add_s = hadd i16 %reg_file_7_0_load_8, i16 %mul2_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:212 %mul2_10 = hmul i16 %tmp_36_10, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:228 %mul2_11 = hmul i16 %tmp_36_11, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:497 %reg_file_2_0_load_28 = load i11 %reg_file_2_0_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_28"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:498 %reg_file_2_1_load_28 = load i11 %reg_file_2_1_addr_28

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_28"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:499 %tmp_36_27 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_28, i16 %reg_file_2_1_load_28, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_27"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:515 %reg_file_2_0_load_29 = load i11 %reg_file_2_0_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_29"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:516 %reg_file_2_1_load_29 = load i11 %reg_file_2_1_addr_29

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_29"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:517 %tmp_36_28 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_29, i16 %reg_file_2_1_load_29, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_28"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:527 %sext_ln145_13 = sext i7 %zext_ln145_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_13"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:528 %zext_ln145_29 = zext i10 %sext_ln145_13

]]></Node>
<StgValue><ssdm name="zext_ln145_29"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:529 %reg_file_2_0_addr_30 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_29

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_30"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:530 %reg_file_2_1_addr_30 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_29

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_30"/></StgValue>
</operation>

<operation id="606" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:531 %reg_file_2_0_load_30 = load i11 %reg_file_2_0_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_30"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:532 %reg_file_2_1_load_30 = load i11 %reg_file_2_1_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_30"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:545 %sext_ln145_14 = sext i6 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_14"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:546 %zext_ln145_30 = zext i10 %sext_ln145_14

]]></Node>
<StgValue><ssdm name="zext_ln145_30"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:547 %reg_file_2_0_addr_31 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_30

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_31"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:548 %reg_file_2_1_addr_31 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_30

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_31"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:549 %reg_file_2_0_load_31 = load i11 %reg_file_2_0_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_31"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:550 %reg_file_2_1_load_31 = load i11 %reg_file_2_1_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_31"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:977 %reg_file_7_0_load_31 = load i11 %reg_file_7_0_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_31"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:978 %reg_file_7_1_load_31 = load i11 %reg_file_7_1_addr_9

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_31"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1011 %reg_file_7_0_load_32 = load i11 %reg_file_7_0_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_32"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1012 %reg_file_7_1_load_32 = load i11 %reg_file_7_1_addr_8

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_32"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1045 %reg_file_7_0_load_33 = load i11 %reg_file_7_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_33"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1046 %reg_file_7_1_load_33 = load i11 %reg_file_7_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_33"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1079 %reg_file_7_0_load_34 = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_34"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1080 %reg_file_7_1_load_34 = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_34"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:4 %zext_ln140_1 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:27 %store_ln145 = store i16 %add, i11 %reg_file_7_0_addr_37

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:43 %store_ln145 = store i16 %add_1, i11 %reg_file_7_1_addr_37

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:61 %store_ln145 = store i16 %add_2, i11 %reg_file_7_0_addr_36

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:78 %store_ln145 = store i16 %add_3, i11 %reg_file_7_1_addr_36

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:197 %add_s = hadd i16 %reg_file_7_0_load_8, i16 %mul2_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:213 %add_10 = hadd i16 %reg_file_7_1_load_8, i16 %mul2_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="629" st_id="17" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:228 %mul2_11 = hmul i16 %tmp_36_11, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:246 %mul2_12 = hmul i16 %tmp_36_12, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:531 %reg_file_2_0_load_30 = load i11 %reg_file_2_0_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_30"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:532 %reg_file_2_1_load_30 = load i11 %reg_file_2_1_addr_30

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_30"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:533 %tmp_36_29 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_30, i16 %reg_file_2_1_load_30, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_29"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:549 %reg_file_2_0_load_31 = load i11 %reg_file_2_0_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_31"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:550 %reg_file_2_1_load_31 = load i11 %reg_file_2_1_addr_31

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_31"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:551 %tmp_36_30 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_31, i16 %reg_file_2_1_load_31, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_30"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:561 %zext_ln145_31_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_31_cast"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:562 %zext_ln145_31 = zext i11 %zext_ln145_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_31"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:563 %reg_file_2_0_addr_32 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_31

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_32"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:564 %reg_file_2_1_addr_32 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_31

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_32"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:565 %reg_file_2_0_load_32 = load i11 %reg_file_2_0_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_32"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:566 %reg_file_2_1_load_32 = load i11 %reg_file_2_1_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_32"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:579 %add_ln145_7 = add i11 %zext_ln140_1, i11 1056

]]></Node>
<StgValue><ssdm name="add_ln145_7"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:580 %zext_ln145_32 = zext i11 %add_ln145_7

]]></Node>
<StgValue><ssdm name="zext_ln145_32"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:581 %reg_file_2_0_addr_33 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_32

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_33"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:582 %reg_file_2_1_addr_33 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_32

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_33"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:583 %reg_file_2_0_load_33 = load i11 %reg_file_2_0_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_33"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:584 %reg_file_2_1_load_33 = load i11 %reg_file_2_1_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_33"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1045 %reg_file_7_0_load_33 = load i11 %reg_file_7_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_33"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1046 %reg_file_7_1_load_33 = load i11 %reg_file_7_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_33"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1079 %reg_file_7_0_load_34 = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load_34"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1080 %reg_file_7_1_load_34 = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="653" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:96 %store_ln145 = store i16 %add_4, i11 %reg_file_7_0_addr_35

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:112 %store_ln145 = store i16 %add_5, i11 %reg_file_7_1_addr_35

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:130 %store_ln145 = store i16 %add_6, i11 %reg_file_7_0_addr_34

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:146 %store_ln145 = store i16 %add_7, i11 %reg_file_7_1_addr_34

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:213 %add_10 = hadd i16 %reg_file_7_1_load_8, i16 %mul2_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:231 %add_11 = hadd i16 %reg_file_7_0_load_9, i16 %mul2_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:246 %mul2_12 = hmul i16 %tmp_36_12, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:262 %mul2_13 = hmul i16 %tmp_36_13, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:565 %reg_file_2_0_load_32 = load i11 %reg_file_2_0_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_32"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:566 %reg_file_2_1_load_32 = load i11 %reg_file_2_1_addr_32

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_32"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:567 %tmp_36_31 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_32, i16 %reg_file_2_1_load_32, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_31"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:583 %reg_file_2_0_load_33 = load i11 %reg_file_2_0_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_33"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:584 %reg_file_2_1_load_33 = load i11 %reg_file_2_1_addr_33

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_33"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:585 %tmp_36_32 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_33, i16 %reg_file_2_1_load_33, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_32"/></StgValue>
</operation>

<operation id="667" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:595 %zext_ln145_33_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_33_cast"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:596 %zext_ln145_33 = zext i11 %zext_ln145_33_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_33"/></StgValue>
</operation>

<operation id="669" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:597 %reg_file_2_0_addr_34 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_33

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_34"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:598 %reg_file_2_1_addr_34 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_33

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_34"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:599 %reg_file_2_0_load_34 = load i11 %reg_file_2_0_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_34"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:600 %reg_file_2_1_load_34 = load i11 %reg_file_2_1_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_34"/></StgValue>
</operation>

<operation id="673" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:613 %add_ln145_8 = add i11 %zext_ln140_1, i11 1120

]]></Node>
<StgValue><ssdm name="add_ln145_8"/></StgValue>
</operation>

<operation id="674" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:614 %zext_ln145_34 = zext i11 %add_ln145_8

]]></Node>
<StgValue><ssdm name="zext_ln145_34"/></StgValue>
</operation>

<operation id="675" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:615 %reg_file_2_0_addr_35 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_34

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_35"/></StgValue>
</operation>

<operation id="676" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:616 %reg_file_2_1_addr_35 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_34

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_35"/></StgValue>
</operation>

<operation id="677" st_id="18" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:617 %reg_file_2_0_load_35 = load i11 %reg_file_2_0_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_35"/></StgValue>
</operation>

<operation id="678" st_id="18" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:618 %reg_file_2_1_load_35 = load i11 %reg_file_2_1_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="679" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:164 %store_ln145 = store i16 %add_8, i11 %reg_file_7_0_addr_33

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:180 %store_ln145 = store i16 %add_9, i11 %reg_file_7_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:198 %store_ln145 = store i16 %add_s, i11 %reg_file_7_0_addr_32

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:214 %store_ln145 = store i16 %add_10, i11 %reg_file_7_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:231 %add_11 = hadd i16 %reg_file_7_0_load_9, i16 %mul2_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:247 %add_12 = hadd i16 %reg_file_7_1_load_9, i16 %mul2_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:262 %mul2_13 = hmul i16 %tmp_36_13, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:280 %mul2_14 = hmul i16 %tmp_36_14, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:599 %reg_file_2_0_load_34 = load i11 %reg_file_2_0_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_34"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:600 %reg_file_2_1_load_34 = load i11 %reg_file_2_1_addr_34

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_34"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:601 %tmp_36_33 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_34, i16 %reg_file_2_1_load_34, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_33"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:617 %reg_file_2_0_load_35 = load i11 %reg_file_2_0_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_35"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:618 %reg_file_2_1_load_35 = load i11 %reg_file_2_1_addr_35

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_35"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:619 %tmp_36_34 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_35, i16 %reg_file_2_1_load_35, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_34"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:629 %zext_ln145_35_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_35_cast"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:630 %zext_ln145_35 = zext i11 %zext_ln145_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_35"/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:631 %reg_file_2_0_addr_36 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_35

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_36"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:632 %reg_file_2_1_addr_36 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_35

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_36"/></StgValue>
</operation>

<operation id="697" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:633 %reg_file_2_0_load_36 = load i11 %reg_file_2_0_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_36"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:634 %reg_file_2_1_load_36 = load i11 %reg_file_2_1_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_36"/></StgValue>
</operation>

<operation id="699" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:647 %add_ln145_9 = add i11 %zext_ln140_1, i11 1184

]]></Node>
<StgValue><ssdm name="add_ln145_9"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:648 %zext_ln145_36 = zext i11 %add_ln145_9

]]></Node>
<StgValue><ssdm name="zext_ln145_36"/></StgValue>
</operation>

<operation id="701" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:649 %reg_file_2_0_addr_37 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_36

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_37"/></StgValue>
</operation>

<operation id="702" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:650 %reg_file_2_1_addr_37 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_36

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_37"/></StgValue>
</operation>

<operation id="703" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:651 %reg_file_2_0_load_37 = load i11 %reg_file_2_0_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_37"/></StgValue>
</operation>

<operation id="704" st_id="19" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:652 %reg_file_2_1_load_37 = load i11 %reg_file_2_1_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="705" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:232 %store_ln145 = store i16 %add_11, i11 %reg_file_7_0_addr_31

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:247 %add_12 = hadd i16 %reg_file_7_1_load_9, i16 %mul2_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:248 %store_ln145 = store i16 %add_12, i11 %reg_file_7_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:265 %add_13 = hadd i16 %reg_file_7_0_load_10, i16 %mul2_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:280 %mul2_14 = hmul i16 %tmp_36_14, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:296 %mul2_15 = hmul i16 %tmp_36_15, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="711" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:633 %reg_file_2_0_load_36 = load i11 %reg_file_2_0_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_36"/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:634 %reg_file_2_1_load_36 = load i11 %reg_file_2_1_addr_36

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_36"/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:635 %tmp_36_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_36, i16 %reg_file_2_1_load_36, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_35"/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:651 %reg_file_2_0_load_37 = load i11 %reg_file_2_0_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_37"/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:652 %reg_file_2_1_load_37 = load i11 %reg_file_2_1_addr_37

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_37"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:653 %tmp_36_36 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_37, i16 %reg_file_2_1_load_37, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_36"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:663 %zext_ln145_37_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_37_cast"/></StgValue>
</operation>

<operation id="718" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:664 %zext_ln145_37 = zext i11 %zext_ln145_37_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_37"/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:665 %reg_file_2_0_addr_38 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_37

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_38"/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:666 %reg_file_2_1_addr_38 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_37

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_38"/></StgValue>
</operation>

<operation id="721" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:667 %reg_file_2_0_load_38 = load i11 %reg_file_2_0_addr_38

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_38"/></StgValue>
</operation>

<operation id="722" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:668 %reg_file_2_1_load_38 = load i11 %reg_file_2_1_addr_38

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_38"/></StgValue>
</operation>

<operation id="723" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:681 %add_ln145_10 = add i11 %zext_ln140_1, i11 1248

]]></Node>
<StgValue><ssdm name="add_ln145_10"/></StgValue>
</operation>

<operation id="724" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:682 %zext_ln145_38 = zext i11 %add_ln145_10

]]></Node>
<StgValue><ssdm name="zext_ln145_38"/></StgValue>
</operation>

<operation id="725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:683 %reg_file_2_0_addr_39 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_38

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_39"/></StgValue>
</operation>

<operation id="726" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:684 %reg_file_2_1_addr_39 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_38

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_39"/></StgValue>
</operation>

<operation id="727" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:685 %reg_file_2_0_load_39 = load i11 %reg_file_2_0_addr_39

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_39"/></StgValue>
</operation>

<operation id="728" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:686 %reg_file_2_1_load_39 = load i11 %reg_file_2_1_addr_39

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="729" st_id="21" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:265 %add_13 = hadd i16 %reg_file_7_0_load_10, i16 %mul2_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:266 %store_ln145 = store i16 %add_13, i11 %reg_file_7_0_addr_30

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:281 %add_14 = hadd i16 %reg_file_7_1_load_10, i16 %mul2_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:296 %mul2_15 = hmul i16 %tmp_36_15, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:314 %mul2_16 = hmul i16 %tmp_36_16, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:667 %reg_file_2_0_load_38 = load i11 %reg_file_2_0_addr_38

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_38"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:668 %reg_file_2_1_load_38 = load i11 %reg_file_2_1_addr_38

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_38"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:669 %tmp_36_37 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_38, i16 %reg_file_2_1_load_38, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_37"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:685 %reg_file_2_0_load_39 = load i11 %reg_file_2_0_addr_39

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_39"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:686 %reg_file_2_1_load_39 = load i11 %reg_file_2_1_addr_39

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_39"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:687 %tmp_36_38 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_39, i16 %reg_file_2_1_load_39, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_38"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:697 %zext_ln145_39_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_39_cast"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:698 %zext_ln145_39 = zext i11 %zext_ln145_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_39"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:699 %reg_file_2_0_addr_40 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_39

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_40"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:700 %reg_file_2_1_addr_40 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_39

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_40"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:701 %reg_file_2_0_load_40 = load i11 %reg_file_2_0_addr_40

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_40"/></StgValue>
</operation>

<operation id="745" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:702 %reg_file_2_1_load_40 = load i11 %reg_file_2_1_addr_40

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_40"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:715 %add_ln145_11 = add i11 %zext_ln140_1, i11 1312

]]></Node>
<StgValue><ssdm name="add_ln145_11"/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:716 %zext_ln145_40 = zext i11 %add_ln145_11

]]></Node>
<StgValue><ssdm name="zext_ln145_40"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:717 %reg_file_2_0_addr_41 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_40

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_41"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:718 %reg_file_2_1_addr_41 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_40

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_41"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:719 %reg_file_2_0_load_41 = load i11 %reg_file_2_0_addr_41

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_41"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:720 %reg_file_2_1_load_41 = load i11 %reg_file_2_1_addr_41

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="752" st_id="22" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:281 %add_14 = hadd i16 %reg_file_7_1_load_10, i16 %mul2_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:282 %store_ln145 = store i16 %add_14, i11 %reg_file_7_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:299 %add_15 = hadd i16 %reg_file_7_0_load_11, i16 %mul2_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:314 %mul2_16 = hmul i16 %tmp_36_16, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:330 %mul2_17 = hmul i16 %tmp_36_17, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:701 %reg_file_2_0_load_40 = load i11 %reg_file_2_0_addr_40

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_40"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:702 %reg_file_2_1_load_40 = load i11 %reg_file_2_1_addr_40

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_40"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:703 %tmp_36_39 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_40, i16 %reg_file_2_1_load_40, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_39"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:719 %reg_file_2_0_load_41 = load i11 %reg_file_2_0_addr_41

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_41"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:720 %reg_file_2_1_load_41 = load i11 %reg_file_2_1_addr_41

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_41"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:721 %tmp_36_40 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_41, i16 %reg_file_2_1_load_41, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_40"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:731 %zext_ln145_41_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_41_cast"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:732 %zext_ln145_41 = zext i11 %zext_ln145_41_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_41"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:733 %reg_file_2_0_addr_42 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_41

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_42"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:734 %reg_file_2_1_addr_42 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_41

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_42"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:735 %reg_file_2_0_load_42 = load i11 %reg_file_2_0_addr_42

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_42"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:736 %reg_file_2_1_load_42 = load i11 %reg_file_2_1_addr_42

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_42"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:749 %add_ln145_12 = add i11 %zext_ln140_1, i11 1376

]]></Node>
<StgValue><ssdm name="add_ln145_12"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:750 %zext_ln145_42 = zext i11 %add_ln145_12

]]></Node>
<StgValue><ssdm name="zext_ln145_42"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:751 %reg_file_2_0_addr_43 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_42

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_43"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:752 %reg_file_2_1_addr_43 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_42

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_43"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:753 %reg_file_2_0_load_43 = load i11 %reg_file_2_0_addr_43

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_43"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:754 %reg_file_2_1_load_43 = load i11 %reg_file_2_1_addr_43

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="775" st_id="23" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:299 %add_15 = hadd i16 %reg_file_7_0_load_11, i16 %mul2_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="776" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:300 %store_ln145 = store i16 %add_15, i11 %reg_file_7_0_addr_29

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="777" st_id="23" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:315 %add_16 = hadd i16 %reg_file_7_1_load_11, i16 %mul2_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="778" st_id="23" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:330 %mul2_17 = hmul i16 %tmp_36_17, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="779" st_id="23" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:348 %mul2_18 = hmul i16 %tmp_36_18, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="780" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:735 %reg_file_2_0_load_42 = load i11 %reg_file_2_0_addr_42

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_42"/></StgValue>
</operation>

<operation id="781" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:736 %reg_file_2_1_load_42 = load i11 %reg_file_2_1_addr_42

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_42"/></StgValue>
</operation>

<operation id="782" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:737 %tmp_36_41 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_42, i16 %reg_file_2_1_load_42, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_41"/></StgValue>
</operation>

<operation id="783" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:753 %reg_file_2_0_load_43 = load i11 %reg_file_2_0_addr_43

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_43"/></StgValue>
</operation>

<operation id="784" st_id="23" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:754 %reg_file_2_1_load_43 = load i11 %reg_file_2_1_addr_43

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_43"/></StgValue>
</operation>

<operation id="785" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:755 %tmp_36_42 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_43, i16 %reg_file_2_1_load_43, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_42"/></StgValue>
</operation>

<operation id="786" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:765 %zext_ln145_43_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="zext_ln145_43_cast"/></StgValue>
</operation>

<operation id="787" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:766 %zext_ln145_43 = zext i11 %zext_ln145_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_43"/></StgValue>
</operation>

<operation id="788" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:767 %reg_file_2_0_addr_44 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_43

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_44"/></StgValue>
</operation>

<operation id="789" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:768 %reg_file_2_1_addr_44 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_43

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_44"/></StgValue>
</operation>

<operation id="790" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:769 %reg_file_2_0_load_44 = load i11 %reg_file_2_0_addr_44

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_44"/></StgValue>
</operation>

<operation id="791" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:770 %reg_file_2_1_load_44 = load i11 %reg_file_2_1_addr_44

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_44"/></StgValue>
</operation>

<operation id="792" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:783 %add_ln145_13 = add i11 %zext_ln140_1, i11 1440

]]></Node>
<StgValue><ssdm name="add_ln145_13"/></StgValue>
</operation>

<operation id="793" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:784 %zext_ln145_44 = zext i11 %add_ln145_13

]]></Node>
<StgValue><ssdm name="zext_ln145_44"/></StgValue>
</operation>

<operation id="794" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:785 %reg_file_2_0_addr_45 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_44

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_45"/></StgValue>
</operation>

<operation id="795" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:786 %reg_file_2_1_addr_45 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_44

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_45"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:787 %reg_file_2_0_load_45 = load i11 %reg_file_2_0_addr_45

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_45"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:788 %reg_file_2_1_load_45 = load i11 %reg_file_2_1_addr_45

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="798" st_id="24" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:315 %add_16 = hadd i16 %reg_file_7_1_load_11, i16 %mul2_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:316 %store_ln145 = store i16 %add_16, i11 %reg_file_7_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:333 %add_17 = hadd i16 %reg_file_7_0_load_12, i16 %mul2_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:348 %mul2_18 = hmul i16 %tmp_36_18, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:364 %mul2_19 = hmul i16 %tmp_36_19, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:769 %reg_file_2_0_load_44 = load i11 %reg_file_2_0_addr_44

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_44"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:770 %reg_file_2_1_load_44 = load i11 %reg_file_2_1_addr_44

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_44"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:771 %tmp_36_43 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_44, i16 %reg_file_2_1_load_44, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_43"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:787 %reg_file_2_0_load_45 = load i11 %reg_file_2_0_addr_45

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_45"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:788 %reg_file_2_1_load_45 = load i11 %reg_file_2_1_addr_45

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_45"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:789 %tmp_36_44 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_45, i16 %reg_file_2_1_load_45, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_44"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:799 %zext_ln145_45_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln145_45_cast"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:800 %zext_ln145_45 = zext i11 %zext_ln145_45_cast

]]></Node>
<StgValue><ssdm name="zext_ln145_45"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:801 %reg_file_2_0_addr_46 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_45

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_46"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:802 %reg_file_2_1_addr_46 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_45

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_46"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:803 %reg_file_2_0_load_46 = load i11 %reg_file_2_0_addr_46

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_46"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:804 %reg_file_2_1_load_46 = load i11 %reg_file_2_1_addr_46

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_46"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:817 %add_ln145_14 = add i11 %zext_ln140_1, i11 1504

]]></Node>
<StgValue><ssdm name="add_ln145_14"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:818 %zext_ln145_46 = zext i11 %add_ln145_14

]]></Node>
<StgValue><ssdm name="zext_ln145_46"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:819 %reg_file_2_0_addr_47 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_46

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_47"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:820 %reg_file_2_1_addr_47 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_46

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_47"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:821 %reg_file_2_0_load_47 = load i11 %reg_file_2_0_addr_47

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_47"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:822 %reg_file_2_1_load_47 = load i11 %reg_file_2_1_addr_47

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="821" st_id="25" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:333 %add_17 = hadd i16 %reg_file_7_0_load_12, i16 %mul2_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="822" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:334 %store_ln145 = store i16 %add_17, i11 %reg_file_7_0_addr_28

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="823" st_id="25" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:349 %add_18 = hadd i16 %reg_file_7_1_load_12, i16 %mul2_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="824" st_id="25" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:364 %mul2_19 = hmul i16 %tmp_36_19, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="825" st_id="25" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:382 %mul2_20 = hmul i16 %tmp_36_20, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:803 %reg_file_2_0_load_46 = load i11 %reg_file_2_0_addr_46

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_46"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:804 %reg_file_2_1_load_46 = load i11 %reg_file_2_1_addr_46

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_46"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:805 %tmp_36_45 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_46, i16 %reg_file_2_1_load_46, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_45"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:821 %reg_file_2_0_load_47 = load i11 %reg_file_2_0_addr_47

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_47"/></StgValue>
</operation>

<operation id="830" st_id="25" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:822 %reg_file_2_1_load_47 = load i11 %reg_file_2_1_addr_47

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_47"/></StgValue>
</operation>

<operation id="831" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:823 %tmp_36_46 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_47, i16 %reg_file_2_1_load_47, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_46"/></StgValue>
</operation>

<operation id="832" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:833 %sext_ln145_15 = sext i10 %zext_ln145_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_15"/></StgValue>
</operation>

<operation id="833" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:834 %zext_ln145_47 = zext i11 %sext_ln145_15

]]></Node>
<StgValue><ssdm name="zext_ln145_47"/></StgValue>
</operation>

<operation id="834" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:835 %reg_file_2_0_addr_48 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_47

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_48"/></StgValue>
</operation>

<operation id="835" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:836 %reg_file_2_1_addr_48 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_47

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_48"/></StgValue>
</operation>

<operation id="836" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:837 %reg_file_2_0_load_48 = load i11 %reg_file_2_0_addr_48

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_48"/></StgValue>
</operation>

<operation id="837" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:838 %reg_file_2_1_load_48 = load i11 %reg_file_2_1_addr_48

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_48"/></StgValue>
</operation>

<operation id="838" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:851 %sext_ln145_16 = sext i10 %add_ln145_3

]]></Node>
<StgValue><ssdm name="sext_ln145_16"/></StgValue>
</operation>

<operation id="839" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:852 %zext_ln145_48 = zext i11 %sext_ln145_16

]]></Node>
<StgValue><ssdm name="zext_ln145_48"/></StgValue>
</operation>

<operation id="840" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:853 %reg_file_2_0_addr_49 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_48

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_49"/></StgValue>
</operation>

<operation id="841" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:854 %reg_file_2_1_addr_49 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_48

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_49"/></StgValue>
</operation>

<operation id="842" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:855 %reg_file_2_0_load_49 = load i11 %reg_file_2_0_addr_49

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_49"/></StgValue>
</operation>

<operation id="843" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:856 %reg_file_2_1_load_49 = load i11 %reg_file_2_1_addr_49

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="844" st_id="26" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:349 %add_18 = hadd i16 %reg_file_7_1_load_12, i16 %mul2_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="845" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:350 %store_ln145 = store i16 %add_18, i11 %reg_file_7_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="846" st_id="26" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:367 %add_19 = hadd i16 %reg_file_7_0_load_13, i16 %mul2_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="847" st_id="26" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:382 %mul2_20 = hmul i16 %tmp_36_20, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="848" st_id="26" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:398 %mul2_21 = hmul i16 %tmp_36_21, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="849" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:837 %reg_file_2_0_load_48 = load i11 %reg_file_2_0_addr_48

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_48"/></StgValue>
</operation>

<operation id="850" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:838 %reg_file_2_1_load_48 = load i11 %reg_file_2_1_addr_48

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_48"/></StgValue>
</operation>

<operation id="851" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:839 %tmp_36_47 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_48, i16 %reg_file_2_1_load_48, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_47"/></StgValue>
</operation>

<operation id="852" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:855 %reg_file_2_0_load_49 = load i11 %reg_file_2_0_addr_49

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_49"/></StgValue>
</operation>

<operation id="853" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:856 %reg_file_2_1_load_49 = load i11 %reg_file_2_1_addr_49

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_49"/></StgValue>
</operation>

<operation id="854" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:857 %tmp_36_48 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_49, i16 %reg_file_2_1_load_49, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_48"/></StgValue>
</operation>

<operation id="855" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:867 %sext_ln145_17 = sext i10 %zext_ln145_17_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_17"/></StgValue>
</operation>

<operation id="856" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:868 %zext_ln145_49 = zext i11 %sext_ln145_17

]]></Node>
<StgValue><ssdm name="zext_ln145_49"/></StgValue>
</operation>

<operation id="857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:869 %reg_file_2_0_addr_50 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_49

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_50"/></StgValue>
</operation>

<operation id="858" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:870 %reg_file_2_1_addr_50 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_49

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_50"/></StgValue>
</operation>

<operation id="859" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:871 %reg_file_2_0_load_50 = load i11 %reg_file_2_0_addr_50

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_50"/></StgValue>
</operation>

<operation id="860" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:872 %reg_file_2_1_load_50 = load i11 %reg_file_2_1_addr_50

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_50"/></StgValue>
</operation>

<operation id="861" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:885 %sext_ln145_18 = sext i10 %add_ln145_4

]]></Node>
<StgValue><ssdm name="sext_ln145_18"/></StgValue>
</operation>

<operation id="862" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:886 %zext_ln145_50 = zext i11 %sext_ln145_18

]]></Node>
<StgValue><ssdm name="zext_ln145_50"/></StgValue>
</operation>

<operation id="863" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:887 %reg_file_2_0_addr_51 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_50

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_51"/></StgValue>
</operation>

<operation id="864" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:888 %reg_file_2_1_addr_51 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_50

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_51"/></StgValue>
</operation>

<operation id="865" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:889 %reg_file_2_0_load_51 = load i11 %reg_file_2_0_addr_51

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_51"/></StgValue>
</operation>

<operation id="866" st_id="26" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:890 %reg_file_2_1_load_51 = load i11 %reg_file_2_1_addr_51

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="867" st_id="27" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:367 %add_19 = hadd i16 %reg_file_7_0_load_13, i16 %mul2_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="868" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:368 %store_ln145 = store i16 %add_19, i11 %reg_file_7_0_addr_27

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="869" st_id="27" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:383 %add_20 = hadd i16 %reg_file_7_1_load_13, i16 %mul2_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="870" st_id="27" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:398 %mul2_21 = hmul i16 %tmp_36_21, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="871" st_id="27" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:416 %mul2_22 = hmul i16 %tmp_36_22, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="872" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:871 %reg_file_2_0_load_50 = load i11 %reg_file_2_0_addr_50

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_50"/></StgValue>
</operation>

<operation id="873" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:872 %reg_file_2_1_load_50 = load i11 %reg_file_2_1_addr_50

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_50"/></StgValue>
</operation>

<operation id="874" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:873 %tmp_36_49 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_50, i16 %reg_file_2_1_load_50, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_49"/></StgValue>
</operation>

<operation id="875" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:889 %reg_file_2_0_load_51 = load i11 %reg_file_2_0_addr_51

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_51"/></StgValue>
</operation>

<operation id="876" st_id="27" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:890 %reg_file_2_1_load_51 = load i11 %reg_file_2_1_addr_51

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_51"/></StgValue>
</operation>

<operation id="877" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:891 %tmp_36_50 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_51, i16 %reg_file_2_1_load_51, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_50"/></StgValue>
</operation>

<operation id="878" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:901 %sext_ln145_19 = sext i10 %zext_ln145_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_19"/></StgValue>
</operation>

<operation id="879" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:902 %zext_ln145_51 = zext i11 %sext_ln145_19

]]></Node>
<StgValue><ssdm name="zext_ln145_51"/></StgValue>
</operation>

<operation id="880" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:903 %reg_file_2_0_addr_52 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_51

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_52"/></StgValue>
</operation>

<operation id="881" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:904 %reg_file_2_1_addr_52 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_51

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_52"/></StgValue>
</operation>

<operation id="882" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:905 %reg_file_2_0_load_52 = load i11 %reg_file_2_0_addr_52

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_52"/></StgValue>
</operation>

<operation id="883" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:906 %reg_file_2_1_load_52 = load i11 %reg_file_2_1_addr_52

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_52"/></StgValue>
</operation>

<operation id="884" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:919 %sext_ln145_20 = sext i10 %add_ln145_5

]]></Node>
<StgValue><ssdm name="sext_ln145_20"/></StgValue>
</operation>

<operation id="885" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:920 %zext_ln145_52 = zext i11 %sext_ln145_20

]]></Node>
<StgValue><ssdm name="zext_ln145_52"/></StgValue>
</operation>

<operation id="886" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:921 %reg_file_2_0_addr_53 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_52

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_53"/></StgValue>
</operation>

<operation id="887" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:922 %reg_file_2_1_addr_53 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_52

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_53"/></StgValue>
</operation>

<operation id="888" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:923 %reg_file_2_0_load_53 = load i11 %reg_file_2_0_addr_53

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_53"/></StgValue>
</operation>

<operation id="889" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:924 %reg_file_2_1_load_53 = load i11 %reg_file_2_1_addr_53

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="890" st_id="28" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:383 %add_20 = hadd i16 %reg_file_7_1_load_13, i16 %mul2_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:384 %store_ln145 = store i16 %add_20, i11 %reg_file_7_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:401 %add_21 = hadd i16 %reg_file_7_0_load_14, i16 %mul2_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:416 %mul2_22 = hmul i16 %tmp_36_22, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:432 %mul2_23 = hmul i16 %tmp_36_23, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:905 %reg_file_2_0_load_52 = load i11 %reg_file_2_0_addr_52

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_52"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:906 %reg_file_2_1_load_52 = load i11 %reg_file_2_1_addr_52

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_52"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:907 %tmp_36_51 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_52, i16 %reg_file_2_1_load_52, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_51"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:923 %reg_file_2_0_load_53 = load i11 %reg_file_2_0_addr_53

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_53"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:924 %reg_file_2_1_load_53 = load i11 %reg_file_2_1_addr_53

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_53"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:925 %tmp_36_52 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_53, i16 %reg_file_2_1_load_53, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_52"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:935 %sext_ln145_21 = sext i10 %zext_ln145_21_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_21"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:936 %zext_ln145_53 = zext i11 %sext_ln145_21

]]></Node>
<StgValue><ssdm name="zext_ln145_53"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:937 %reg_file_2_0_addr_54 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_53

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_54"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:938 %reg_file_2_1_addr_54 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_53

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_54"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:939 %reg_file_2_0_load_54 = load i11 %reg_file_2_0_addr_54

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_54"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:940 %reg_file_2_1_load_54 = load i11 %reg_file_2_1_addr_54

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_54"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:953 %sext_ln145_22 = sext i10 %add_ln145_6

]]></Node>
<StgValue><ssdm name="sext_ln145_22"/></StgValue>
</operation>

<operation id="908" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:954 %zext_ln145_54 = zext i11 %sext_ln145_22

]]></Node>
<StgValue><ssdm name="zext_ln145_54"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:955 %reg_file_2_0_addr_55 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_54

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_55"/></StgValue>
</operation>

<operation id="910" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:956 %reg_file_2_1_addr_55 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_54

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_55"/></StgValue>
</operation>

<operation id="911" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:957 %reg_file_2_0_load_55 = load i11 %reg_file_2_0_addr_55

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_55"/></StgValue>
</operation>

<operation id="912" st_id="28" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:958 %reg_file_2_1_load_55 = load i11 %reg_file_2_1_addr_55

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="913" st_id="29" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:401 %add_21 = hadd i16 %reg_file_7_0_load_14, i16 %mul2_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:402 %store_ln145 = store i16 %add_21, i11 %reg_file_7_0_addr_26

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:417 %add_22 = hadd i16 %reg_file_7_1_load_14, i16 %mul2_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="916" st_id="29" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:432 %mul2_23 = hmul i16 %tmp_36_23, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="917" st_id="29" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:450 %mul2_24 = hmul i16 %tmp_36_24, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="918" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:939 %reg_file_2_0_load_54 = load i11 %reg_file_2_0_addr_54

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_54"/></StgValue>
</operation>

<operation id="919" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:940 %reg_file_2_1_load_54 = load i11 %reg_file_2_1_addr_54

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_54"/></StgValue>
</operation>

<operation id="920" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:941 %tmp_36_53 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_54, i16 %reg_file_2_1_load_54, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_53"/></StgValue>
</operation>

<operation id="921" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:957 %reg_file_2_0_load_55 = load i11 %reg_file_2_0_addr_55

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_55"/></StgValue>
</operation>

<operation id="922" st_id="29" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:958 %reg_file_2_1_load_55 = load i11 %reg_file_2_1_addr_55

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_55"/></StgValue>
</operation>

<operation id="923" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:959 %tmp_36_54 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_55, i16 %reg_file_2_1_load_55, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_54"/></StgValue>
</operation>

<operation id="924" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:969 %sext_ln145_23 = sext i9 %zext_ln145_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_23"/></StgValue>
</operation>

<operation id="925" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:970 %zext_ln145_55 = zext i11 %sext_ln145_23

]]></Node>
<StgValue><ssdm name="zext_ln145_55"/></StgValue>
</operation>

<operation id="926" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:971 %reg_file_2_0_addr_56 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_55

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_56"/></StgValue>
</operation>

<operation id="927" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:972 %reg_file_2_1_addr_56 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_55

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_56"/></StgValue>
</operation>

<operation id="928" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:973 %reg_file_2_0_load_56 = load i11 %reg_file_2_0_addr_56

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_56"/></StgValue>
</operation>

<operation id="929" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:974 %reg_file_2_1_load_56 = load i11 %reg_file_2_1_addr_56

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_56"/></StgValue>
</operation>

<operation id="930" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:987 %sext_ln145_24 = sext i9 %add_ln145_1

]]></Node>
<StgValue><ssdm name="sext_ln145_24"/></StgValue>
</operation>

<operation id="931" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:988 %zext_ln145_56 = zext i11 %sext_ln145_24

]]></Node>
<StgValue><ssdm name="zext_ln145_56"/></StgValue>
</operation>

<operation id="932" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:989 %reg_file_2_0_addr_57 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_56

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_57"/></StgValue>
</operation>

<operation id="933" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:990 %reg_file_2_1_addr_57 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_56

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_57"/></StgValue>
</operation>

<operation id="934" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:991 %reg_file_2_0_load_57 = load i11 %reg_file_2_0_addr_57

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_57"/></StgValue>
</operation>

<operation id="935" st_id="29" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:992 %reg_file_2_1_load_57 = load i11 %reg_file_2_1_addr_57

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="936" st_id="30" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:417 %add_22 = hadd i16 %reg_file_7_1_load_14, i16 %mul2_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:418 %store_ln145 = store i16 %add_22, i11 %reg_file_7_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:435 %add_23 = hadd i16 %reg_file_7_0_load_15, i16 %mul2_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:450 %mul2_24 = hmul i16 %tmp_36_24, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:466 %mul2_25 = hmul i16 %tmp_36_25, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:973 %reg_file_2_0_load_56 = load i11 %reg_file_2_0_addr_56

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_56"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:974 %reg_file_2_1_load_56 = load i11 %reg_file_2_1_addr_56

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_56"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:975 %tmp_36_55 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_56, i16 %reg_file_2_1_load_56, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_55"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:991 %reg_file_2_0_load_57 = load i11 %reg_file_2_0_addr_57

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_57"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:992 %reg_file_2_1_load_57 = load i11 %reg_file_2_1_addr_57

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_57"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:993 %tmp_36_56 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_57, i16 %reg_file_2_1_load_57, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_56"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1003 %sext_ln145_25 = sext i9 %zext_ln145_9_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_25"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1004 %zext_ln145_57 = zext i11 %sext_ln145_25

]]></Node>
<StgValue><ssdm name="zext_ln145_57"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1005 %reg_file_2_0_addr_58 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_57

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_58"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1006 %reg_file_2_1_addr_58 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_57

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_58"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1007 %reg_file_2_0_load_58 = load i11 %reg_file_2_0_addr_58

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_58"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1008 %reg_file_2_1_load_58 = load i11 %reg_file_2_1_addr_58

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_58"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1021 %sext_ln145_26 = sext i9 %add_ln145_2

]]></Node>
<StgValue><ssdm name="sext_ln145_26"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1022 %zext_ln145_58 = zext i11 %sext_ln145_26

]]></Node>
<StgValue><ssdm name="zext_ln145_58"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1023 %reg_file_2_0_addr_59 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_58

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_59"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1024 %reg_file_2_1_addr_59 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_58

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_59"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1025 %reg_file_2_0_load_59 = load i11 %reg_file_2_0_addr_59

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_59"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1026 %reg_file_2_1_load_59 = load i11 %reg_file_2_1_addr_59

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="959" st_id="31" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:435 %add_23 = hadd i16 %reg_file_7_0_load_15, i16 %mul2_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="960" st_id="31" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:436 %store_ln145 = store i16 %add_23, i11 %reg_file_7_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="961" st_id="31" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:451 %add_24 = hadd i16 %reg_file_7_1_load_15, i16 %mul2_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="962" st_id="31" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:466 %mul2_25 = hmul i16 %tmp_36_25, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="963" st_id="31" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:484 %mul2_26 = hmul i16 %tmp_36_26, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="964" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1007 %reg_file_2_0_load_58 = load i11 %reg_file_2_0_addr_58

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_58"/></StgValue>
</operation>

<operation id="965" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1008 %reg_file_2_1_load_58 = load i11 %reg_file_2_1_addr_58

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_58"/></StgValue>
</operation>

<operation id="966" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1009 %tmp_36_57 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_58, i16 %reg_file_2_1_load_58, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_57"/></StgValue>
</operation>

<operation id="967" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1025 %reg_file_2_0_load_59 = load i11 %reg_file_2_0_addr_59

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_59"/></StgValue>
</operation>

<operation id="968" st_id="31" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1026 %reg_file_2_1_load_59 = load i11 %reg_file_2_1_addr_59

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_59"/></StgValue>
</operation>

<operation id="969" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1027 %tmp_36_58 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_59, i16 %reg_file_2_1_load_59, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_58"/></StgValue>
</operation>

<operation id="970" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1037 %sext_ln145_27 = sext i8 %zext_ln145_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_27"/></StgValue>
</operation>

<operation id="971" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1038 %zext_ln145_59 = zext i11 %sext_ln145_27

]]></Node>
<StgValue><ssdm name="zext_ln145_59"/></StgValue>
</operation>

<operation id="972" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1039 %reg_file_2_0_addr_60 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_59

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_60"/></StgValue>
</operation>

<operation id="973" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1040 %reg_file_2_1_addr_60 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_59

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_60"/></StgValue>
</operation>

<operation id="974" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1041 %reg_file_2_0_load_60 = load i11 %reg_file_2_0_addr_60

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_60"/></StgValue>
</operation>

<operation id="975" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1042 %reg_file_2_1_load_60 = load i11 %reg_file_2_1_addr_60

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_60"/></StgValue>
</operation>

<operation id="976" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1055 %sext_ln145_28 = sext i8 %add_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_28"/></StgValue>
</operation>

<operation id="977" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1056 %zext_ln145_60 = zext i11 %sext_ln145_28

]]></Node>
<StgValue><ssdm name="zext_ln145_60"/></StgValue>
</operation>

<operation id="978" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1057 %reg_file_2_0_addr_61 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_60

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_61"/></StgValue>
</operation>

<operation id="979" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1058 %reg_file_2_1_addr_61 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_60

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_61"/></StgValue>
</operation>

<operation id="980" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1059 %reg_file_2_0_load_61 = load i11 %reg_file_2_0_addr_61

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_61"/></StgValue>
</operation>

<operation id="981" st_id="31" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1060 %reg_file_2_1_load_61 = load i11 %reg_file_2_1_addr_61

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="982" st_id="32" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:451 %add_24 = hadd i16 %reg_file_7_1_load_15, i16 %mul2_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="983" st_id="32" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:452 %store_ln145 = store i16 %add_24, i11 %reg_file_7_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="984" st_id="32" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:469 %add_25 = hadd i16 %reg_file_7_0_load_16, i16 %mul2_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="985" st_id="32" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:484 %mul2_26 = hmul i16 %tmp_36_26, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="986" st_id="32" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:500 %mul2_27 = hmul i16 %tmp_36_27, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="987" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1041 %reg_file_2_0_load_60 = load i11 %reg_file_2_0_addr_60

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_60"/></StgValue>
</operation>

<operation id="988" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1042 %reg_file_2_1_load_60 = load i11 %reg_file_2_1_addr_60

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_60"/></StgValue>
</operation>

<operation id="989" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1043 %tmp_36_59 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_60, i16 %reg_file_2_1_load_60, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_59"/></StgValue>
</operation>

<operation id="990" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1059 %reg_file_2_0_load_61 = load i11 %reg_file_2_0_addr_61

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_61"/></StgValue>
</operation>

<operation id="991" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1060 %reg_file_2_1_load_61 = load i11 %reg_file_2_1_addr_61

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_61"/></StgValue>
</operation>

<operation id="992" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1061 %tmp_36_60 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_61, i16 %reg_file_2_1_load_61, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_60"/></StgValue>
</operation>

<operation id="993" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1071 %sext_ln145_29 = sext i7 %zext_ln145_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln145_29"/></StgValue>
</operation>

<operation id="994" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1072 %zext_ln145_61 = zext i11 %sext_ln145_29

]]></Node>
<StgValue><ssdm name="zext_ln145_61"/></StgValue>
</operation>

<operation id="995" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1073 %reg_file_2_0_addr_62 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_61

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_62"/></StgValue>
</operation>

<operation id="996" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1074 %reg_file_2_1_addr_62 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_61

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_62"/></StgValue>
</operation>

<operation id="997" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1075 %reg_file_2_0_load_62 = load i11 %reg_file_2_0_addr_62

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_62"/></StgValue>
</operation>

<operation id="998" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1076 %reg_file_2_1_load_62 = load i11 %reg_file_2_1_addr_62

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_62"/></StgValue>
</operation>

<operation id="999" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1089 %sext_ln145_30 = sext i6 %xor_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_30"/></StgValue>
</operation>

<operation id="1000" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1090 %zext_ln145_62 = zext i11 %sext_ln145_30

]]></Node>
<StgValue><ssdm name="zext_ln145_62"/></StgValue>
</operation>

<operation id="1001" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1091 %reg_file_2_0_addr_63 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_62

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_63"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1092 %reg_file_2_1_addr_63 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_62

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_63"/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1093 %reg_file_2_0_load_63 = load i11 %reg_file_2_0_addr_63

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_63"/></StgValue>
</operation>

<operation id="1004" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1094 %reg_file_2_1_load_63 = load i11 %reg_file_2_1_addr_63

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1005" st_id="33" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:469 %add_25 = hadd i16 %reg_file_7_0_load_16, i16 %mul2_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:470 %store_ln145 = store i16 %add_25, i11 %reg_file_7_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:485 %add_26 = hadd i16 %reg_file_7_1_load_16, i16 %mul2_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:500 %mul2_27 = hmul i16 %tmp_36_27, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:518 %mul2_28 = hmul i16 %tmp_36_28, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1075 %reg_file_2_0_load_62 = load i11 %reg_file_2_0_addr_62

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_62"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1076 %reg_file_2_1_load_62 = load i11 %reg_file_2_1_addr_62

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_62"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1077 %tmp_36_61 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_62, i16 %reg_file_2_1_load_62, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_61"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1093 %reg_file_2_0_load_63 = load i11 %reg_file_2_0_addr_63

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_63"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1094 %reg_file_2_1_load_63 = load i11 %reg_file_2_1_addr_63

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_63"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1095 %tmp_36_62 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_63, i16 %reg_file_2_1_load_63, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp_36_62"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1016" st_id="34" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:485 %add_26 = hadd i16 %reg_file_7_1_load_16, i16 %mul2_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="1017" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:486 %store_ln145 = store i16 %add_26, i11 %reg_file_7_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:503 %add_27 = hadd i16 %reg_file_7_0_load_17, i16 %mul2_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:518 %mul2_28 = hmul i16 %tmp_36_28, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:534 %mul2_29 = hmul i16 %tmp_36_29, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1021" st_id="35" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:503 %add_27 = hadd i16 %reg_file_7_0_load_17, i16 %mul2_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="1022" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:504 %store_ln145 = store i16 %add_27, i11 %reg_file_7_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1023" st_id="35" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:519 %add_28 = hadd i16 %reg_file_7_1_load_17, i16 %mul2_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="1024" st_id="35" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:534 %mul2_29 = hmul i16 %tmp_36_29, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="1025" st_id="35" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:552 %mul2_30 = hmul i16 %tmp_36_30, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1026" st_id="36" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:519 %add_28 = hadd i16 %reg_file_7_1_load_17, i16 %mul2_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="1027" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:520 %store_ln145 = store i16 %add_28, i11 %reg_file_7_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1028" st_id="36" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:537 %add_29 = hadd i16 %reg_file_7_0_load_18, i16 %mul2_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="1029" st_id="36" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:552 %mul2_30 = hmul i16 %tmp_36_30, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="1030" st_id="36" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:568 %mul2_31 = hmul i16 %tmp_36_31, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1031" st_id="37" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:537 %add_29 = hadd i16 %reg_file_7_0_load_18, i16 %mul2_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="1032" st_id="37" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:538 %store_ln145 = store i16 %add_29, i11 %reg_file_7_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1033" st_id="37" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:553 %add_30 = hadd i16 %reg_file_7_1_load_18, i16 %mul2_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="1034" st_id="37" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:568 %mul2_31 = hmul i16 %tmp_36_31, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="1035" st_id="37" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:586 %mul2_32 = hmul i16 %tmp_36_32, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1036" st_id="38" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:553 %add_30 = hadd i16 %reg_file_7_1_load_18, i16 %mul2_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="1037" st_id="38" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:554 %store_ln145 = store i16 %add_30, i11 %reg_file_7_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1038" st_id="38" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:571 %add_31 = hadd i16 %reg_file_7_0_load_19, i16 %mul2_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="1039" st_id="38" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:586 %mul2_32 = hmul i16 %tmp_36_32, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="1040" st_id="38" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:602 %mul2_33 = hmul i16 %tmp_36_33, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1041" st_id="39" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:571 %add_31 = hadd i16 %reg_file_7_0_load_19, i16 %mul2_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:572 %store_ln145 = store i16 %add_31, i11 %reg_file_7_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1043" st_id="39" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:587 %add_32 = hadd i16 %reg_file_7_1_load_19, i16 %mul2_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:602 %mul2_33 = hmul i16 %tmp_36_33, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:620 %mul2_34 = hmul i16 %tmp_36_34, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1046" st_id="40" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:587 %add_32 = hadd i16 %reg_file_7_1_load_19, i16 %mul2_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:588 %store_ln145 = store i16 %add_32, i11 %reg_file_7_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:605 %add_33 = hadd i16 %reg_file_7_0_load_20, i16 %mul2_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:620 %mul2_34 = hmul i16 %tmp_36_34, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:636 %mul2_35 = hmul i16 %tmp_36_35, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1051" st_id="41" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:605 %add_33 = hadd i16 %reg_file_7_0_load_20, i16 %mul2_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="1052" st_id="41" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:606 %store_ln145 = store i16 %add_33, i11 %reg_file_7_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1053" st_id="41" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:621 %add_34 = hadd i16 %reg_file_7_1_load_20, i16 %mul2_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="1054" st_id="41" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:636 %mul2_35 = hmul i16 %tmp_36_35, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="1055" st_id="41" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:654 %mul2_36 = hmul i16 %tmp_36_36, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1056" st_id="42" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:621 %add_34 = hadd i16 %reg_file_7_1_load_20, i16 %mul2_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:622 %store_ln145 = store i16 %add_34, i11 %reg_file_7_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1058" st_id="42" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:639 %add_35 = hadd i16 %reg_file_7_0_load_21, i16 %mul2_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="1059" st_id="42" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:654 %mul2_36 = hmul i16 %tmp_36_36, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="1060" st_id="42" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:670 %mul2_37 = hmul i16 %tmp_36_37, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1061" st_id="43" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:639 %add_35 = hadd i16 %reg_file_7_0_load_21, i16 %mul2_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:640 %store_ln145 = store i16 %add_35, i11 %reg_file_7_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:655 %add_36 = hadd i16 %reg_file_7_1_load_21, i16 %mul2_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:670 %mul2_37 = hmul i16 %tmp_36_37, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:688 %mul2_38 = hmul i16 %tmp_36_38, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1066" st_id="44" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:655 %add_36 = hadd i16 %reg_file_7_1_load_21, i16 %mul2_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="1067" st_id="44" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:656 %store_ln145 = store i16 %add_36, i11 %reg_file_7_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1068" st_id="44" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:673 %add_37 = hadd i16 %reg_file_7_0_load_22, i16 %mul2_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1069" st_id="44" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:688 %mul2_38 = hmul i16 %tmp_36_38, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="1070" st_id="44" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:704 %mul2_39 = hmul i16 %tmp_36_39, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1071" st_id="45" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:673 %add_37 = hadd i16 %reg_file_7_0_load_22, i16 %mul2_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1072" st_id="45" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:674 %store_ln145 = store i16 %add_37, i11 %reg_file_7_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1073" st_id="45" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:689 %add_38 = hadd i16 %reg_file_7_1_load_22, i16 %mul2_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1074" st_id="45" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:704 %mul2_39 = hmul i16 %tmp_36_39, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="1075" st_id="45" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:722 %mul2_40 = hmul i16 %tmp_36_40, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1076" st_id="46" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:689 %add_38 = hadd i16 %reg_file_7_1_load_22, i16 %mul2_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1077" st_id="46" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:690 %store_ln145 = store i16 %add_38, i11 %reg_file_7_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1078" st_id="46" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:707 %add_39 = hadd i16 %reg_file_7_0_load_23, i16 %mul2_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1079" st_id="46" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:722 %mul2_40 = hmul i16 %tmp_36_40, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="1080" st_id="46" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:738 %mul2_41 = hmul i16 %tmp_36_41, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1081" st_id="47" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:707 %add_39 = hadd i16 %reg_file_7_0_load_23, i16 %mul2_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1082" st_id="47" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:708 %store_ln145 = store i16 %add_39, i11 %reg_file_7_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1083" st_id="47" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:723 %add_40 = hadd i16 %reg_file_7_1_load_23, i16 %mul2_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1084" st_id="47" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:738 %mul2_41 = hmul i16 %tmp_36_41, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="1085" st_id="47" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:756 %mul2_42 = hmul i16 %tmp_36_42, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1086" st_id="48" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:723 %add_40 = hadd i16 %reg_file_7_1_load_23, i16 %mul2_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1087" st_id="48" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:724 %store_ln145 = store i16 %add_40, i11 %reg_file_7_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1088" st_id="48" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:741 %add_41 = hadd i16 %reg_file_7_0_load_24, i16 %mul2_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1089" st_id="48" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:756 %mul2_42 = hmul i16 %tmp_36_42, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="1090" st_id="48" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:772 %mul2_43 = hmul i16 %tmp_36_43, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1091" st_id="49" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:741 %add_41 = hadd i16 %reg_file_7_0_load_24, i16 %mul2_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1092" st_id="49" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:742 %store_ln145 = store i16 %add_41, i11 %reg_file_7_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1093" st_id="49" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:757 %add_42 = hadd i16 %reg_file_7_1_load_24, i16 %mul2_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1094" st_id="49" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:772 %mul2_43 = hmul i16 %tmp_36_43, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="1095" st_id="49" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:790 %mul2_44 = hmul i16 %tmp_36_44, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1096" st_id="50" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:757 %add_42 = hadd i16 %reg_file_7_1_load_24, i16 %mul2_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1097" st_id="50" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:758 %store_ln145 = store i16 %add_42, i11 %reg_file_7_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1098" st_id="50" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:775 %add_43 = hadd i16 %reg_file_7_0_load_25, i16 %mul2_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1099" st_id="50" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:790 %mul2_44 = hmul i16 %tmp_36_44, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="1100" st_id="50" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:806 %mul2_45 = hmul i16 %tmp_36_45, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1101" st_id="51" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:775 %add_43 = hadd i16 %reg_file_7_0_load_25, i16 %mul2_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1102" st_id="51" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:776 %store_ln145 = store i16 %add_43, i11 %reg_file_7_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1103" st_id="51" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:791 %add_44 = hadd i16 %reg_file_7_1_load_25, i16 %mul2_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1104" st_id="51" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:806 %mul2_45 = hmul i16 %tmp_36_45, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="1105" st_id="51" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:824 %mul2_46 = hmul i16 %tmp_36_46, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1106" st_id="52" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:791 %add_44 = hadd i16 %reg_file_7_1_load_25, i16 %mul2_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1107" st_id="52" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:792 %store_ln145 = store i16 %add_44, i11 %reg_file_7_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1108" st_id="52" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:809 %add_45 = hadd i16 %reg_file_7_0_load_26, i16 %mul2_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1109" st_id="52" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:824 %mul2_46 = hmul i16 %tmp_36_46, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="1110" st_id="52" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:840 %mul2_47 = hmul i16 %tmp_36_47, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1111" st_id="53" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:809 %add_45 = hadd i16 %reg_file_7_0_load_26, i16 %mul2_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1112" st_id="53" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:810 %store_ln145 = store i16 %add_45, i11 %reg_file_7_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1113" st_id="53" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:825 %add_46 = hadd i16 %reg_file_7_1_load_26, i16 %mul2_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1114" st_id="53" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:840 %mul2_47 = hmul i16 %tmp_36_47, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="1115" st_id="53" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:858 %mul2_48 = hmul i16 %tmp_36_48, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1116" st_id="54" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:825 %add_46 = hadd i16 %reg_file_7_1_load_26, i16 %mul2_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1117" st_id="54" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:826 %store_ln145 = store i16 %add_46, i11 %reg_file_7_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1118" st_id="54" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:843 %add_47 = hadd i16 %reg_file_7_0_load_27, i16 %mul2_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1119" st_id="54" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:858 %mul2_48 = hmul i16 %tmp_36_48, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="1120" st_id="54" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:874 %mul2_49 = hmul i16 %tmp_36_49, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1121" st_id="55" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:843 %add_47 = hadd i16 %reg_file_7_0_load_27, i16 %mul2_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1122" st_id="55" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:844 %store_ln145 = store i16 %add_47, i11 %reg_file_7_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1123" st_id="55" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:859 %add_48 = hadd i16 %reg_file_7_1_load_27, i16 %mul2_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1124" st_id="55" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:874 %mul2_49 = hmul i16 %tmp_36_49, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="1125" st_id="55" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:892 %mul2_50 = hmul i16 %tmp_36_50, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1126" st_id="56" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:859 %add_48 = hadd i16 %reg_file_7_1_load_27, i16 %mul2_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1127" st_id="56" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:860 %store_ln145 = store i16 %add_48, i11 %reg_file_7_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1128" st_id="56" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:877 %add_49 = hadd i16 %reg_file_7_0_load_28, i16 %mul2_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1129" st_id="56" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:892 %mul2_50 = hmul i16 %tmp_36_50, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="1130" st_id="56" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:908 %mul2_51 = hmul i16 %tmp_36_51, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1131" st_id="57" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:877 %add_49 = hadd i16 %reg_file_7_0_load_28, i16 %mul2_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1132" st_id="57" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:878 %store_ln145 = store i16 %add_49, i11 %reg_file_7_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1133" st_id="57" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:893 %add_50 = hadd i16 %reg_file_7_1_load_28, i16 %mul2_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1134" st_id="57" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:908 %mul2_51 = hmul i16 %tmp_36_51, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="1135" st_id="57" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:926 %mul2_52 = hmul i16 %tmp_36_52, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1136" st_id="58" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:893 %add_50 = hadd i16 %reg_file_7_1_load_28, i16 %mul2_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1137" st_id="58" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:894 %store_ln145 = store i16 %add_50, i11 %reg_file_7_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1138" st_id="58" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:911 %add_51 = hadd i16 %reg_file_7_0_load_29, i16 %mul2_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1139" st_id="58" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:926 %mul2_52 = hmul i16 %tmp_36_52, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="1140" st_id="58" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:942 %mul2_53 = hmul i16 %tmp_36_53, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1141" st_id="59" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:911 %add_51 = hadd i16 %reg_file_7_0_load_29, i16 %mul2_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1142" st_id="59" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:912 %store_ln145 = store i16 %add_51, i11 %reg_file_7_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:927 %add_52 = hadd i16 %reg_file_7_1_load_29, i16 %mul2_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:942 %mul2_53 = hmul i16 %tmp_36_53, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:960 %mul2_54 = hmul i16 %tmp_36_54, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1146" st_id="60" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:927 %add_52 = hadd i16 %reg_file_7_1_load_29, i16 %mul2_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1147" st_id="60" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:928 %store_ln145 = store i16 %add_52, i11 %reg_file_7_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1148" st_id="60" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:945 %add_53 = hadd i16 %reg_file_7_0_load_30, i16 %mul2_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1149" st_id="60" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:960 %mul2_54 = hmul i16 %tmp_36_54, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="1150" st_id="60" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:976 %mul2_55 = hmul i16 %tmp_36_55, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1151" st_id="61" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:945 %add_53 = hadd i16 %reg_file_7_0_load_30, i16 %mul2_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1152" st_id="61" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:946 %store_ln145 = store i16 %add_53, i11 %reg_file_7_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1153" st_id="61" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:961 %add_54 = hadd i16 %reg_file_7_1_load_30, i16 %mul2_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1154" st_id="61" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:976 %mul2_55 = hmul i16 %tmp_36_55, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="1155" st_id="61" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:994 %mul2_56 = hmul i16 %tmp_36_56, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1156" st_id="62" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:961 %add_54 = hadd i16 %reg_file_7_1_load_30, i16 %mul2_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1157" st_id="62" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:962 %store_ln145 = store i16 %add_54, i11 %reg_file_7_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1158" st_id="62" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:979 %add_55 = hadd i16 %reg_file_7_0_load_31, i16 %mul2_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1159" st_id="62" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:994 %mul2_56 = hmul i16 %tmp_36_56, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="1160" st_id="62" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1010 %mul2_57 = hmul i16 %tmp_36_57, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_57"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1161" st_id="63" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:979 %add_55 = hadd i16 %reg_file_7_0_load_31, i16 %mul2_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1162" st_id="63" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:980 %store_ln145 = store i16 %add_55, i11 %reg_file_7_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1163" st_id="63" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:995 %add_56 = hadd i16 %reg_file_7_1_load_31, i16 %mul2_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1164" st_id="63" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1010 %mul2_57 = hmul i16 %tmp_36_57, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_57"/></StgValue>
</operation>

<operation id="1165" st_id="63" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1028 %mul2_58 = hmul i16 %tmp_36_58, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_58"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1166" st_id="64" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:995 %add_56 = hadd i16 %reg_file_7_1_load_31, i16 %mul2_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1167" st_id="64" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:996 %store_ln145 = store i16 %add_56, i11 %reg_file_7_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1168" st_id="64" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1013 %add_57 = hadd i16 %reg_file_7_0_load_32, i16 %mul2_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1169" st_id="64" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1028 %mul2_58 = hmul i16 %tmp_36_58, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_58"/></StgValue>
</operation>

<operation id="1170" st_id="64" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1044 %mul2_59 = hmul i16 %tmp_36_59, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_59"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1171" st_id="65" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1013 %add_57 = hadd i16 %reg_file_7_0_load_32, i16 %mul2_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1172" st_id="65" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1014 %store_ln145 = store i16 %add_57, i11 %reg_file_7_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1173" st_id="65" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1029 %add_58 = hadd i16 %reg_file_7_1_load_32, i16 %mul2_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1174" st_id="65" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1044 %mul2_59 = hmul i16 %tmp_36_59, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_59"/></StgValue>
</operation>

<operation id="1175" st_id="65" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1062 %mul2_60 = hmul i16 %tmp_36_60, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_60"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1176" st_id="66" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1029 %add_58 = hadd i16 %reg_file_7_1_load_32, i16 %mul2_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1177" st_id="66" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1030 %store_ln145 = store i16 %add_58, i11 %reg_file_7_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1178" st_id="66" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1047 %add_59 = hadd i16 %reg_file_7_0_load_33, i16 %mul2_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1179" st_id="66" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1062 %mul2_60 = hmul i16 %tmp_36_60, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_60"/></StgValue>
</operation>

<operation id="1180" st_id="66" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1078 %mul2_61 = hmul i16 %tmp_36_61, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_61"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1181" st_id="67" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1047 %add_59 = hadd i16 %reg_file_7_0_load_33, i16 %mul2_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1182" st_id="67" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1048 %store_ln145 = store i16 %add_59, i11 %reg_file_7_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1183" st_id="67" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1063 %add_60 = hadd i16 %reg_file_7_1_load_33, i16 %mul2_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1184" st_id="67" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1078 %mul2_61 = hmul i16 %tmp_36_61, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_61"/></StgValue>
</operation>

<operation id="1185" st_id="67" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1096 %mul2_62 = hmul i16 %tmp_36_62, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_62"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1186" st_id="68" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1063 %add_60 = hadd i16 %reg_file_7_1_load_33, i16 %mul2_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1187" st_id="68" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1064 %store_ln145 = store i16 %add_60, i11 %reg_file_7_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1188" st_id="68" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1081 %add_61 = hadd i16 %reg_file_7_0_load_34, i16 %mul2_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1189" st_id="68" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1096 %mul2_62 = hmul i16 %tmp_36_62, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul2_62"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1190" st_id="69" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1081 %add_61 = hadd i16 %reg_file_7_0_load_34, i16 %mul2_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1191" st_id="69" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1082 %store_ln145 = store i16 %add_61, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1192" st_id="69" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1097 %add_62 = hadd i16 %reg_file_7_1_load_34, i16 %mul2_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1193" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="1194" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:16 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="1195" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:17 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="1196" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:28 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1197" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:29 %rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6_0"/></StgValue>
</operation>

<operation id="1198" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:30 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1199" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:31 %rend4_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4_0"/></StgValue>
</operation>

<operation id="1200" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:32 %rbegin3_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_1"/></StgValue>
</operation>

<operation id="1201" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:33 %rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_1"/></StgValue>
</operation>

<operation id="1202" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:44 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1203" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:45 %rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_1

]]></Node>
<StgValue><ssdm name="rend6_1"/></StgValue>
</operation>

<operation id="1204" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:46 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1205" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:47 %rend4_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_1

]]></Node>
<StgValue><ssdm name="rend4_1"/></StgValue>
</operation>

<operation id="1206" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:48 %rbegin3_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_2"/></StgValue>
</operation>

<operation id="1207" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:49 %rbegin5_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_2"/></StgValue>
</operation>

<operation id="1208" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:62 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1209" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:63 %rend6_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_2

]]></Node>
<StgValue><ssdm name="rend6_2"/></StgValue>
</operation>

<operation id="1210" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:64 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1211" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:65 %rend4_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_2

]]></Node>
<StgValue><ssdm name="rend4_2"/></StgValue>
</operation>

<operation id="1212" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:66 %rbegin3_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_3"/></StgValue>
</operation>

<operation id="1213" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:67 %rbegin5_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_3"/></StgValue>
</operation>

<operation id="1214" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:79 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1215" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:80 %rend6_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_3

]]></Node>
<StgValue><ssdm name="rend6_3"/></StgValue>
</operation>

<operation id="1216" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:81 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1217" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:82 %rend4_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_3

]]></Node>
<StgValue><ssdm name="rend4_3"/></StgValue>
</operation>

<operation id="1218" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:83 %rbegin3_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_4"/></StgValue>
</operation>

<operation id="1219" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:84 %rbegin5_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_4"/></StgValue>
</operation>

<operation id="1220" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:97 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1221" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:98 %rend6_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_4

]]></Node>
<StgValue><ssdm name="rend6_4"/></StgValue>
</operation>

<operation id="1222" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:99 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1223" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:100 %rend4_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_4

]]></Node>
<StgValue><ssdm name="rend4_4"/></StgValue>
</operation>

<operation id="1224" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:101 %rbegin3_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_5"/></StgValue>
</operation>

<operation id="1225" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:102 %rbegin5_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_5"/></StgValue>
</operation>

<operation id="1226" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:113 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1227" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:114 %rend6_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_5

]]></Node>
<StgValue><ssdm name="rend6_5"/></StgValue>
</operation>

<operation id="1228" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:115 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1229" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:116 %rend4_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_5

]]></Node>
<StgValue><ssdm name="rend4_5"/></StgValue>
</operation>

<operation id="1230" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:117 %rbegin3_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_6"/></StgValue>
</operation>

<operation id="1231" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:118 %rbegin5_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_6"/></StgValue>
</operation>

<operation id="1232" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:131 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1233" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:132 %rend6_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_6

]]></Node>
<StgValue><ssdm name="rend6_6"/></StgValue>
</operation>

<operation id="1234" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:133 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1235" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:134 %rend4_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_6

]]></Node>
<StgValue><ssdm name="rend4_6"/></StgValue>
</operation>

<operation id="1236" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:135 %rbegin3_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_7"/></StgValue>
</operation>

<operation id="1237" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:136 %rbegin5_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_7"/></StgValue>
</operation>

<operation id="1238" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:147 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1239" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:148 %rend6_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_7

]]></Node>
<StgValue><ssdm name="rend6_7"/></StgValue>
</operation>

<operation id="1240" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:149 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1241" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:150 %rend4_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_7

]]></Node>
<StgValue><ssdm name="rend4_7"/></StgValue>
</operation>

<operation id="1242" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:151 %rbegin3_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_8"/></StgValue>
</operation>

<operation id="1243" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:152 %rbegin5_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_8"/></StgValue>
</operation>

<operation id="1244" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:165 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1245" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:166 %rend6_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_8

]]></Node>
<StgValue><ssdm name="rend6_8"/></StgValue>
</operation>

<operation id="1246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:167 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1247" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:168 %rend4_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_8

]]></Node>
<StgValue><ssdm name="rend4_8"/></StgValue>
</operation>

<operation id="1248" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:169 %rbegin3_9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_9"/></StgValue>
</operation>

<operation id="1249" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:170 %rbegin5_9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_9"/></StgValue>
</operation>

<operation id="1250" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:181 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1251" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:182 %rend6_9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_9

]]></Node>
<StgValue><ssdm name="rend6_9"/></StgValue>
</operation>

<operation id="1252" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:183 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1253" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:184 %rend4_9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_9

]]></Node>
<StgValue><ssdm name="rend4_9"/></StgValue>
</operation>

<operation id="1254" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:185 %rbegin3_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_s"/></StgValue>
</operation>

<operation id="1255" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:186 %rbegin5_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_s"/></StgValue>
</operation>

<operation id="1256" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:199 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1257" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:200 %rend6_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_s

]]></Node>
<StgValue><ssdm name="rend6_10"/></StgValue>
</operation>

<operation id="1258" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:201 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1259" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:202 %rend4_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_s

]]></Node>
<StgValue><ssdm name="rend4_10"/></StgValue>
</operation>

<operation id="1260" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:203 %rbegin3_10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_10"/></StgValue>
</operation>

<operation id="1261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:204 %rbegin5_10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_10"/></StgValue>
</operation>

<operation id="1262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:215 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:216 %rend6_11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_10

]]></Node>
<StgValue><ssdm name="rend6_11"/></StgValue>
</operation>

<operation id="1264" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:217 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1265" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:218 %rend4_11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_10

]]></Node>
<StgValue><ssdm name="rend4_11"/></StgValue>
</operation>

<operation id="1266" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:219 %rbegin3_11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_11"/></StgValue>
</operation>

<operation id="1267" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:220 %rbegin5_11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_11"/></StgValue>
</operation>

<operation id="1268" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:233 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1269" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:234 %rend6_12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_11

]]></Node>
<StgValue><ssdm name="rend6_12"/></StgValue>
</operation>

<operation id="1270" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:235 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1271" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:236 %rend4_12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_11

]]></Node>
<StgValue><ssdm name="rend4_12"/></StgValue>
</operation>

<operation id="1272" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:237 %rbegin3_12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_12"/></StgValue>
</operation>

<operation id="1273" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:238 %rbegin5_12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_12"/></StgValue>
</operation>

<operation id="1274" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:249 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1275" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:250 %rend6_13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_12

]]></Node>
<StgValue><ssdm name="rend6_13"/></StgValue>
</operation>

<operation id="1276" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:251 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1277" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:252 %rend4_13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_12

]]></Node>
<StgValue><ssdm name="rend4_13"/></StgValue>
</operation>

<operation id="1278" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:253 %rbegin3_13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_13"/></StgValue>
</operation>

<operation id="1279" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:254 %rbegin5_13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_13"/></StgValue>
</operation>

<operation id="1280" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:267 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1281" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:268 %rend6_14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_13

]]></Node>
<StgValue><ssdm name="rend6_14"/></StgValue>
</operation>

<operation id="1282" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:269 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1283" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:270 %rend4_14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_13

]]></Node>
<StgValue><ssdm name="rend4_14"/></StgValue>
</operation>

<operation id="1284" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:271 %rbegin3_14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_14"/></StgValue>
</operation>

<operation id="1285" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:272 %rbegin5_14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_14"/></StgValue>
</operation>

<operation id="1286" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:283 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1287" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:284 %rend6_15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_14

]]></Node>
<StgValue><ssdm name="rend6_15"/></StgValue>
</operation>

<operation id="1288" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:285 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1289" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:286 %rend4_15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_14

]]></Node>
<StgValue><ssdm name="rend4_15"/></StgValue>
</operation>

<operation id="1290" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:287 %rbegin3_15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_15"/></StgValue>
</operation>

<operation id="1291" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:288 %rbegin5_15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_15"/></StgValue>
</operation>

<operation id="1292" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:301 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1293" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:302 %rend6_16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_15

]]></Node>
<StgValue><ssdm name="rend6_16"/></StgValue>
</operation>

<operation id="1294" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:303 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1295" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:304 %rend4_16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_15

]]></Node>
<StgValue><ssdm name="rend4_16"/></StgValue>
</operation>

<operation id="1296" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:305 %rbegin3_16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_16"/></StgValue>
</operation>

<operation id="1297" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:306 %rbegin5_16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_16"/></StgValue>
</operation>

<operation id="1298" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:317 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1299" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:318 %rend6_17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_16

]]></Node>
<StgValue><ssdm name="rend6_17"/></StgValue>
</operation>

<operation id="1300" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:319 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1301" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:320 %rend4_17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_16

]]></Node>
<StgValue><ssdm name="rend4_17"/></StgValue>
</operation>

<operation id="1302" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:321 %rbegin3_17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_17"/></StgValue>
</operation>

<operation id="1303" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:322 %rbegin5_17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_17"/></StgValue>
</operation>

<operation id="1304" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:335 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1305" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:336 %rend6_18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_17

]]></Node>
<StgValue><ssdm name="rend6_18"/></StgValue>
</operation>

<operation id="1306" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:337 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1307" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:338 %rend4_18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_17

]]></Node>
<StgValue><ssdm name="rend4_18"/></StgValue>
</operation>

<operation id="1308" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:339 %rbegin3_18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_18"/></StgValue>
</operation>

<operation id="1309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:340 %rbegin5_18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_18"/></StgValue>
</operation>

<operation id="1310" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:351 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1311" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:352 %rend6_19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_18

]]></Node>
<StgValue><ssdm name="rend6_19"/></StgValue>
</operation>

<operation id="1312" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:353 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1313" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:354 %rend4_19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_18

]]></Node>
<StgValue><ssdm name="rend4_19"/></StgValue>
</operation>

<operation id="1314" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:355 %rbegin3_19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_19"/></StgValue>
</operation>

<operation id="1315" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:356 %rbegin5_19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_19"/></StgValue>
</operation>

<operation id="1316" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:369 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1317" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:370 %rend6_20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_19

]]></Node>
<StgValue><ssdm name="rend6_20"/></StgValue>
</operation>

<operation id="1318" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:371 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:372 %rend4_20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_19

]]></Node>
<StgValue><ssdm name="rend4_20"/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:373 %rbegin3_20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_20"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:374 %rbegin5_20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_20"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:385 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:386 %rend6_21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_20

]]></Node>
<StgValue><ssdm name="rend6_21"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:387 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:388 %rend4_21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_20

]]></Node>
<StgValue><ssdm name="rend4_21"/></StgValue>
</operation>

<operation id="1326" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:389 %rbegin3_21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_21"/></StgValue>
</operation>

<operation id="1327" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:390 %rbegin5_21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_21"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:403 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:404 %rend6_22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_21

]]></Node>
<StgValue><ssdm name="rend6_22"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:405 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:406 %rend4_22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_21

]]></Node>
<StgValue><ssdm name="rend4_22"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:407 %rbegin3_22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_22"/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:408 %rbegin5_22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_22"/></StgValue>
</operation>

<operation id="1334" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:419 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1335" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:420 %rend6_23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_22

]]></Node>
<StgValue><ssdm name="rend6_23"/></StgValue>
</operation>

<operation id="1336" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:421 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1337" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:422 %rend4_23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_22

]]></Node>
<StgValue><ssdm name="rend4_23"/></StgValue>
</operation>

<operation id="1338" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:423 %rbegin3_23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_23"/></StgValue>
</operation>

<operation id="1339" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:424 %rbegin5_23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_23"/></StgValue>
</operation>

<operation id="1340" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:437 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1341" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:438 %rend6_24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_23

]]></Node>
<StgValue><ssdm name="rend6_24"/></StgValue>
</operation>

<operation id="1342" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:439 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1343" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:440 %rend4_24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_23

]]></Node>
<StgValue><ssdm name="rend4_24"/></StgValue>
</operation>

<operation id="1344" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:441 %rbegin3_24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_24"/></StgValue>
</operation>

<operation id="1345" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:442 %rbegin5_24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_24"/></StgValue>
</operation>

<operation id="1346" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:453 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1347" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:454 %rend6_25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_24

]]></Node>
<StgValue><ssdm name="rend6_25"/></StgValue>
</operation>

<operation id="1348" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:455 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1349" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:456 %rend4_25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_24

]]></Node>
<StgValue><ssdm name="rend4_25"/></StgValue>
</operation>

<operation id="1350" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:457 %rbegin3_25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_25"/></StgValue>
</operation>

<operation id="1351" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:458 %rbegin5_25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_25"/></StgValue>
</operation>

<operation id="1352" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:471 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1353" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:472 %rend6_26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_25

]]></Node>
<StgValue><ssdm name="rend6_26"/></StgValue>
</operation>

<operation id="1354" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:473 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1355" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:474 %rend4_26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_25

]]></Node>
<StgValue><ssdm name="rend4_26"/></StgValue>
</operation>

<operation id="1356" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:475 %rbegin3_26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_26"/></StgValue>
</operation>

<operation id="1357" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:476 %rbegin5_26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_26"/></StgValue>
</operation>

<operation id="1358" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:487 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:488 %rend6_27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_26

]]></Node>
<StgValue><ssdm name="rend6_27"/></StgValue>
</operation>

<operation id="1360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:489 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:490 %rend4_27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_26

]]></Node>
<StgValue><ssdm name="rend4_27"/></StgValue>
</operation>

<operation id="1362" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:491 %rbegin3_27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_27"/></StgValue>
</operation>

<operation id="1363" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:492 %rbegin5_27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_27"/></StgValue>
</operation>

<operation id="1364" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:505 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1365" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:506 %rend6_28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_27

]]></Node>
<StgValue><ssdm name="rend6_28"/></StgValue>
</operation>

<operation id="1366" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:507 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1367" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:508 %rend4_28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_27

]]></Node>
<StgValue><ssdm name="rend4_28"/></StgValue>
</operation>

<operation id="1368" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:509 %rbegin3_28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_28"/></StgValue>
</operation>

<operation id="1369" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:510 %rbegin5_28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_28"/></StgValue>
</operation>

<operation id="1370" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:521 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1371" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:522 %rend6_29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_28

]]></Node>
<StgValue><ssdm name="rend6_29"/></StgValue>
</operation>

<operation id="1372" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:523 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1373" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:524 %rend4_29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_28

]]></Node>
<StgValue><ssdm name="rend4_29"/></StgValue>
</operation>

<operation id="1374" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:525 %rbegin3_29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_29"/></StgValue>
</operation>

<operation id="1375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:526 %rbegin5_29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_29"/></StgValue>
</operation>

<operation id="1376" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:539 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:540 %rend6_30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_29

]]></Node>
<StgValue><ssdm name="rend6_30"/></StgValue>
</operation>

<operation id="1378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:541 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:542 %rend4_30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_29

]]></Node>
<StgValue><ssdm name="rend4_30"/></StgValue>
</operation>

<operation id="1380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:543 %rbegin3_30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_30"/></StgValue>
</operation>

<operation id="1381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:544 %rbegin5_30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_30"/></StgValue>
</operation>

<operation id="1382" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:555 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1383" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:556 %rend6_31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_30

]]></Node>
<StgValue><ssdm name="rend6_31"/></StgValue>
</operation>

<operation id="1384" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:557 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:558 %rend4_31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_30

]]></Node>
<StgValue><ssdm name="rend4_31"/></StgValue>
</operation>

<operation id="1386" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:559 %rbegin3_31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_31"/></StgValue>
</operation>

<operation id="1387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:560 %rbegin5_31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_31"/></StgValue>
</operation>

<operation id="1388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:573 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1389" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:574 %rend6_32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_31

]]></Node>
<StgValue><ssdm name="rend6_32"/></StgValue>
</operation>

<operation id="1390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:575 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:576 %rend4_32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_31

]]></Node>
<StgValue><ssdm name="rend4_32"/></StgValue>
</operation>

<operation id="1392" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:577 %rbegin3_32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_32"/></StgValue>
</operation>

<operation id="1393" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:578 %rbegin5_32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_32"/></StgValue>
</operation>

<operation id="1394" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:589 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:590 %rend6_33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_32

]]></Node>
<StgValue><ssdm name="rend6_33"/></StgValue>
</operation>

<operation id="1396" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:591 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1397" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:592 %rend4_33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_32

]]></Node>
<StgValue><ssdm name="rend4_33"/></StgValue>
</operation>

<operation id="1398" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:593 %rbegin3_33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_33"/></StgValue>
</operation>

<operation id="1399" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:594 %rbegin5_33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_33"/></StgValue>
</operation>

<operation id="1400" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:607 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1401" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:608 %rend6_34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_33

]]></Node>
<StgValue><ssdm name="rend6_34"/></StgValue>
</operation>

<operation id="1402" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:609 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1403" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:610 %rend4_34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_33

]]></Node>
<StgValue><ssdm name="rend4_34"/></StgValue>
</operation>

<operation id="1404" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:611 %rbegin3_34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_34"/></StgValue>
</operation>

<operation id="1405" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:612 %rbegin5_34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_34"/></StgValue>
</operation>

<operation id="1406" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:623 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1407" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:624 %rend6_35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_34

]]></Node>
<StgValue><ssdm name="rend6_35"/></StgValue>
</operation>

<operation id="1408" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:625 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1409" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:626 %rend4_35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_34

]]></Node>
<StgValue><ssdm name="rend4_35"/></StgValue>
</operation>

<operation id="1410" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:627 %rbegin3_35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_35"/></StgValue>
</operation>

<operation id="1411" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:628 %rbegin5_35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_35"/></StgValue>
</operation>

<operation id="1412" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:641 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1413" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:642 %rend6_36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_35

]]></Node>
<StgValue><ssdm name="rend6_36"/></StgValue>
</operation>

<operation id="1414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:643 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1415" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:644 %rend4_36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_35

]]></Node>
<StgValue><ssdm name="rend4_36"/></StgValue>
</operation>

<operation id="1416" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:645 %rbegin3_36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_36"/></StgValue>
</operation>

<operation id="1417" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:646 %rbegin5_36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_36"/></StgValue>
</operation>

<operation id="1418" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:657 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1419" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:658 %rend6_37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_36

]]></Node>
<StgValue><ssdm name="rend6_37"/></StgValue>
</operation>

<operation id="1420" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:659 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1421" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:660 %rend4_37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_36

]]></Node>
<StgValue><ssdm name="rend4_37"/></StgValue>
</operation>

<operation id="1422" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:661 %rbegin3_37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_37"/></StgValue>
</operation>

<operation id="1423" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:662 %rbegin5_37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_37"/></StgValue>
</operation>

<operation id="1424" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:675 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1425" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:676 %rend6_38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_37

]]></Node>
<StgValue><ssdm name="rend6_38"/></StgValue>
</operation>

<operation id="1426" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:677 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1427" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:678 %rend4_38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_37

]]></Node>
<StgValue><ssdm name="rend4_38"/></StgValue>
</operation>

<operation id="1428" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:679 %rbegin3_38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_38"/></StgValue>
</operation>

<operation id="1429" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:680 %rbegin5_38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_38"/></StgValue>
</operation>

<operation id="1430" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:691 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1431" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:692 %rend6_39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_38

]]></Node>
<StgValue><ssdm name="rend6_39"/></StgValue>
</operation>

<operation id="1432" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:693 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1433" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:694 %rend4_39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_38

]]></Node>
<StgValue><ssdm name="rend4_39"/></StgValue>
</operation>

<operation id="1434" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:695 %rbegin3_39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_39"/></StgValue>
</operation>

<operation id="1435" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:696 %rbegin5_39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_39"/></StgValue>
</operation>

<operation id="1436" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:709 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1437" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:710 %rend6_40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_39

]]></Node>
<StgValue><ssdm name="rend6_40"/></StgValue>
</operation>

<operation id="1438" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:711 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1439" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:712 %rend4_40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_39

]]></Node>
<StgValue><ssdm name="rend4_40"/></StgValue>
</operation>

<operation id="1440" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:713 %rbegin3_40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_40"/></StgValue>
</operation>

<operation id="1441" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:714 %rbegin5_40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_40"/></StgValue>
</operation>

<operation id="1442" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:725 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1443" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:726 %rend6_41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_40

]]></Node>
<StgValue><ssdm name="rend6_41"/></StgValue>
</operation>

<operation id="1444" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:727 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1445" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:728 %rend4_41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_40

]]></Node>
<StgValue><ssdm name="rend4_41"/></StgValue>
</operation>

<operation id="1446" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:729 %rbegin3_41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_41"/></StgValue>
</operation>

<operation id="1447" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:730 %rbegin5_41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_41"/></StgValue>
</operation>

<operation id="1448" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:743 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1449" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:744 %rend6_42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_41

]]></Node>
<StgValue><ssdm name="rend6_42"/></StgValue>
</operation>

<operation id="1450" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:745 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1451" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:746 %rend4_42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_41

]]></Node>
<StgValue><ssdm name="rend4_42"/></StgValue>
</operation>

<operation id="1452" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:747 %rbegin3_42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_42"/></StgValue>
</operation>

<operation id="1453" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:748 %rbegin5_42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_42"/></StgValue>
</operation>

<operation id="1454" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:759 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1455" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:760 %rend6_43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_42

]]></Node>
<StgValue><ssdm name="rend6_43"/></StgValue>
</operation>

<operation id="1456" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:761 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1457" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:762 %rend4_43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_42

]]></Node>
<StgValue><ssdm name="rend4_43"/></StgValue>
</operation>

<operation id="1458" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:763 %rbegin3_43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_43"/></StgValue>
</operation>

<operation id="1459" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:764 %rbegin5_43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_43"/></StgValue>
</operation>

<operation id="1460" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:777 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1461" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:778 %rend6_44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_43

]]></Node>
<StgValue><ssdm name="rend6_44"/></StgValue>
</operation>

<operation id="1462" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:779 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1463" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:780 %rend4_44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_43

]]></Node>
<StgValue><ssdm name="rend4_44"/></StgValue>
</operation>

<operation id="1464" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:781 %rbegin3_44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_44"/></StgValue>
</operation>

<operation id="1465" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:782 %rbegin5_44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_44"/></StgValue>
</operation>

<operation id="1466" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:793 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1467" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:794 %rend6_45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_44

]]></Node>
<StgValue><ssdm name="rend6_45"/></StgValue>
</operation>

<operation id="1468" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:795 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1469" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:796 %rend4_45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_44

]]></Node>
<StgValue><ssdm name="rend4_45"/></StgValue>
</operation>

<operation id="1470" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:797 %rbegin3_45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_45"/></StgValue>
</operation>

<operation id="1471" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:798 %rbegin5_45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_45"/></StgValue>
</operation>

<operation id="1472" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:811 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1473" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:812 %rend6_46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_45

]]></Node>
<StgValue><ssdm name="rend6_46"/></StgValue>
</operation>

<operation id="1474" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:813 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1475" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:814 %rend4_46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_45

]]></Node>
<StgValue><ssdm name="rend4_46"/></StgValue>
</operation>

<operation id="1476" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:815 %rbegin3_46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_46"/></StgValue>
</operation>

<operation id="1477" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:816 %rbegin5_46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_46"/></StgValue>
</operation>

<operation id="1478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:827 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1479" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:828 %rend6_47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_46

]]></Node>
<StgValue><ssdm name="rend6_47"/></StgValue>
</operation>

<operation id="1480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:829 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1481" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:830 %rend4_47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_46

]]></Node>
<StgValue><ssdm name="rend4_47"/></StgValue>
</operation>

<operation id="1482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:831 %rbegin3_47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_47"/></StgValue>
</operation>

<operation id="1483" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:832 %rbegin5_47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_47"/></StgValue>
</operation>

<operation id="1484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:845 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1485" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:846 %rend6_48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_47

]]></Node>
<StgValue><ssdm name="rend6_48"/></StgValue>
</operation>

<operation id="1486" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:847 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1487" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:848 %rend4_48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_47

]]></Node>
<StgValue><ssdm name="rend4_48"/></StgValue>
</operation>

<operation id="1488" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:849 %rbegin3_48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_48"/></StgValue>
</operation>

<operation id="1489" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:850 %rbegin5_48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_48"/></StgValue>
</operation>

<operation id="1490" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:861 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1491" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:862 %rend6_49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_48

]]></Node>
<StgValue><ssdm name="rend6_49"/></StgValue>
</operation>

<operation id="1492" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:863 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1493" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:864 %rend4_49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_48

]]></Node>
<StgValue><ssdm name="rend4_49"/></StgValue>
</operation>

<operation id="1494" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:865 %rbegin3_49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_49"/></StgValue>
</operation>

<operation id="1495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:866 %rbegin5_49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_49"/></StgValue>
</operation>

<operation id="1496" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:879 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1497" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:880 %rend6_50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_49

]]></Node>
<StgValue><ssdm name="rend6_50"/></StgValue>
</operation>

<operation id="1498" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:881 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1499" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:882 %rend4_50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_49

]]></Node>
<StgValue><ssdm name="rend4_50"/></StgValue>
</operation>

<operation id="1500" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:883 %rbegin3_50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_50"/></StgValue>
</operation>

<operation id="1501" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:884 %rbegin5_50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_50"/></StgValue>
</operation>

<operation id="1502" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:895 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1503" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:896 %rend6_51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_50

]]></Node>
<StgValue><ssdm name="rend6_51"/></StgValue>
</operation>

<operation id="1504" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:897 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1505" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:898 %rend4_51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_50

]]></Node>
<StgValue><ssdm name="rend4_51"/></StgValue>
</operation>

<operation id="1506" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:899 %rbegin3_51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_51"/></StgValue>
</operation>

<operation id="1507" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:900 %rbegin5_51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_51"/></StgValue>
</operation>

<operation id="1508" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:913 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1509" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:914 %rend6_52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_51

]]></Node>
<StgValue><ssdm name="rend6_52"/></StgValue>
</operation>

<operation id="1510" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:915 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1511" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:916 %rend4_52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_51

]]></Node>
<StgValue><ssdm name="rend4_52"/></StgValue>
</operation>

<operation id="1512" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:917 %rbegin3_52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_52"/></StgValue>
</operation>

<operation id="1513" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:918 %rbegin5_52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_52"/></StgValue>
</operation>

<operation id="1514" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:929 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1515" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:930 %rend6_53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_52

]]></Node>
<StgValue><ssdm name="rend6_53"/></StgValue>
</operation>

<operation id="1516" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:931 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1517" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:932 %rend4_53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_52

]]></Node>
<StgValue><ssdm name="rend4_53"/></StgValue>
</operation>

<operation id="1518" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:933 %rbegin3_53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_53"/></StgValue>
</operation>

<operation id="1519" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:934 %rbegin5_53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_53"/></StgValue>
</operation>

<operation id="1520" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:947 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1521" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:948 %rend6_54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_53

]]></Node>
<StgValue><ssdm name="rend6_54"/></StgValue>
</operation>

<operation id="1522" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:949 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1523" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:950 %rend4_54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_53

]]></Node>
<StgValue><ssdm name="rend4_54"/></StgValue>
</operation>

<operation id="1524" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:951 %rbegin3_54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_54"/></StgValue>
</operation>

<operation id="1525" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:952 %rbegin5_54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_54"/></StgValue>
</operation>

<operation id="1526" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:963 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1527" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:964 %rend6_55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_54

]]></Node>
<StgValue><ssdm name="rend6_55"/></StgValue>
</operation>

<operation id="1528" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:965 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1529" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:966 %rend4_55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_54

]]></Node>
<StgValue><ssdm name="rend4_55"/></StgValue>
</operation>

<operation id="1530" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:967 %rbegin3_55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_55"/></StgValue>
</operation>

<operation id="1531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:968 %rbegin5_55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_55"/></StgValue>
</operation>

<operation id="1532" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:981 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1533" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:982 %rend6_56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_55

]]></Node>
<StgValue><ssdm name="rend6_56"/></StgValue>
</operation>

<operation id="1534" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:983 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1535" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:984 %rend4_56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_55

]]></Node>
<StgValue><ssdm name="rend4_56"/></StgValue>
</operation>

<operation id="1536" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:985 %rbegin3_56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_56"/></StgValue>
</operation>

<operation id="1537" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:986 %rbegin5_56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_56"/></StgValue>
</operation>

<operation id="1538" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:997 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:998 %rend6_57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_56

]]></Node>
<StgValue><ssdm name="rend6_57"/></StgValue>
</operation>

<operation id="1540" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:999 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1541" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1000 %rend4_57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_56

]]></Node>
<StgValue><ssdm name="rend4_57"/></StgValue>
</operation>

<operation id="1542" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1001 %rbegin3_57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_57"/></StgValue>
</operation>

<operation id="1543" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1002 %rbegin5_57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_57"/></StgValue>
</operation>

<operation id="1544" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1015 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1545" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1016 %rend6_58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_57

]]></Node>
<StgValue><ssdm name="rend6_58"/></StgValue>
</operation>

<operation id="1546" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1017 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1018 %rend4_58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_57

]]></Node>
<StgValue><ssdm name="rend4_58"/></StgValue>
</operation>

<operation id="1548" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1019 %rbegin3_58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_58"/></StgValue>
</operation>

<operation id="1549" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1020 %rbegin5_58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_58"/></StgValue>
</operation>

<operation id="1550" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1031 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1551" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1032 %rend6_59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_58

]]></Node>
<StgValue><ssdm name="rend6_59"/></StgValue>
</operation>

<operation id="1552" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1033 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1034 %rend4_59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_58

]]></Node>
<StgValue><ssdm name="rend4_59"/></StgValue>
</operation>

<operation id="1554" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1035 %rbegin3_59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_59"/></StgValue>
</operation>

<operation id="1555" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1036 %rbegin5_59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_59"/></StgValue>
</operation>

<operation id="1556" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1049 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1557" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1050 %rend6_60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_59

]]></Node>
<StgValue><ssdm name="rend6_60"/></StgValue>
</operation>

<operation id="1558" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1051 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1559" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1052 %rend4_60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_59

]]></Node>
<StgValue><ssdm name="rend4_60"/></StgValue>
</operation>

<operation id="1560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1053 %rbegin3_60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_60"/></StgValue>
</operation>

<operation id="1561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1054 %rbegin5_60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_60"/></StgValue>
</operation>

<operation id="1562" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1065 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1563" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1066 %rend6_61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_60

]]></Node>
<StgValue><ssdm name="rend6_61"/></StgValue>
</operation>

<operation id="1564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1067 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1565" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1068 %rend4_61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_60

]]></Node>
<StgValue><ssdm name="rend4_61"/></StgValue>
</operation>

<operation id="1566" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1069 %rbegin3_61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_61"/></StgValue>
</operation>

<operation id="1567" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1070 %rbegin5_61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_61"/></StgValue>
</operation>

<operation id="1568" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1083 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1569" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1084 %rend6_62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_61

]]></Node>
<StgValue><ssdm name="rend6_62"/></StgValue>
</operation>

<operation id="1570" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1085 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1571" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1086 %rend4_62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_61

]]></Node>
<StgValue><ssdm name="rend4_62"/></StgValue>
</operation>

<operation id="1572" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1087 %rbegin3_62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3_62"/></StgValue>
</operation>

<operation id="1573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1088 %rbegin5_62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5_62"/></StgValue>
</operation>

<operation id="1574" st_id="70" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1097 %add_62 = hadd i16 %reg_file_7_1_load_34, i16 %mul2_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1575" st_id="70" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1098 %store_ln145 = store i16 %add_62, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="1576" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1099 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1577" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1100 %rend6_63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_62

]]></Node>
<StgValue><ssdm name="rend6_63"/></StgValue>
</operation>

<operation id="1578" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1101 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="1579" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1102 %rend4_63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_62

]]></Node>
<StgValue><ssdm name="rend4_63"/></StgValue>
</operation>

<operation id="1580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.1_begin:1104 %br_ln139 = br void %VITIS_LOOP_141_3

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
