<stg><name>getParallelograms</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %wp_superpoints_addr_1 = getelementptr i32 %wp_superpoints, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="8">
<![CDATA[
:4 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
:8 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %store_ln59 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="8">
<![CDATA[
:4 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln878 = icmp_slt  i32 %wp_superpoints_load, i32 4272967196

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %z1_min_V = select i1 %icmp_ln878, i32 4272967196, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="z1_min_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="32">
<![CDATA[
:7 %trunc_ln43 = trunc i32 %z1_min_V

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
:8 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln878_3 = icmp_slt  i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %z1_max_V = select i1 %icmp_ln878_3, i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="z1_max_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="26" op_0_bw="32">
<![CDATA[
:11 %trunc_ln44 = trunc i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln886 = icmp_sgt  i32 %z1_min_V, i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:13 %z1_max_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln44

]]></Node>
<StgValue><ssdm name="z1_max_V_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="26">
<![CDATA[
:14 %sext_ln46 = sext i26 %z1_max_V_1

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:15 %z1_min_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln43

]]></Node>
<StgValue><ssdm name="z1_min_V_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="26">
<![CDATA[
:16 %sext_ln43 = sext i26 %z1_min_V_1

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:17 %store_ln57 = store i32 0, i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln59 = br void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 1, void, i3 %add_ln64, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln59 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln59 = br i1 %icmp_ln59, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:1 %p_load84 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load84"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:3 %or_ln61 = or i8 %tmp, i8 1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.split:4 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln61

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %wp_superpoints_addr_2 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:6 %or_ln62 = or i8 %tmp, i8 31

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.split:7 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %wp_superpoints_addr_3 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
.split:10 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
.split:11 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:16 %tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_load84, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.split:17 %icmp_ln70 = icmp_slt  i30 %tmp_4, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:18 %br_ln70 = br i1 %icmp_ln70, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32">
<![CDATA[
:0 %trunc_ln72 = trunc i32 %p_load84

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1 %tmp_32_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln72, i3 0

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32">
<![CDATA[
:2 %trunc_ln72_1 = trunc i32 %p_load84

]]></Node>
<StgValue><ssdm name="trunc_ln72_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:3 %tmp_33_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln72_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %sub_ln72 = sub i7 %tmp_32_cast, i7 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:8 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
:22 %wp_parameters_load_10 = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load_10"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:0 %add_ln64 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
.split:10 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
.split:11 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:12 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:8 %wp_parameters_load = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32">
<![CDATA[
:9 %trunc_ln73 = trunc i32 %wp_parameters_load

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:10 %tmp_34_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln73, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32">
<![CDATA[
:11 %trunc_ln73_1 = trunc i32 %wp_parameters_load

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:12 %tmp_35_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln73_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13 %sub_ln73 = sub i7 %tmp_34_cast, i7 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7">
<![CDATA[
:22 %wp_parameters_load_10 = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load_10"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32">
<![CDATA[
:23 %trunc_ln75 = trunc i32 %wp_parameters_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:24 %tmp_36_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln75, i3 0

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32">
<![CDATA[
:25 %trunc_ln75_1 = trunc i32 %wp_parameters_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:26 %tmp_37_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln75_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:27 %sub_ln75 = sub i7 %tmp_36_cast, i7 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:31 %add_ln76 = add i7 %sub_ln75, i7 4

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
:32 %zext_ln76 = zext i7 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %wp_parameters_addr_31 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_31"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:35 %store_ln76 = store i32 %sext_ln43, i7 %wp_parameters_addr_31

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
:36 %wp_parameters_load_11 = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:12 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:13 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
:36 %wp_parameters_load_11 = load i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32">
<![CDATA[
:37 %trunc_ln77 = trunc i32 %wp_parameters_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:38 %tmp_38_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln77, i3 0

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32">
<![CDATA[
:39 %trunc_ln77_1 = trunc i32 %wp_parameters_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:40 %tmp_39_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln77_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:41 %sub_ln77 = sub i7 %tmp_38_cast, i7 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:42 %add_ln77 = add i7 %sub_ln77, i7 5

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
:43 %zext_ln77 = zext i7 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %wp_parameters_addr_32 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_32"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:45 %store_ln77 = store i32 %sext_ln46, i7 %wp_parameters_addr_32

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_ln691 = add i32 %wp_parameters_load_11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:47 %store_ln691 = store i32 %add_ln691, i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:48 %store_ln80 = store i32 %add_ln691, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:13 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:14 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
:5 %zext_ln72 = zext i7 %sub_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %wp_parameters_addr_27 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_27"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7 %store_ln72 = store i32 %a_V, i7 %wp_parameters_addr_27

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14 %or_ln73 = or i7 %sub_ln73, i7 1

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
:15 %zext_ln73 = zext i7 %or_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %wp_parameters_addr_28 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_28"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:20 %store_ln73 = store i32 %b_V, i7 %wp_parameters_addr_28

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:14 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:15 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17 %add_ln74 = add i7 %sub_ln73, i7 2

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
:18 %zext_ln74 = zext i7 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %wp_parameters_addr_29 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_29"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:21 %store_ln74 = store i32 %c_V, i7 %wp_parameters_addr_29

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:9 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:15 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">
</state>

<state id="10" st_id="10">
</state>

<state id="11" st_id="11">
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:28 %add_ln75 = add i7 %sub_ln75, i7 3

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
:29 %zext_ln75 = zext i7 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %wp_parameters_addr_30 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_30"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:34 %store_ln75 = store i32 %d_V, i7 %wp_parameters_addr_30

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:49 %br_ln80 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
