=====
SETUP
-0.650
117.020
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_13_s0
106.351
106.583
n3315_s14
107.872
108.325
n25225_s4
109.319
109.836
n25225_s6
110.860
111.231
REG_RKWC_15_s6
111.942
112.497
n25513_s1
113.878
114.427
n25519_s0
114.429
114.978
RK_dma_wordcount_2_s0
117.020
=====
SETUP
-0.650
117.020
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_13_s0
106.351
106.583
n3315_s14
107.872
108.325
n25225_s4
109.319
109.836
n25225_s6
110.860
111.231
REG_RKWC_15_s6
111.942
112.497
n25513_s1
113.878
114.427
n25519_s0
114.429
114.978
RK_dma_start_address_3_s0
117.020
=====
SETUP
-0.544
42.788
42.244
SCTL_n_ibuf
33.333
35.421
CONT_n_d_s0
38.625
38.996
mem_lo_s57
39.004
39.466
mem_lo_s56
39.468
39.985
mem_lo_s55
40.798
41.347
mem_lo_mem_lo_1_4_s
42.788
=====
SETUP
-0.512
42.756
42.244
SCTL_n_ibuf
33.333
35.421
CONT_n_d_s0
38.625
38.996
mem_lo_s57
39.004
39.466
mem_lo_s56
39.468
39.985
mem_lo_s55
40.798
41.347
mem_lo_mem_lo_1_1_s
42.756
=====
SETUP
-0.468
42.712
42.244
SCTL_n_ibuf
33.333
35.421
CONT_n_d_s0
38.625
38.996
mem_lo_s57
39.004
39.466
mem_lo_s56
39.468
39.985
mem_lo_s54
40.798
41.347
mem_lo_mem_lo_0_6_s
42.712
=====
SETUP
-0.466
116.837
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_13_s0
106.351
106.583
n3315_s14
107.872
108.325
n25225_s4
109.319
109.836
n25225_s6
110.860
111.231
REG_RKWC_15_s6
111.942
112.497
n25513_s1
113.878
114.427
n25519_s0
114.429
114.978
RK_dma_wordcount_1_s0
116.837
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_0_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_1_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_2_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_3_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_4_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_5_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_6_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_7_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_8_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_9_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_10_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_11_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_12_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_13_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_14_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg4_15_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg3_0_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg3_1_s0
116.809
=====
SETUP
-0.439
116.809
116.370
ALE_n_ibuf
100.000
102.314
DAL_latched_1_s0
106.351
106.583
REG_RF_CMA_0_s4
110.279
110.796
n23703_s3
111.992
112.547
dbg_regw_13_s3
112.974
113.529
dbg_regw_13_s2
114.218
114.589
dbg_regw_11_s2
114.777
115.104
dbg_reg3_2_s0
116.809
=====
HOLD
-2.349
168.208
170.557
SCTL_n_ibuf
166.666
168.208
SCTL_n0_s0
168.208
=====
HOLD
0.077
3.909
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_7_s0
3.583
3.784
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.909
=====
HOLD
0.080
3.912
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_3_s0
3.583
3.784
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
3.912
=====
HOLD
0.211
3.912
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_8_s0
3.583
3.784
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.912
=====
HOLD
0.211
3.912
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_6_s0
3.583
3.784
uart_tx_inst/tx_buf_tx_buf_0_0_s
3.912
=====
HOLD
0.216
4.048
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_2_s0
3.583
3.785
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
4.048
=====
HOLD
0.216
4.048
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_1_s0
3.583
3.785
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
4.048
=====
HOLD
0.217
4.049
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_0_s0
3.583
3.785
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
4.049
=====
HOLD
0.334
4.035
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst_dbg/tx_tail_0_s4
3.583
3.785
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
4.035
=====
HOLD
0.337
4.169
3.832
sys_clk_ibuf
0.000
1.392
tx_data_7_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.169
=====
HOLD
0.337
4.038
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_tail_6_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.038
=====
HOLD
0.337
4.038
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_tail_3_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.038
=====
HOLD
0.339
4.171
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_6_s0
3.583
3.785
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
4.171
=====
HOLD
0.339
4.171
3.832
sys_clk_ibuf
0.000
1.392
sdhd_inst/read_buf_4_s0
3.583
3.785
sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s
4.171
=====
HOLD
0.347
4.048
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_tail_9_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.048
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_7_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_tail_8_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst_dbg/tx_tail_5_s0
3.583
3.785
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_10_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_9_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_5_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_4_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_head_2_s0
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.348
4.049
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst/tx_tail_4_s4
3.583
3.785
uart_tx_inst/tx_buf_tx_buf_0_0_s
4.049
=====
HOLD
0.349
4.050
3.701
sys_clk_ibuf
0.000
1.392
uart_tx_inst_dbg/tx_head_0_s4
3.583
3.785
uart_tx_inst_dbg/tx_buf_tx_buf_0_0_s
4.050
